
notmain.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d902 	mov	sp, #32768	; 0x8000
    8004:	eb00026a 	bl	89b4 <notmain>

00008008 <hang>:
    8008:	eafffffe 	b	8008 <hang>

0000800c <PUT32>:
    800c:	e5801000 	str	r1, [r0]
    8010:	e12fff1e 	bx	lr

00008014 <GET32>:
    8014:	e5900000 	ldr	r0, [r0]
    8018:	e12fff1e 	bx	lr

0000801c <dummy>:
    801c:	e12fff1e 	bx	lr

00008020 <FBCharAdvance.part.0>:
    8020:	e3a01000 	mov	r1, #0
    8024:	e59f2020 	ldr	r2, [pc, #32]	; 804c <FBCharAdvance.part.0+0x2c>
    8028:	e5d23000 	ldrb	r3, [r2]
    802c:	e2833001 	add	r3, r3, #1
    8030:	e20330ff 	and	r3, r3, #255	; 0xff
    8034:	e59f0014 	ldr	r0, [pc, #20]	; 8050 <FBCharAdvance.part.0+0x30>
    8038:	e3530017 	cmp	r3, #23
    803c:	e5c01000 	strb	r1, [r0]
    8040:	95c23000 	strbls	r3, [r2]
    8044:	85c21000 	strbhi	r1, [r2]
    8048:	e12fff1e 	bx	lr
    804c:	00009fc1 	andeq	r9, r0, r1, asr #31
    8050:	00009fc0 	andeq	r9, r0, r0, asr #31

00008054 <FBWrite>:
    8054:	e59f300c 	ldr	r3, [pc, #12]	; 8068 <FBWrite+0x14>
    8058:	e0600200 	rsb	r0, r0, r0, lsl #4
    805c:	e0833200 	add	r3, r3, r0, lsl #4
    8060:	e7c32001 	strb	r2, [r3, r1]
    8064:	e12fff1e 	bx	lr
    8068:	00009fc4 	andeq	r9, r0, r4, asr #31

0000806c <FBCharAdvance>:
    806c:	e59f2018 	ldr	r2, [pc, #24]	; 808c <FBCharAdvance+0x20>
    8070:	e5d23000 	ldrb	r3, [r2]
    8074:	e2833001 	add	r3, r3, #1
    8078:	e20330ff 	and	r3, r3, #255	; 0xff
    807c:	e3530028 	cmp	r3, #40	; 0x28
    8080:	e5c23000 	strb	r3, [r2]
    8084:	912fff1e 	bxls	lr
    8088:	eaffffe4 	b	8020 <FBCharAdvance.part.0>
    808c:	00009fc0 	andeq	r9, r0, r0, asr #31

00008090 <GFXRender>:
    8090:	e12fff1e 	bx	lr

00008094 <spi_init>:
    8094:	e92d4070 	push	{r4, r5, r6, lr}
    8098:	e59f4098 	ldr	r4, [pc, #152]	; 8138 <spi_init+0xa4>
    809c:	e1a00004 	mov	r0, r4
    80a0:	ebffffdb 	bl	8014 <GET32>
    80a4:	e59f5090 	ldr	r5, [pc, #144]	; 813c <spi_init+0xa8>
    80a8:	e3801002 	orr	r1, r0, #2
    80ac:	e1a00004 	mov	r0, r4
    80b0:	ebffffd5 	bl	800c <PUT32>
    80b4:	e1a00005 	mov	r0, r5
    80b8:	ebffffd5 	bl	8014 <GET32>
    80bc:	e3c0130e 	bic	r1, r0, #939524096	; 0x38000000
    80c0:	e3811202 	orr	r1, r1, #536870912	; 0x20000000
    80c4:	e1a00005 	mov	r0, r5
    80c8:	ebffffcf 	bl	800c <PUT32>
    80cc:	e1a00005 	mov	r0, r5
    80d0:	ebffffcf 	bl	8014 <GET32>
    80d4:	e3c01407 	bic	r1, r0, #117440512	; 0x7000000
    80d8:	e2444a15 	sub	r4, r4, #86016	; 0x15000
    80dc:	e3811301 	orr	r1, r1, #67108864	; 0x4000000
    80e0:	e1a00005 	mov	r0, r5
    80e4:	ebffffc8 	bl	800c <PUT32>
    80e8:	e1a00004 	mov	r0, r4
    80ec:	ebffffc8 	bl	8014 <GET32>
    80f0:	e3c01007 	bic	r1, r0, #7
    80f4:	e3811004 	orr	r1, r1, #4
    80f8:	e1a00004 	mov	r0, r4
    80fc:	ebffffc2 	bl	800c <PUT32>
    8100:	e1a00004 	mov	r0, r4
    8104:	ebffffc2 	bl	8014 <GET32>
    8108:	e3c01038 	bic	r1, r0, #56	; 0x38
    810c:	e3811020 	orr	r1, r1, #32
    8110:	e1a00004 	mov	r0, r4
    8114:	ebffffbc 	bl	800c <PUT32>
    8118:	e3a01030 	mov	r1, #48	; 0x30
    811c:	e59f001c 	ldr	r0, [pc, #28]	; 8140 <spi_init+0xac>
    8120:	ebffffb9 	bl	800c <PUT32>
    8124:	e3a01014 	mov	r1, #20
    8128:	e59f0014 	ldr	r0, [pc, #20]	; 8144 <spi_init+0xb0>
    812c:	ebffffb6 	bl	800c <PUT32>
    8130:	e8bd4070 	pop	{r4, r5, r6, lr}
    8134:	e12fff1e 	bx	lr
    8138:	20215004 	eorcs	r5, r1, r4
    813c:	20200000 	eorcs	r0, r0, r0
    8140:	20204000 	eorcs	r4, r0, r0
    8144:	20204008 	eorcs	r4, r0, r8

00008148 <GPFSel>:
    8148:	e92d4070 	push	{r4, r5, r6, lr}
    814c:	e1a04001 	mov	r4, r1
    8150:	e1a06002 	mov	r6, r2
    8154:	e1a05000 	mov	r5, r0
    8158:	ebffffad 	bl	8014 <GET32>
    815c:	e3a03007 	mov	r3, #7
    8160:	e0844084 	add	r4, r4, r4, lsl #1
    8164:	e1c00413 	bic	r0, r0, r3, lsl r4
    8168:	e1801416 	orr	r1, r0, r6, lsl r4
    816c:	e1a00005 	mov	r0, r5
    8170:	ebffffa5 	bl	800c <PUT32>
    8174:	e8bd4070 	pop	{r4, r5, r6, lr}
    8178:	e12fff1e 	bx	lr

0000817c <spi_write>:
    817c:	e92d4070 	push	{r4, r5, r6, lr}
    8180:	e3a01030 	mov	r1, #48	; 0x30
    8184:	e1a05000 	mov	r5, r0
    8188:	e59f0064 	ldr	r0, [pc, #100]	; 81f4 <spi_write+0x78>
    818c:	ebffff9e 	bl	800c <PUT32>
    8190:	e3a01080 	mov	r1, #128	; 0x80
    8194:	e59f0058 	ldr	r0, [pc, #88]	; 81f4 <spi_write+0x78>
    8198:	ebffff9b 	bl	800c <PUT32>
    819c:	e59f4050 	ldr	r4, [pc, #80]	; 81f4 <spi_write+0x78>
    81a0:	e1a00004 	mov	r0, r4
    81a4:	ebffff9a 	bl	8014 <GET32>
    81a8:	e3100701 	tst	r0, #262144	; 0x40000
    81ac:	0afffffb 	beq	81a0 <spi_write+0x24>
    81b0:	e1a01005 	mov	r1, r5
    81b4:	e59f003c 	ldr	r0, [pc, #60]	; 81f8 <spi_write+0x7c>
    81b8:	ebffff93 	bl	800c <PUT32>
    81bc:	e59f4030 	ldr	r4, [pc, #48]	; 81f4 <spi_write+0x78>
    81c0:	e1a00004 	mov	r0, r4
    81c4:	ebffff92 	bl	8014 <GET32>
    81c8:	e3100801 	tst	r0, #65536	; 0x10000
    81cc:	0afffffb 	beq	81c0 <spi_write+0x44>
    81d0:	e59f001c 	ldr	r0, [pc, #28]	; 81f4 <spi_write+0x78>
    81d4:	ebffff8e 	bl	8014 <GET32>
    81d8:	e3100701 	tst	r0, #262144	; 0x40000
    81dc:	0afffffb 	beq	81d0 <spi_write+0x54>
    81e0:	e3a01000 	mov	r1, #0
    81e4:	e59f0008 	ldr	r0, [pc, #8]	; 81f4 <spi_write+0x78>
    81e8:	ebffff87 	bl	800c <PUT32>
    81ec:	e8bd4070 	pop	{r4, r5, r6, lr}
    81f0:	e12fff1e 	bx	lr
    81f4:	20204000 	eorcs	r4, r0, r0
    81f8:	20204004 	eorcs	r4, r0, r4

000081fc <spi_write16>:
    81fc:	e92d4070 	push	{r4, r5, r6, lr}
    8200:	e3a01030 	mov	r1, #48	; 0x30
    8204:	e1a05000 	mov	r5, r0
    8208:	e59f0088 	ldr	r0, [pc, #136]	; 8298 <spi_write16+0x9c>
    820c:	ebffff7e 	bl	800c <PUT32>
    8210:	e3a01080 	mov	r1, #128	; 0x80
    8214:	e59f007c 	ldr	r0, [pc, #124]	; 8298 <spi_write16+0x9c>
    8218:	ebffff7b 	bl	800c <PUT32>
    821c:	e59f4074 	ldr	r4, [pc, #116]	; 8298 <spi_write16+0x9c>
    8220:	e1a00004 	mov	r0, r4
    8224:	ebffff7a 	bl	8014 <GET32>
    8228:	e3100701 	tst	r0, #262144	; 0x40000
    822c:	0afffffb 	beq	8220 <spi_write16+0x24>
    8230:	e1a01425 	lsr	r1, r5, #8
    8234:	e20110ff 	and	r1, r1, #255	; 0xff
    8238:	e59f005c 	ldr	r0, [pc, #92]	; 829c <spi_write16+0xa0>
    823c:	ebffff72 	bl	800c <PUT32>
    8240:	e59f4050 	ldr	r4, [pc, #80]	; 8298 <spi_write16+0x9c>
    8244:	e1a00004 	mov	r0, r4
    8248:	ebffff71 	bl	8014 <GET32>
    824c:	e3100801 	tst	r0, #65536	; 0x10000
    8250:	0afffffb 	beq	8244 <spi_write16+0x48>
    8254:	e59f403c 	ldr	r4, [pc, #60]	; 8298 <spi_write16+0x9c>
    8258:	e1a00004 	mov	r0, r4
    825c:	ebffff6c 	bl	8014 <GET32>
    8260:	e3100701 	tst	r0, #262144	; 0x40000
    8264:	0afffffb 	beq	8258 <spi_write16+0x5c>
    8268:	e20510ff 	and	r1, r5, #255	; 0xff
    826c:	e59f0028 	ldr	r0, [pc, #40]	; 829c <spi_write16+0xa0>
    8270:	ebffff65 	bl	800c <PUT32>
    8274:	e59f001c 	ldr	r0, [pc, #28]	; 8298 <spi_write16+0x9c>
    8278:	ebffff65 	bl	8014 <GET32>
    827c:	e3100801 	tst	r0, #65536	; 0x10000
    8280:	0afffffb 	beq	8274 <spi_write16+0x78>
    8284:	e3a01000 	mov	r1, #0
    8288:	e59f0008 	ldr	r0, [pc, #8]	; 8298 <spi_write16+0x9c>
    828c:	ebffff5e 	bl	800c <PUT32>
    8290:	e8bd4070 	pop	{r4, r5, r6, lr}
    8294:	e12fff1e 	bx	lr
    8298:	20204000 	eorcs	r4, r0, r0
    829c:	20204004 	eorcs	r4, r0, r4

000082a0 <ColInit>:
    82a0:	e92d4010 	push	{r4, lr}
    82a4:	e59f4064 	ldr	r4, [pc, #100]	; 8310 <ColInit+0x70>
    82a8:	e1a00004 	mov	r0, r4
    82ac:	ebffff58 	bl	8014 <GET32>
    82b0:	e3c01d07 	bic	r1, r0, #448	; 0x1c0
    82b4:	e3811040 	orr	r1, r1, #64	; 0x40
    82b8:	e1a00004 	mov	r0, r4
    82bc:	ebffff52 	bl	800c <PUT32>
    82c0:	e1a00004 	mov	r0, r4
    82c4:	ebffff52 	bl	8014 <GET32>
    82c8:	e3c01c0e 	bic	r1, r0, #3584	; 0xe00
    82cc:	e3811c02 	orr	r1, r1, #512	; 0x200
    82d0:	e1a00004 	mov	r0, r4
    82d4:	ebffff4c 	bl	800c <PUT32>
    82d8:	e1a00004 	mov	r0, r4
    82dc:	ebffff4c 	bl	8014 <GET32>
    82e0:	e3c01a07 	bic	r1, r0, #28672	; 0x7000
    82e4:	e3811a01 	orr	r1, r1, #4096	; 0x1000
    82e8:	e1a00004 	mov	r0, r4
    82ec:	ebffff46 	bl	800c <PUT32>
    82f0:	e1a00004 	mov	r0, r4
    82f4:	ebffff46 	bl	8014 <GET32>
    82f8:	e3c0190e 	bic	r1, r0, #229376	; 0x38000
    82fc:	e3811902 	orr	r1, r1, #32768	; 0x8000
    8300:	e1a00004 	mov	r0, r4
    8304:	ebffff40 	bl	800c <PUT32>
    8308:	e8bd4010 	pop	{r4, lr}
    830c:	e12fff1e 	bx	lr
    8310:	20200000 	eorcs	r0, r0, r0

00008314 <RowInit>:
    8314:	e92d4070 	push	{r4, r5, r6, lr}
    8318:	e59f40f4 	ldr	r4, [pc, #244]	; 8414 <RowInit+0x100>
    831c:	e1a00004 	mov	r0, r4
    8320:	ebffff3b 	bl	8014 <GET32>
    8324:	e3c01a07 	bic	r1, r0, #28672	; 0x7000
    8328:	e1a00004 	mov	r0, r4
    832c:	ebffff36 	bl	800c <PUT32>
    8330:	e1a00004 	mov	r0, r4
    8334:	ebffff36 	bl	8014 <GET32>
    8338:	e59f50d8 	ldr	r5, [pc, #216]	; 8418 <RowInit+0x104>
    833c:	e3c0190e 	bic	r1, r0, #229376	; 0x38000
    8340:	e1a00004 	mov	r0, r4
    8344:	ebffff30 	bl	800c <PUT32>
    8348:	e1a00005 	mov	r0, r5
    834c:	ebffff30 	bl	8014 <GET32>
    8350:	e59f60c4 	ldr	r6, [pc, #196]	; 841c <RowInit+0x108>
    8354:	e3c01a07 	bic	r1, r0, #28672	; 0x7000
    8358:	e1a00005 	mov	r0, r5
    835c:	ebffff2a 	bl	800c <PUT32>
    8360:	e1a00006 	mov	r0, r6
    8364:	ebffff2a 	bl	8014 <GET32>
    8368:	e3c01707 	bic	r1, r0, #1835008	; 0x1c0000
    836c:	e1a00006 	mov	r0, r6
    8370:	ebffff25 	bl	800c <PUT32>
    8374:	e1a00004 	mov	r0, r4
    8378:	ebffff25 	bl	8014 <GET32>
    837c:	e3c01d07 	bic	r1, r0, #448	; 0x1c0
    8380:	e1a00004 	mov	r0, r4
    8384:	ebffff20 	bl	800c <PUT32>
    8388:	e1a00004 	mov	r0, r4
    838c:	ebffff20 	bl	8014 <GET32>
    8390:	e3c01c0e 	bic	r1, r0, #3584	; 0xe00
    8394:	e1a00004 	mov	r0, r4
    8398:	ebffff1b 	bl	800c <PUT32>
    839c:	e1a00004 	mov	r0, r4
    83a0:	ebffff1b 	bl	8014 <GET32>
    83a4:	e3c01707 	bic	r1, r0, #1835008	; 0x1c0000
    83a8:	e1a00004 	mov	r0, r4
    83ac:	ebffff16 	bl	800c <PUT32>
    83b0:	e1a00004 	mov	r0, r4
    83b4:	ebffff16 	bl	8014 <GET32>
    83b8:	e3c0130e 	bic	r1, r0, #939524096	; 0x38000000
    83bc:	e1a00004 	mov	r0, r4
    83c0:	ebffff11 	bl	800c <PUT32>
    83c4:	e1a00005 	mov	r0, r5
    83c8:	ebffff11 	bl	8014 <GET32>
    83cc:	e3c01007 	bic	r1, r0, #7
    83d0:	e1a00005 	mov	r0, r5
    83d4:	ebffff0c 	bl	800c <PUT32>
    83d8:	e1a00005 	mov	r0, r5
    83dc:	ebffff0c 	bl	8014 <GET32>
    83e0:	e3c01038 	bic	r1, r0, #56	; 0x38
    83e4:	e1a00005 	mov	r0, r5
    83e8:	ebffff07 	bl	800c <PUT32>
    83ec:	e1a00006 	mov	r0, r6
    83f0:	ebffff07 	bl	8014 <GET32>
    83f4:	e3c0160e 	bic	r1, r0, #14680064	; 0xe00000
    83f8:	e1a00006 	mov	r0, r6
    83fc:	ebffff02 	bl	800c <PUT32>
    8400:	e59f1018 	ldr	r1, [pc, #24]	; 8420 <RowInit+0x10c>
    8404:	e59f0018 	ldr	r0, [pc, #24]	; 8424 <RowInit+0x110>
    8408:	ebfffeff 	bl	800c <PUT32>
    840c:	e8bd4070 	pop	{r4, r5, r6, lr}
    8410:	e12fff1e 	bx	lr
    8414:	20200004 	eorcs	r0, r0, r4
    8418:	20200008 	eorcs	r0, r0, r8
    841c:	20200000 	eorcs	r0, r0, r0
    8420:	0139f0c0 	teqeq	r9, r0, asr #1	; <UNPREDICTABLE>
    8424:	20200064 	eorcs	r0, r0, r4, rrx

00008428 <readInput>:
    8428:	e92d4010 	push	{r4, lr}
    842c:	e1a04000 	mov	r4, r0
    8430:	e59f004c 	ldr	r0, [pc, #76]	; 8484 <readInput+0x5c>
    8434:	ebfffef6 	bl	8014 <GET32>
    8438:	e3a03901 	mov	r3, #16384	; 0x4000
    843c:	e3a02000 	mov	r2, #0
    8440:	e59f1040 	ldr	r1, [pc, #64]	; 8488 <readInput+0x60>
    8444:	ea000000 	b	844c <readInput+0x24>
    8448:	e5b13004 	ldr	r3, [r1, #4]!
    844c:	e0103003 	ands	r3, r0, r3
    8450:	1a000005 	bne	846c <readInput+0x44>
    8454:	e2822001 	add	r2, r2, #1
    8458:	e352000c 	cmp	r2, #12
    845c:	1afffff9 	bne	8448 <readInput+0x20>
    8460:	e1a00003 	mov	r0, r3
    8464:	e8bd4010 	pop	{r4, lr}
    8468:	e12fff1e 	bx	lr
    846c:	e0843084 	add	r3, r4, r4, lsl #1
    8470:	e0823103 	add	r3, r2, r3, lsl #2
    8474:	e2833001 	add	r3, r3, #1
    8478:	e20300ff 	and	r0, r3, #255	; 0xff
    847c:	e8bd4010 	pop	{r4, lr}
    8480:	e12fff1e 	bx	lr
    8484:	20200034 	eorcs	r0, r0, r4, lsr r0
    8488:	00008b10 	andeq	r8, r0, r0, lsl fp

0000848c <ControllerCommand>:
    848c:	e92d000e 	push	{r1, r2, r3}
    8490:	e92d4030 	push	{r4, r5, lr}
    8494:	e1a04000 	mov	r4, r0
    8498:	e24dd038 	sub	sp, sp, #56	; 0x38
    849c:	e3a01402 	mov	r1, #33554432	; 0x2000000
    84a0:	e59f0088 	ldr	r0, [pc, #136]	; 8530 <ControllerCommand+0xa4>
    84a4:	e5dd5044 	ldrb	r5, [sp, #68]	; 0x44
    84a8:	ebfffed7 	bl	800c <PUT32>
    84ac:	e1a00004 	mov	r0, r4
    84b0:	ebffff31 	bl	817c <spi_write>
    84b4:	e3a01402 	mov	r1, #33554432	; 0x2000000
    84b8:	e59f0074 	ldr	r0, [pc, #116]	; 8534 <ControllerCommand+0xa8>
    84bc:	ebfffed2 	bl	800c <PUT32>
    84c0:	e3550000 	cmp	r5, #0
    84c4:	1a000003 	bne	84d8 <ControllerCommand+0x4c>
    84c8:	e28dd038 	add	sp, sp, #56	; 0x38
    84cc:	e8bd4030 	pop	{r4, r5, lr}
    84d0:	e28dd00c 	add	sp, sp, #12
    84d4:	e12fff1e 	bx	lr
    84d8:	e28d4003 	add	r4, sp, #3
    84dc:	e1a02004 	mov	r2, r4
    84e0:	e2455001 	sub	r5, r5, #1
    84e4:	e28d0048 	add	r0, sp, #72	; 0x48
    84e8:	e20550ff 	and	r5, r5, #255	; 0xff
    84ec:	e58d0000 	str	r0, [sp]
    84f0:	e28d3044 	add	r3, sp, #68	; 0x44
    84f4:	e0800105 	add	r0, r0, r5, lsl #2
    84f8:	e5b31004 	ldr	r1, [r3, #4]!
    84fc:	e1530000 	cmp	r3, r0
    8500:	e5e21001 	strb	r1, [r2, #1]!
    8504:	1afffffb 	bne	84f8 <ControllerCommand+0x6c>
    8508:	e28d3004 	add	r3, sp, #4
    850c:	e0835005 	add	r5, r3, r5
    8510:	e5f40001 	ldrb	r0, [r4, #1]!
    8514:	ebffff18 	bl	817c <spi_write>
    8518:	e1540005 	cmp	r4, r5
    851c:	1afffffb 	bne	8510 <ControllerCommand+0x84>
    8520:	e28dd038 	add	sp, sp, #56	; 0x38
    8524:	e8bd4030 	pop	{r4, r5, lr}
    8528:	e28dd00c 	add	sp, sp, #12
    852c:	e12fff1e 	bx	lr
    8530:	20200028 	eorcs	r0, r0, r8, lsr #32
    8534:	2020001c 	eorcs	r0, r0, ip, lsl r0

00008538 <ControllerInit>:
    8538:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    853c:	e3a01080 	mov	r1, #128	; 0x80
    8540:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    8544:	e59f0280 	ldr	r0, [pc, #640]	; 87cc <ControllerInit+0x294>
    8548:	ebfffeaf 	bl	800c <PUT32>
    854c:	e3a04000 	mov	r4, #0
    8550:	e1a00004 	mov	r0, r4
    8554:	e2844001 	add	r4, r4, #1
    8558:	ebfffeaf 	bl	801c <dummy>
    855c:	e3540601 	cmp	r4, #1048576	; 0x100000
    8560:	1afffffa 	bne	8550 <ControllerInit+0x18>
    8564:	e3a01080 	mov	r1, #128	; 0x80
    8568:	e59f0260 	ldr	r0, [pc, #608]	; 87d0 <ControllerInit+0x298>
    856c:	e3a04000 	mov	r4, #0
    8570:	ebfffea5 	bl	800c <PUT32>
    8574:	e3a05002 	mov	r5, #2
    8578:	e3a03034 	mov	r3, #52	; 0x34
    857c:	e3a02039 	mov	r2, #57	; 0x39
    8580:	e98d0028 	stmib	sp, {r3, r5}
    8584:	e3a01005 	mov	r1, #5
    8588:	e3a0302c 	mov	r3, #44	; 0x2c
    858c:	e3a000cb 	mov	r0, #203	; 0xcb
    8590:	e58d4000 	str	r4, [sp]
    8594:	ebffffbc 	bl	848c <ControllerCommand>
    8598:	e3a03030 	mov	r3, #48	; 0x30
    859c:	e1a02004 	mov	r2, r4
    85a0:	e58d3000 	str	r3, [sp]
    85a4:	e3a01003 	mov	r1, #3
    85a8:	e3a030c1 	mov	r3, #193	; 0xc1
    85ac:	e3a000cf 	mov	r0, #207	; 0xcf
    85b0:	ebffffb5 	bl	848c <ControllerCommand>
    85b4:	e3a02078 	mov	r2, #120	; 0x78
    85b8:	e1a03004 	mov	r3, r4
    85bc:	e58d2000 	str	r2, [sp]
    85c0:	e3a01003 	mov	r1, #3
    85c4:	e3a02085 	mov	r2, #133	; 0x85
    85c8:	e3a000e8 	mov	r0, #232	; 0xe8
    85cc:	ebffffae 	bl	848c <ControllerCommand>
    85d0:	e1a01005 	mov	r1, r5
    85d4:	e1a03004 	mov	r3, r4
    85d8:	e1a02004 	mov	r2, r4
    85dc:	e3a000ea 	mov	r0, #234	; 0xea
    85e0:	ebffffa9 	bl	848c <ControllerCommand>
    85e4:	e3a02012 	mov	r2, #18
    85e8:	e3a03081 	mov	r3, #129	; 0x81
    85ec:	e3a01004 	mov	r1, #4
    85f0:	e88d000c 	stm	sp, {r2, r3}
    85f4:	e3a000ed 	mov	r0, #237	; 0xed
    85f8:	e3a03003 	mov	r3, #3
    85fc:	e3a02064 	mov	r2, #100	; 0x64
    8600:	ebffffa1 	bl	848c <ControllerCommand>
    8604:	e3a02020 	mov	r2, #32
    8608:	e3a01001 	mov	r1, #1
    860c:	e3a000f7 	mov	r0, #247	; 0xf7
    8610:	ebffff9d 	bl	848c <ControllerCommand>
    8614:	e3a02023 	mov	r2, #35	; 0x23
    8618:	e3a01001 	mov	r1, #1
    861c:	e3a000c0 	mov	r0, #192	; 0xc0
    8620:	ebffff99 	bl	848c <ControllerCommand>
    8624:	e3a02010 	mov	r2, #16
    8628:	e3a01001 	mov	r1, #1
    862c:	e3a000c1 	mov	r0, #193	; 0xc1
    8630:	ebffff95 	bl	848c <ControllerCommand>
    8634:	e3a03028 	mov	r3, #40	; 0x28
    8638:	e1a01005 	mov	r1, r5
    863c:	e3a0203e 	mov	r2, #62	; 0x3e
    8640:	e3a000c5 	mov	r0, #197	; 0xc5
    8644:	ebffff90 	bl	848c <ControllerCommand>
    8648:	e3a02086 	mov	r2, #134	; 0x86
    864c:	e3a01001 	mov	r1, #1
    8650:	e3a000c7 	mov	r0, #199	; 0xc7
    8654:	ebffff8c 	bl	848c <ControllerCommand>
    8658:	e3a02048 	mov	r2, #72	; 0x48
    865c:	e3a01001 	mov	r1, #1
    8660:	e3a00036 	mov	r0, #54	; 0x36
    8664:	ebffff88 	bl	848c <ControllerCommand>
    8668:	e3a02055 	mov	r2, #85	; 0x55
    866c:	e3a01001 	mov	r1, #1
    8670:	e3a0003a 	mov	r0, #58	; 0x3a
    8674:	ebffff84 	bl	848c <ControllerCommand>
    8678:	e1a01005 	mov	r1, r5
    867c:	e1a02004 	mov	r2, r4
    8680:	e3a03018 	mov	r3, #24
    8684:	e3a000b1 	mov	r0, #177	; 0xb1
    8688:	ebffff7f 	bl	848c <ControllerCommand>
    868c:	e3a02027 	mov	r2, #39	; 0x27
    8690:	e3a03080 	mov	r3, #128	; 0x80
    8694:	e58d2000 	str	r2, [sp]
    8698:	e3a01003 	mov	r1, #3
    869c:	e3a02008 	mov	r2, #8
    86a0:	e3a000b6 	mov	r0, #182	; 0xb6
    86a4:	ebffff78 	bl	848c <ControllerCommand>
    86a8:	e1a02004 	mov	r2, r4
    86ac:	e3a01001 	mov	r1, #1
    86b0:	e3a000f2 	mov	r0, #242	; 0xf2
    86b4:	ebffff74 	bl	848c <ControllerCommand>
    86b8:	e3a02001 	mov	r2, #1
    86bc:	e3a00026 	mov	r0, #38	; 0x26
    86c0:	e1a01002 	mov	r1, r2
    86c4:	ebffff70 	bl	848c <ControllerCommand>
    86c8:	e3a0500e 	mov	r5, #14
    86cc:	e3a0e010 	mov	lr, #16
    86d0:	e3a0c037 	mov	ip, #55	; 0x37
    86d4:	e3a0200f 	mov	r2, #15
    86d8:	e3a06009 	mov	r6, #9
    86dc:	e3a07003 	mov	r7, #3
    86e0:	e3a08007 	mov	r8, #7
    86e4:	e3a000f1 	mov	r0, #241	; 0xf1
    86e8:	e3a0104e 	mov	r1, #78	; 0x4e
    86ec:	e3a09008 	mov	r9, #8
    86f0:	e3a0a00c 	mov	sl, #12
    86f4:	e3a0302b 	mov	r3, #43	; 0x2b
    86f8:	e58d602c 	str	r6, [sp, #44]	; 0x2c
    86fc:	e58de020 	str	lr, [sp, #32]
    8700:	e58dc018 	str	ip, [sp, #24]
    8704:	e58d0014 	str	r0, [sp, #20]
    8708:	e58d1010 	str	r1, [sp, #16]
    870c:	e88d0408 	stm	sp, {r3, sl}
    8710:	e1a01002 	mov	r1, r2
    8714:	e3a03031 	mov	r3, #49	; 0x31
    8718:	e3a000e0 	mov	r0, #224	; 0xe0
    871c:	e58d4030 	str	r4, [sp, #48]	; 0x30
    8720:	e58d5028 	str	r5, [sp, #40]	; 0x28
    8724:	e58d5008 	str	r5, [sp, #8]
    8728:	e58d7024 	str	r7, [sp, #36]	; 0x24
    872c:	e58d801c 	str	r8, [sp, #28]
    8730:	e58d900c 	str	r9, [sp, #12]
    8734:	ebffff54 	bl	848c <ControllerCommand>
    8738:	e3a00031 	mov	r0, #49	; 0x31
    873c:	e3a0100f 	mov	r1, #15
    8740:	e3a06011 	mov	r6, #17
    8744:	e3a0e048 	mov	lr, #72	; 0x48
    8748:	e3a0c0c1 	mov	ip, #193	; 0xc1
    874c:	e58d0028 	str	r0, [sp, #40]	; 0x28
    8750:	e58d0010 	str	r0, [sp, #16]
    8754:	e3a0b036 	mov	fp, #54	; 0x36
    8758:	e3a00014 	mov	r0, #20
    875c:	e58d1030 	str	r1, [sp, #48]	; 0x30
    8760:	e58d1020 	str	r1, [sp, #32]
    8764:	e58d0000 	str	r0, [sp]
    8768:	e58da024 	str	sl, [sp, #36]	; 0x24
    876c:	e3a000e1 	mov	r0, #225	; 0xe1
    8770:	e58d901c 	str	r9, [sp, #28]
    8774:	e58d800c 	str	r8, [sp, #12]
    8778:	e58d7004 	str	r7, [sp, #4]
    877c:	e1a03005 	mov	r3, r5
    8780:	e1a02004 	mov	r2, r4
    8784:	e58db02c 	str	fp, [sp, #44]	; 0x2c
    8788:	e58de018 	str	lr, [sp, #24]
    878c:	e58dc014 	str	ip, [sp, #20]
    8790:	e58d6008 	str	r6, [sp, #8]
    8794:	ebffff3c 	bl	848c <ControllerCommand>
    8798:	e1a01004 	mov	r1, r4
    879c:	e1a00006 	mov	r0, r6
    87a0:	ebffff39 	bl	848c <ControllerCommand>
    87a4:	e1a00004 	mov	r0, r4
    87a8:	e2844001 	add	r4, r4, #1
    87ac:	ebfffe1a 	bl	801c <dummy>
    87b0:	e3540812 	cmp	r4, #1179648	; 0x120000
    87b4:	1afffffa 	bne	87a4 <ControllerInit+0x26c>
    87b8:	e3a01000 	mov	r1, #0
    87bc:	e3a00029 	mov	r0, #41	; 0x29
    87c0:	e28dd03c 	add	sp, sp, #60	; 0x3c
    87c4:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87c8:	eaffff2f 	b	848c <ControllerCommand>
    87cc:	20200028 	eorcs	r0, r0, r8, lsr #32
    87d0:	2020001c 	eorcs	r0, r0, ip, lsl r0

000087d4 <ControllerRender>:
    87d4:	e3a03000 	mov	r3, #0
    87d8:	e3a01040 	mov	r1, #64	; 0x40
    87dc:	e3a02001 	mov	r2, #1
    87e0:	e92d40f0 	push	{r4, r5, r6, r7, lr}
    87e4:	e24dd00c 	sub	sp, sp, #12
    87e8:	e58d1004 	str	r1, [sp, #4]
    87ec:	e58d2000 	str	r2, [sp]
    87f0:	e3a01004 	mov	r1, #4
    87f4:	e1a02003 	mov	r2, r3
    87f8:	e3a0002b 	mov	r0, #43	; 0x2b
    87fc:	ebffff22 	bl	848c <ControllerCommand>
    8800:	e3a03000 	mov	r3, #0
    8804:	e3a020f0 	mov	r2, #240	; 0xf0
    8808:	e58d3000 	str	r3, [sp]
    880c:	e58d2004 	str	r2, [sp, #4]
    8810:	e3a01004 	mov	r1, #4
    8814:	e1a02003 	mov	r2, r3
    8818:	e3a0002a 	mov	r0, #42	; 0x2a
    881c:	ebffff1a 	bl	848c <ControllerCommand>
    8820:	e3a01402 	mov	r1, #33554432	; 0x2000000
    8824:	e59f0058 	ldr	r0, [pc, #88]	; 8884 <ControllerRender+0xb0>
    8828:	ebfffdf7 	bl	800c <PUT32>
    882c:	e59f6054 	ldr	r6, [pc, #84]	; 8888 <ControllerRender+0xb4>
    8830:	e3a0002c 	mov	r0, #44	; 0x2c
    8834:	ebfffe50 	bl	817c <spi_write>
    8838:	e3a01402 	mov	r1, #33554432	; 0x2000000
    883c:	e59f0048 	ldr	r0, [pc, #72]	; 888c <ControllerRender+0xb8>
    8840:	e2867b4b 	add	r7, r6, #76800	; 0x12c00
    8844:	ebfffdf0 	bl	800c <PUT32>
    8848:	e1a04006 	mov	r4, r6
    884c:	e24650f0 	sub	r5, r6, #240	; 0xf0
    8850:	e5740001 	ldrb	r0, [r4, #-1]!
    8854:	e1800400 	orr	r0, r0, r0, lsl #8
    8858:	e1a00800 	lsl	r0, r0, #16
    885c:	e1a00840 	asr	r0, r0, #16
    8860:	ebfffe65 	bl	81fc <spi_write16>
    8864:	e1540005 	cmp	r4, r5
    8868:	1afffff8 	bne	8850 <ControllerRender+0x7c>
    886c:	e28660f0 	add	r6, r6, #240	; 0xf0
    8870:	e1560007 	cmp	r6, r7
    8874:	1afffff3 	bne	8848 <ControllerRender+0x74>
    8878:	e28dd00c 	add	sp, sp, #12
    887c:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
    8880:	e12fff1e 	bx	lr
    8884:	20200028 	eorcs	r0, r0, r8, lsr #32
    8888:	0000a0b4 	strheq	sl, [r0], -r4
    888c:	2020001c 	eorcs	r0, r0, ip, lsl r0

00008890 <FBRender>:
    8890:	eaffffcf 	b	87d4 <ControllerRender>

00008894 <GFXColor>:
    8894:	e59f301c 	ldr	r3, [pc, #28]	; 88b8 <GFXColor+0x24>
    8898:	e2831b4b 	add	r1, r3, #76800	; 0x12c00
    889c:	e28320f0 	add	r2, r3, #240	; 0xf0
    88a0:	e5e30001 	strb	r0, [r3, #1]!
    88a4:	e1530002 	cmp	r3, r2
    88a8:	1afffffc 	bne	88a0 <GFXColor+0xc>
    88ac:	e1510003 	cmp	r1, r3
    88b0:	1afffff9 	bne	889c <GFXColor+0x8>
    88b4:	eaffffc6 	b	87d4 <ControllerRender>
    88b8:	00009fc3 	andeq	r9, r0, r3, asr #31

000088bc <FBWriteChar>:
    88bc:	e59f30cc 	ldr	r3, [pc, #204]	; 8990 <FBWriteChar+0xd4>
    88c0:	e2400020 	sub	r0, r0, #32
    88c4:	e0c21093 	smull	r1, r2, r3, r0
    88c8:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    88cc:	e1a03fc0 	asr	r3, r0, #31
    88d0:	e59f60bc 	ldr	r6, [pc, #188]	; 8994 <FBWriteChar+0xd8>
    88d4:	e59f70bc 	ldr	r7, [pc, #188]	; 8998 <FBWriteChar+0xdc>
    88d8:	e06332c2 	rsb	r3, r3, r2, asr #5
    88dc:	e0833303 	add	r3, r3, r3, lsl #6
    88e0:	e5d65000 	ldrb	r5, [r6]
    88e4:	e5d7e000 	ldrb	lr, [r7]
    88e8:	e0400003 	sub	r0, r0, r3
    88ec:	e59fc0a8 	ldr	ip, [pc, #168]	; 899c <FBWriteChar+0xe0>
    88f0:	e0800100 	add	r0, r0, r0, lsl #2
    88f4:	e1a04185 	lsl	r4, r5, #3
    88f8:	e08ee10e 	add	lr, lr, lr, lsl #2
    88fc:	e59f809c 	ldr	r8, [pc, #156]	; 89a0 <FBWriteChar+0xe4>
    8900:	e08cc200 	add	ip, ip, r0, lsl #4
    8904:	e2849008 	add	r9, r4, #8
    8908:	e1a0e08e 	lsl	lr, lr, #1
    890c:	e3a03000 	mov	r3, #0
    8910:	e0640204 	rsb	r0, r4, r4, lsl #4
    8914:	e0880200 	add	r0, r8, r0, lsl #4
    8918:	e08e2003 	add	r2, lr, r3
    891c:	e7dc1183 	ldrb	r1, [ip, r3, lsl #3]
    8920:	e2833001 	add	r3, r3, #1
    8924:	e1a02802 	lsl	r2, r2, #16
    8928:	e353000a 	cmp	r3, #10
    892c:	e7c01822 	strb	r1, [r0, r2, lsr #16]
    8930:	1afffff8 	bne	8918 <FBWriteChar+0x5c>
    8934:	e2844001 	add	r4, r4, #1
    8938:	e1a04804 	lsl	r4, r4, #16
    893c:	e1a04824 	lsr	r4, r4, #16
    8940:	e1590004 	cmp	r9, r4
    8944:	e28cc001 	add	ip, ip, #1
    8948:	1affffef 	bne	890c <FBWriteChar+0x50>
    894c:	e2850001 	add	r0, r5, #1
    8950:	e20000ff 	and	r0, r0, #255	; 0xff
    8954:	e3500028 	cmp	r0, #40	; 0x28
    8958:	e5c60000 	strb	r0, [r6]
    895c:	8a000008 	bhi	8984 <FBWriteChar+0xc8>
    8960:	e3500000 	cmp	r0, #0
    8964:	1a000002 	bne	8974 <FBWriteChar+0xb8>
    8968:	e5d73000 	ldrb	r3, [r7]
    896c:	e3530000 	cmp	r3, #0
    8970:	0a000001 	beq	897c <FBWriteChar+0xc0>
    8974:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    8978:	e12fff1e 	bx	lr
    897c:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
    8980:	eaffffc3 	b	8894 <GFXColor>
    8984:	ebfffda5 	bl	8020 <FBCharAdvance.part.0>
    8988:	e5d60000 	ldrb	r0, [r6]
    898c:	eafffff3 	b	8960 <FBWriteChar+0xa4>
    8990:	7e07e07f 	mcrvc	0, 0, lr, cr7, cr15, {3}
    8994:	00009fc0 	andeq	r9, r0, r0, asr #31
    8998:	00009fc1 	andeq	r9, r0, r1, asr #31
    899c:	00008b70 	andeq	r8, r0, r0, ror fp
    89a0:	00009fc4 	andeq	r9, r0, r4, asr #31

000089a4 <InputHandler>:
    89a4:	e59f3004 	ldr	r3, [pc, #4]	; 89b0 <InputHandler+0xc>
    89a8:	e7d30000 	ldrb	r0, [r3, r0]
    89ac:	eaffffc2 	b	88bc <FBWriteChar>
    89b0:	00008b40 	andeq	r8, r0, r0, asr #22

000089b4 <notmain>:
    89b4:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89b8:	e3a01001 	mov	r1, #1
    89bc:	e59f012c 	ldr	r0, [pc, #300]	; 8af0 <notmain+0x13c>
    89c0:	ebfffd91 	bl	800c <PUT32>
    89c4:	e3a04000 	mov	r4, #0
    89c8:	e1a00004 	mov	r0, r4
    89cc:	e2844001 	add	r4, r4, #1
    89d0:	ebfffd91 	bl	801c <dummy>
    89d4:	e3540096 	cmp	r4, #150	; 0x96
    89d8:	1afffffa 	bne	89c8 <notmain+0x14>
    89dc:	e59f1110 	ldr	r1, [pc, #272]	; 8af4 <notmain+0x140>
    89e0:	e59f0110 	ldr	r0, [pc, #272]	; 8af8 <notmain+0x144>
    89e4:	ebfffd88 	bl	800c <PUT32>
    89e8:	e3a04000 	mov	r4, #0
    89ec:	e1a00004 	mov	r0, r4
    89f0:	e2844001 	add	r4, r4, #1
    89f4:	ebfffd88 	bl	801c <dummy>
    89f8:	e3540096 	cmp	r4, #150	; 0x96
    89fc:	1afffffa 	bne	89ec <notmain+0x38>
    8a00:	e3a01000 	mov	r1, #0
    8a04:	e59f00e4 	ldr	r0, [pc, #228]	; 8af0 <notmain+0x13c>
    8a08:	ebfffd7f 	bl	800c <PUT32>
    8a0c:	e3a01000 	mov	r1, #0
    8a10:	e59f00e0 	ldr	r0, [pc, #224]	; 8af8 <notmain+0x144>
    8a14:	ebfffd7c 	bl	800c <PUT32>
    8a18:	e59f00dc 	ldr	r0, [pc, #220]	; 8afc <notmain+0x148>
    8a1c:	ebfffd7c 	bl	8014 <GET32>
    8a20:	e3c0190e 	bic	r1, r0, #229376	; 0x38000
    8a24:	e3811902 	orr	r1, r1, #32768	; 0x8000
    8a28:	e59f00cc 	ldr	r0, [pc, #204]	; 8afc <notmain+0x148>
    8a2c:	ebfffd76 	bl	800c <PUT32>
    8a30:	e59f00c8 	ldr	r0, [pc, #200]	; 8b00 <notmain+0x14c>
    8a34:	ebfffd76 	bl	8014 <GET32>
    8a38:	e3c0160e 	bic	r1, r0, #14680064	; 0xe00000
    8a3c:	e3811602 	orr	r1, r1, #2097152	; 0x200000
    8a40:	e59f00b8 	ldr	r0, [pc, #184]	; 8b00 <notmain+0x14c>
    8a44:	ebfffd70 	bl	800c <PUT32>
    8a48:	e3a01402 	mov	r1, #33554432	; 0x2000000
    8a4c:	e59f00b0 	ldr	r0, [pc, #176]	; 8b04 <notmain+0x150>
    8a50:	ebfffd6d 	bl	800c <PUT32>
    8a54:	ebfffd8e 	bl	8094 <spi_init>
    8a58:	ebfffeb6 	bl	8538 <ControllerInit>
    8a5c:	e3a00000 	mov	r0, #0
    8a60:	ebffff8b 	bl	8894 <GFXColor>
    8a64:	e3a07000 	mov	r7, #0
    8a68:	ebfffe0c 	bl	82a0 <ColInit>
    8a6c:	e3a09001 	mov	r9, #1
    8a70:	ebfffe27 	bl	8314 <RowInit>
    8a74:	e59fa08c 	ldr	sl, [pc, #140]	; 8b08 <notmain+0x154>
    8a78:	e59f6084 	ldr	r6, [pc, #132]	; 8b04 <notmain+0x150>
    8a7c:	e59f8088 	ldr	r8, [pc, #136]	; 8b0c <notmain+0x158>
    8a80:	e3a04000 	mov	r4, #0
    8a84:	e1a00006 	mov	r0, r6
    8a88:	ebfffd61 	bl	8014 <GET32>
    8a8c:	e2845002 	add	r5, r4, #2
    8a90:	e1805519 	orr	r5, r0, r9, lsl r5
    8a94:	e1a01005 	mov	r1, r5
    8a98:	e1a00006 	mov	r0, r6
    8a9c:	ebfffd5a 	bl	800c <PUT32>
    8aa0:	e20400ff 	and	r0, r4, #255	; 0xff
    8aa4:	ebfffe5f 	bl	8428 <readInput>
    8aa8:	e1a0b000 	mov	fp, r0
    8aac:	e1a01005 	mov	r1, r5
    8ab0:	e1a00008 	mov	r0, r8
    8ab4:	ebfffd54 	bl	800c <PUT32>
    8ab8:	e35b0000 	cmp	fp, #0
    8abc:	1157000b 	cmpne	r7, fp
    8ac0:	e2844001 	add	r4, r4, #1
    8ac4:	1a000004 	bne	8adc <notmain+0x128>
    8ac8:	e3540004 	cmp	r4, #4
    8acc:	1affffec 	bne	8a84 <notmain+0xd0>
    8ad0:	ebffff3f 	bl	87d4 <ControllerRender>
    8ad4:	e1a0700b 	mov	r7, fp
    8ad8:	eaffffe8 	b	8a80 <notmain+0xcc>
    8adc:	e7da000b 	ldrb	r0, [sl, fp]
    8ae0:	ebffff75 	bl	88bc <FBWriteChar>
    8ae4:	e1a0700b 	mov	r7, fp
    8ae8:	ebffff39 	bl	87d4 <ControllerRender>
    8aec:	eaffffe3 	b	8a80 <notmain+0xcc>
    8af0:	20200094 	mlacs	r0, r4, r0, r0
    8af4:	013df0c0 	teqeq	sp, r0, asr #1	; <UNPREDICTABLE>
    8af8:	20200098 	mlacs	r0, r8, r0, r0
    8afc:	20200008 	eorcs	r0, r0, r8
    8b00:	20200010 	eorcs	r0, r0, r0, lsl r0
    8b04:	2020001c 	eorcs	r0, r0, ip, lsl r0
    8b08:	00008b40 	andeq	r8, r0, r0, asr #22
    8b0c:	20200028 	eorcs	r0, r0, r8, lsr #32

Disassembly of section .rodata:

00008b10 <rows>:
    8b10:	00004000 	andeq	r4, r0, r0
    8b14:	00008000 	andeq	r8, r0, r0
    8b18:	00008000 	andeq	r8, r0, r0
    8b1c:	01000000 	mrseq	r0, (UNDEF: 0)
    8b20:	00000040 	andeq	r0, r0, r0, asr #32
    8b24:	00001000 	andeq	r1, r0, r0
    8b28:	00002000 	andeq	r2, r0, r0
    8b2c:	00010000 	andeq	r0, r1, r0
    8b30:	00080000 	andeq	r0, r8, r0
    8b34:	00100000 	andseq	r0, r0, r0
    8b38:	00200000 	eoreq	r0, r0, r0
    8b3c:	00000080 	andeq	r0, r0, r0, lsl #1

00008b40 <keyCodes>:
    8b40:	44434241 	strbmi	r4, [r3], #-577	; 0xfffffdbf
    8b44:	48474645 	stmdami	r7, {r0, r2, r6, r9, sl, lr}^
    8b48:	4c4b4a49 	mcrrmi	10, 4, r4, fp, cr9
    8b4c:	504f4e4d 	subpl	r4, pc, sp, asr #28
    8b50:	54535251 	ldrbpl	r5, [r3], #-593	; 0xfffffdaf
    8b54:	58575655 	ldmdapl	r7, {r0, r2, r4, r6, r9, sl, ip, lr}^
    8b58:	31305a59 	teqcc	r0, r9, asr sl
    8b5c:	35343332 	ldrcc	r3, [r4, #-818]!	; 0xfffffcce
    8b60:	39383736 	ldmdbcc	r8!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}
    8b64:	2f2a2d2b 	svccs	0x002a2d2b
    8b68:	3a213f3d 	bcc	858864 <frame+0x84e8a0>
    8b6c:	5c265e25 	stcpl	14, cr5, [r6], #-148	; 0xffffff6c

00008b70 <font_data>:
	...
    8bc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8bc4:	00000000 	andeq	r0, r0, r0
    8bc8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8bcc:	00000000 	andeq	r0, r0, r0
    8bd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8bd4:	00000000 	andeq	r0, r0, r0
    8bd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8bdc:	00000000 	andeq	r0, r0, r0
    8be0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8bf8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8bfc:	00000000 	andeq	r0, r0, r0
    8c00:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8c18:	00ff0000 	rscseq	r0, pc, r0
    8c1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8c20:	00ff0000 	rscseq	r0, pc, r0
    8c24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    8c70:	00ff0000 	rscseq	r0, pc, r0
    8c74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8c78:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    8c7c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    8c80:	00ff0000 	rscseq	r0, pc, r0
    8c84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8c88:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    8c8c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    8c90:	00ff0000 	rscseq	r0, pc, r0
    8c94:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    8cb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8cb4:	00000000 	andeq	r0, r0, r0
    8cb8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    8cbc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8cc0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8cc4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8cc8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8ccc:	00000000 	andeq	r0, r0, r0
    8cd0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    8cd4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8cd8:	00000000 	andeq	r0, r0, r0
    8cdc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8ce0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8ce4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8ce8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    8cec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8cf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8d0c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d10:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d18:	00000000 	andeq	r0, r0, r0
    8d1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d20:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8d24:	00000000 	andeq	r0, r0, r0
    8d28:	00ff0000 	rscseq	r0, pc, r0
    8d2c:	00000000 	andeq	r0, r0, r0
    8d30:	00ff0000 	rscseq	r0, pc, r0
    8d34:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d38:	0000ff00 	andeq	pc, r0, r0, lsl #30
	...
    8d50:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    8d54:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d5c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d60:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d68:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
    8d6c:	00000000 	andeq	r0, r0, r0
    8d70:	00ff0000 	rscseq	r0, pc, r0
    8d74:	00000000 	andeq	r0, r0, r0
    8d78:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
    8d7c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d80:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8d88:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    8d8c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8d90:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    8d94:	00ff0000 	rscseq	r0, pc, r0
	...
    8da8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8dac:	00000000 	andeq	r0, r0, r0
    8db0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8df4:	00ff0000 	rscseq	r0, pc, r0
    8df8:	00000000 	andeq	r0, r0, r0
    8dfc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8e00:	00000000 	andeq	r0, r0, r0
    8e04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8e08:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8e0c:	00000000 	andeq	r0, r0, r0
    8e10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8e14:	00000000 	andeq	r0, r0, r0
    8e18:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8e24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8e28:	00000000 	andeq	r0, r0, r0
    8e2c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8e30:	00000000 	andeq	r0, r0, r0
    8e34:	00ff0000 	rscseq	r0, pc, r0
	...
    8e40:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8e44:	00000000 	andeq	r0, r0, r0
    8e48:	00ff0000 	rscseq	r0, pc, r0
    8e4c:	00000000 	andeq	r0, r0, r0
    8e50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8e5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8e60:	00000000 	andeq	r0, r0, r0
    8e64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8e68:	00000000 	andeq	r0, r0, r0
    8e6c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8e70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8e74:	00000000 	andeq	r0, r0, r0
    8e78:	00ff0000 	rscseq	r0, pc, r0
    8e7c:	00000000 	andeq	r0, r0, r0
    8e80:	0000ff00 	andeq	pc, r0, r0, lsl #30
	...
    8e98:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8e9c:	00000000 	andeq	r0, r0, r0
    8ea0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8ea4:	00000000 	andeq	r0, r0, r0
    8ea8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    8eac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    8eb0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8eb4:	00000000 	andeq	r0, r0, r0
    8eb8:	00ff0000 	rscseq	r0, pc, r0
    8ebc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    8ec0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    8ec4:	0000ff00 	andeq	pc, r0, r0, lsl #30
	...
    8ef0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8ef4:	00000000 	andeq	r0, r0, r0
    8ef8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8efc:	00000000 	andeq	r0, r0, r0
    8f00:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    8f04:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    8f08:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8f0c:	00000000 	andeq	r0, r0, r0
    8f10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    8f60:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8f64:	00000000 	andeq	r0, r0, r0
    8f68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    8f6c:	00000000 	andeq	r0, r0, r0
    8f70:	00ff0000 	rscseq	r0, pc, r0
	...
    8fa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    8fa4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9008:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9024:	00ff0000 	rscseq	r0, pc, r0
    9028:	00000000 	andeq	r0, r0, r0
    902c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9030:	00000000 	andeq	r0, r0, r0
    9034:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9038:	00000000 	andeq	r0, r0, r0
    903c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9040:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9044:	00000000 	andeq	r0, r0, r0
    9048:	00ff0000 	rscseq	r0, pc, r0
    904c:	00000000 	andeq	r0, r0, r0
    9050:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9054:	00000000 	andeq	r0, r0, r0
    9058:	0000ff00 	andeq	pc, r0, r0, lsl #30
    905c:	00000000 	andeq	r0, r0, r0
    9060:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9070:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9074:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9078:	0000ff00 	andeq	pc, r0, r0, lsl #30
    907c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9080:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9084:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9088:	0000ff00 	andeq	pc, r0, r0, lsl #30
    908c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9090:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
    9094:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9098:	0000ff00 	andeq	pc, r0, r0, lsl #30
    909c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    90a0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    90a4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    90a8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    90ac:	0000ff00 	andeq	pc, r0, r0, lsl #30
    90b0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    90b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    90c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    90c4:	00000000 	andeq	r0, r0, r0
    90c8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90cc:	00000000 	andeq	r0, r0, r0
    90d0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90d4:	00000000 	andeq	r0, r0, r0
    90d8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90dc:	00000000 	andeq	r0, r0, r0
    90e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90e4:	00000000 	andeq	r0, r0, r0
    90e8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90ec:	00000000 	andeq	r0, r0, r0
    90f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90f4:	00000000 	andeq	r0, r0, r0
    90f8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    90fc:	00000000 	andeq	r0, r0, r0
    9100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9104:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9110:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    9114:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9118:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    911c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9120:	00000000 	andeq	r0, r0, r0
    9124:	00ff0000 	rscseq	r0, pc, r0
    9128:	00000000 	andeq	r0, r0, r0
    912c:	00ff0000 	rscseq	r0, pc, r0
    9130:	00000000 	andeq	r0, r0, r0
    9134:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9138:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    913c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9140:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9144:	00000000 	andeq	r0, r0, r0
    9148:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    914c:	00000000 	andeq	r0, r0, r0
    9150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9154:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9160:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9164:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9168:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    916c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9170:	00000000 	andeq	r0, r0, r0
    9174:	00ff0000 	rscseq	r0, pc, r0
    9178:	00000000 	andeq	r0, r0, r0
    917c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9180:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9184:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9188:	00000000 	andeq	r0, r0, r0
    918c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9190:	00000000 	andeq	r0, r0, r0
    9194:	00ff0000 	rscseq	r0, pc, r0
    9198:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    919c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    91a0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    91a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    91b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    91b4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    91bc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    91c4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    91cc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    91d4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    91d8:	00000000 	andeq	r0, r0, r0
    91dc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91e0:	00000000 	andeq	r0, r0, r0
    91e4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91e8:	00000000 	andeq	r0, r0, r0
    91ec:	0000ff00 	andeq	pc, r0, r0, lsl #30
    91f0:	00000000 	andeq	r0, r0, r0
    91f4:	0000ff00 	andeq	pc, r0, r0, lsl #30
	...
    9200:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9204:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9208:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    920c:	00000000 	andeq	r0, r0, r0
    9210:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9214:	00000000 	andeq	r0, r0, r0
    9218:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    921c:	00000000 	andeq	r0, r0, r0
    9220:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9224:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9228:	00000000 	andeq	r0, r0, r0
    922c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9230:	00000000 	andeq	r0, r0, r0
    9234:	00ff0000 	rscseq	r0, pc, r0
    9238:	00000000 	andeq	r0, r0, r0
    923c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9244:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9254:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9258:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    925c:	00000000 	andeq	r0, r0, r0
    9260:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9264:	00000000 	andeq	r0, r0, r0
    9268:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
    926c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9270:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9274:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9278:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    927c:	00ff0000 	rscseq	r0, pc, r0
    9280:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9284:	00ff0000 	rscseq	r0, pc, r0
    9288:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    928c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9290:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9294:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    92a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    92a4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    92a8:	00000000 	andeq	r0, r0, r0
    92ac:	00ff0000 	rscseq	r0, pc, r0
    92b0:	00000000 	andeq	r0, r0, r0
    92b4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    92b8:	00000000 	andeq	r0, r0, r0
    92bc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    92c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    92c4:	00000000 	andeq	r0, r0, r0
    92c8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    92cc:	00000000 	andeq	r0, r0, r0
    92d0:	00ff0000 	rscseq	r0, pc, r0
    92d4:	00000000 	andeq	r0, r0, r0
    92d8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    92dc:	00000000 	andeq	r0, r0, r0
    92e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    92f0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    92f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    92f8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    92fc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9300:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9304:	00ff0000 	rscseq	r0, pc, r0
    9308:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    930c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9310:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9314:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9318:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    931c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9320:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9324:	00ff0000 	rscseq	r0, pc, r0
    9328:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    932c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9330:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9334:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9340:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9344:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9348:	0000ff00 	andeq	pc, r0, r0, lsl #30
    934c:	00ff0000 	rscseq	r0, pc, r0
    9350:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9354:	00ff0000 	rscseq	r0, pc, r0
    9358:	0000ff00 	andeq	pc, r0, r0, lsl #30
    935c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9360:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9364:	00ff00ff 	ldrshteq	r0, [pc], #15
    9368:	00000000 	andeq	r0, r0, r0
    936c:	00ff0000 	rscseq	r0, pc, r0
    9370:	00000000 	andeq	r0, r0, r0
    9374:	00ff0000 	rscseq	r0, pc, r0
    9378:	00000000 	andeq	r0, r0, r0
    937c:	00ff0000 	rscseq	r0, pc, r0
    9380:	00000000 	andeq	r0, r0, r0
    9384:	00ff0000 	rscseq	r0, pc, r0
	...
    93a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    93c8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    93f0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9410:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9414:	00000000 	andeq	r0, r0, r0
    9418:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    941c:	00000000 	andeq	r0, r0, r0
    9420:	00ff0000 	rscseq	r0, pc, r0
	...
    9434:	00ff0000 	rscseq	r0, pc, r0
    9438:	00000000 	andeq	r0, r0, r0
    943c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9440:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9444:	00000000 	andeq	r0, r0, r0
    9448:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    944c:	00000000 	andeq	r0, r0, r0
    9450:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9454:	00000000 	andeq	r0, r0, r0
    9458:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    945c:	00000000 	andeq	r0, r0, r0
    9460:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    946c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9470:	00000000 	andeq	r0, r0, r0
    9474:	00ff0000 	rscseq	r0, pc, r0
	...
    9490:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    9494:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
	...
    94a8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    94ac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
	...
    94d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    94d4:	00000000 	andeq	r0, r0, r0
    94d8:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    94dc:	00000000 	andeq	r0, r0, r0
    94e0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    94ec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    94f0:	00000000 	andeq	r0, r0, r0
    94f4:	00ff0000 	rscseq	r0, pc, r0
    94f8:	00000000 	andeq	r0, r0, r0
    94fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9500:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9504:	00000000 	andeq	r0, r0, r0
    9508:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    950c:	00000000 	andeq	r0, r0, r0
    9510:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9520:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9524:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9528:	0000ff00 	andeq	pc, r0, r0, lsl #30
    952c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9530:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9534:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9538:	00000000 	andeq	r0, r0, r0
    953c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9540:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9544:	00000000 	andeq	r0, r0, r0
    9548:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    954c:	00000000 	andeq	r0, r0, r0
    9550:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9560:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9570:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9574:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9578:	0000ff00 	andeq	pc, r0, r0, lsl #30
    957c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9580:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    9584:	00ff0000 	rscseq	r0, pc, r0
    9588:	00ff00ff 	ldrshteq	r0, [pc], #15
    958c:	00ff00ff 	ldrshteq	r0, [pc], #15
    9590:	00ff00ff 	ldrshteq	r0, [pc], #15
    9594:	00ff00ff 	ldrshteq	r0, [pc], #15
    9598:	00ff00ff 	ldrshteq	r0, [pc], #15
    959c:	00ff00ff 	ldrshteq	r0, [pc], #15
    95a0:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    95a4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    95a8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    95ac:	00000000 	andeq	r0, r0, r0
    95b0:	00ff0000 	rscseq	r0, pc, r0
	...
    95c0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    95c4:	00000000 	andeq	r0, r0, r0
    95c8:	00ff0000 	rscseq	r0, pc, r0
    95cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    95d0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    95d4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    95d8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    95dc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    95e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    95e4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    95e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    95ec:	00ff0000 	rscseq	r0, pc, r0
    95f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    95f4:	00ff0000 	rscseq	r0, pc, r0
    95f8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    95fc:	00ff0000 	rscseq	r0, pc, r0
    9600:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9604:	00ff0000 	rscseq	r0, pc, r0
	...
    9610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9614:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9618:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    961c:	00ff0000 	rscseq	r0, pc, r0
    9620:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9624:	00ff0000 	rscseq	r0, pc, r0
    9628:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    962c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9630:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9634:	00ff0000 	rscseq	r0, pc, r0
    9638:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    963c:	00ff0000 	rscseq	r0, pc, r0
    9640:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9644:	00ff0000 	rscseq	r0, pc, r0
    9648:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    964c:	00ff0000 	rscseq	r0, pc, r0
    9650:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9654:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
	...
    9660:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9664:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9668:	0000ff00 	andeq	pc, r0, r0, lsl #30
    966c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9670:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9674:	00ff0000 	rscseq	r0, pc, r0
    9678:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    967c:	00000000 	andeq	r0, r0, r0
    9680:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9684:	00000000 	andeq	r0, r0, r0
    9688:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    968c:	00000000 	andeq	r0, r0, r0
    9690:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9694:	00ff0000 	rscseq	r0, pc, r0
    9698:	0000ff00 	andeq	pc, r0, r0, lsl #30
    969c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    96a0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    96a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    96b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    96b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96bc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    96c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96c4:	00ff0000 	rscseq	r0, pc, r0
    96c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96cc:	00ff0000 	rscseq	r0, pc, r0
    96d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96d4:	00ff0000 	rscseq	r0, pc, r0
    96d8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96dc:	00ff0000 	rscseq	r0, pc, r0
    96e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96e4:	00ff0000 	rscseq	r0, pc, r0
    96e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    96ec:	0000ff00 	andeq	pc, r0, r0, lsl #30
    96f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    96f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9700:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9704:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9708:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    970c:	00000000 	andeq	r0, r0, r0
    9710:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9714:	00000000 	andeq	r0, r0, r0
    9718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    971c:	00000000 	andeq	r0, r0, r0
    9720:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9724:	00000000 	andeq	r0, r0, r0
    9728:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    972c:	00000000 	andeq	r0, r0, r0
    9730:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9734:	00000000 	andeq	r0, r0, r0
    9738:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    973c:	00000000 	andeq	r0, r0, r0
    9740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9744:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9754:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9758:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    975c:	00000000 	andeq	r0, r0, r0
    9760:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9764:	00000000 	andeq	r0, r0, r0
    9768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    976c:	00000000 	andeq	r0, r0, r0
    9770:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9774:	00000000 	andeq	r0, r0, r0
    9778:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    977c:	00000000 	andeq	r0, r0, r0
    9780:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9784:	00000000 	andeq	r0, r0, r0
    9788:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    978c:	00000000 	andeq	r0, r0, r0
    9790:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    97a0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    97a4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97a8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    97ac:	0000ff00 	andeq	pc, r0, r0, lsl #30
    97b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97b4:	00ff0000 	rscseq	r0, pc, r0
    97b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97bc:	00000000 	andeq	r0, r0, r0
    97c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97c4:	00000000 	andeq	r0, r0, r0
    97c8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97cc:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    97d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97d4:	00ff0000 	rscseq	r0, pc, r0
    97d8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    97dc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    97e0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    97e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    97f0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97f4:	00ff0000 	rscseq	r0, pc, r0
    97f8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    97fc:	00ff0000 	rscseq	r0, pc, r0
    9800:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9804:	00ff0000 	rscseq	r0, pc, r0
    9808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    980c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9810:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9814:	00ff0000 	rscseq	r0, pc, r0
    9818:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    981c:	00ff0000 	rscseq	r0, pc, r0
    9820:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9824:	00ff0000 	rscseq	r0, pc, r0
    9828:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    982c:	00ff0000 	rscseq	r0, pc, r0
    9830:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9834:	00ff0000 	rscseq	r0, pc, r0
	...
    9840:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9844:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9848:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    984c:	00000000 	andeq	r0, r0, r0
    9850:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9854:	00000000 	andeq	r0, r0, r0
    9858:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    985c:	00000000 	andeq	r0, r0, r0
    9860:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9864:	00000000 	andeq	r0, r0, r0
    9868:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    986c:	00000000 	andeq	r0, r0, r0
    9870:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9874:	00000000 	andeq	r0, r0, r0
    9878:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    987c:	00000000 	andeq	r0, r0, r0
    9880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9884:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9890:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9894:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9898:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    989c:	00000000 	andeq	r0, r0, r0
    98a0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    98a4:	00000000 	andeq	r0, r0, r0
    98a8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    98ac:	00000000 	andeq	r0, r0, r0
    98b0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    98b4:	00000000 	andeq	r0, r0, r0
    98b8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    98bc:	00000000 	andeq	r0, r0, r0
    98c0:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    98c4:	00000000 	andeq	r0, r0, r0
    98c8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    98cc:	00000000 	andeq	r0, r0, r0
    98d0:	00ffff00 	rscseq	pc, pc, r0, lsl #30
	...
    98e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    98e4:	00ff0000 	rscseq	r0, pc, r0
    98e8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    98ec:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    98f0:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
    98f4:	00000000 	andeq	r0, r0, r0
    98f8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    98fc:	00000000 	andeq	r0, r0, r0
    9900:	00ff00ff 	ldrshteq	r0, [pc], #15
    9904:	00000000 	andeq	r0, r0, r0
    9908:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    990c:	00000000 	andeq	r0, r0, r0
    9910:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9914:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9918:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    991c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9920:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9924:	00ff0000 	rscseq	r0, pc, r0
	...
    9930:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9934:	00000000 	andeq	r0, r0, r0
    9938:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    993c:	00000000 	andeq	r0, r0, r0
    9940:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9944:	00000000 	andeq	r0, r0, r0
    9948:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    994c:	00000000 	andeq	r0, r0, r0
    9950:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9954:	00000000 	andeq	r0, r0, r0
    9958:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    995c:	00000000 	andeq	r0, r0, r0
    9960:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9964:	00000000 	andeq	r0, r0, r0
    9968:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    996c:	00000000 	andeq	r0, r0, r0
    9970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9974:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9980:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9984:	00ff0000 	rscseq	r0, pc, r0
    9988:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    998c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9990:	00ff00ff 	ldrshteq	r0, [pc], #15
    9994:	00ff00ff 	ldrshteq	r0, [pc], #15
    9998:	00ff00ff 	ldrshteq	r0, [pc], #15
    999c:	00ff00ff 	ldrshteq	r0, [pc], #15
    99a0:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    99a4:	00ff0000 	rscseq	r0, pc, r0
    99a8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99ac:	00ff0000 	rscseq	r0, pc, r0
    99b0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99b4:	00ff0000 	rscseq	r0, pc, r0
    99b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99bc:	00ff0000 	rscseq	r0, pc, r0
    99c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99c4:	00ff0000 	rscseq	r0, pc, r0
	...
    99d0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99d4:	00ff0000 	rscseq	r0, pc, r0
    99d8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    99dc:	00ff0000 	rscseq	r0, pc, r0
    99e0:	00ff00ff 	ldrshteq	r0, [pc], #15
    99e4:	00ff0000 	rscseq	r0, pc, r0
    99e8:	00ff00ff 	ldrshteq	r0, [pc], #15
    99ec:	00ff0000 	rscseq	r0, pc, r0
    99f0:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    99f4:	00ff0000 	rscseq	r0, pc, r0
    99f8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    99fc:	00ff00ff 	ldrshteq	r0, [pc], #15
    9a00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a04:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9a08:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a0c:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9a10:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a14:	00ff0000 	rscseq	r0, pc, r0
	...
    9a20:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9a24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a28:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a2c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a30:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a34:	00ff0000 	rscseq	r0, pc, r0
    9a38:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a3c:	00ff0000 	rscseq	r0, pc, r0
    9a40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a44:	00ff0000 	rscseq	r0, pc, r0
    9a48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a4c:	00ff0000 	rscseq	r0, pc, r0
    9a50:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a54:	00ff0000 	rscseq	r0, pc, r0
    9a58:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a5c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a60:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9a64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9a70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9a74:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a78:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a7c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a80:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a84:	00ff0000 	rscseq	r0, pc, r0
    9a88:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a8c:	00ff0000 	rscseq	r0, pc, r0
    9a90:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9a94:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9a98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9a9c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9aa0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9aa4:	00000000 	andeq	r0, r0, r0
    9aa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9aac:	00000000 	andeq	r0, r0, r0
    9ab0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9ac0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9ac4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ac8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9acc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ad0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ad4:	00ff0000 	rscseq	r0, pc, r0
    9ad8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9adc:	00ff0000 	rscseq	r0, pc, r0
    9ae0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ae4:	00ff0000 	rscseq	r0, pc, r0
    9ae8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9aec:	00ff0000 	rscseq	r0, pc, r0
    9af0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9af4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9af8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9afc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9b00:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9b04:	00ff0000 	rscseq	r0, pc, r0
	...
    9b10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9b14:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b1c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9b20:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b24:	00ff0000 	rscseq	r0, pc, r0
    9b28:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9b2c:	00ff0000 	rscseq	r0, pc, r0
    9b30:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
    9b34:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9b38:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    9b3c:	00000000 	andeq	r0, r0, r0
    9b40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b4c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9b50:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b54:	00ff0000 	rscseq	r0, pc, r0
	...
    9b60:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9b64:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9b68:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9b6c:	00ff0000 	rscseq	r0, pc, r0
    9b70:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b74:	00000000 	andeq	r0, r0, r0
    9b78:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9b7c:	00000000 	andeq	r0, r0, r0
    9b80:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9b84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b88:	00000000 	andeq	r0, r0, r0
    9b8c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9b90:	00000000 	andeq	r0, r0, r0
    9b94:	00ff0000 	rscseq	r0, pc, r0
    9b98:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9b9c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ba0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    9ba4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9bb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9bb4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9bb8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bbc:	00000000 	andeq	r0, r0, r0
    9bc0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bc4:	00000000 	andeq	r0, r0, r0
    9bc8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bcc:	00000000 	andeq	r0, r0, r0
    9bd0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bd4:	00000000 	andeq	r0, r0, r0
    9bd8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bdc:	00000000 	andeq	r0, r0, r0
    9be0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9be4:	00000000 	andeq	r0, r0, r0
    9be8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9bec:	00000000 	andeq	r0, r0, r0
    9bf0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9c00:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c04:	00ff0000 	rscseq	r0, pc, r0
    9c08:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c0c:	00ff0000 	rscseq	r0, pc, r0
    9c10:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c14:	00ff0000 	rscseq	r0, pc, r0
    9c18:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c1c:	00ff0000 	rscseq	r0, pc, r0
    9c20:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c24:	00ff0000 	rscseq	r0, pc, r0
    9c28:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c2c:	00ff0000 	rscseq	r0, pc, r0
    9c30:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c34:	00ff0000 	rscseq	r0, pc, r0
    9c38:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c3c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c40:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9c44:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9c50:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c54:	00ff0000 	rscseq	r0, pc, r0
    9c58:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c5c:	00ff0000 	rscseq	r0, pc, r0
    9c60:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c64:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c68:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c6c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c70:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c74:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9c78:	00ff0000 	rscseq	r0, pc, r0
    9c7c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c80:	00ff0000 	rscseq	r0, pc, r0
    9c84:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9c88:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9c8c:	00000000 	andeq	r0, r0, r0
    9c90:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9ca0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ca4:	00ff0000 	rscseq	r0, pc, r0
    9ca8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9cac:	00ff0000 	rscseq	r0, pc, r0
    9cb0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9cb4:	00ff0000 	rscseq	r0, pc, r0
    9cb8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    9cbc:	00ff0000 	rscseq	r0, pc, r0
    9cc0:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    9cc4:	00ff0000 	rscseq	r0, pc, r0
    9cc8:	ff0000ff 			; <UNDEFINED> instruction: 0xff0000ff
    9ccc:	00ff0000 	rscseq	r0, pc, r0
    9cd0:	00ff00ff 	ldrshteq	r0, [pc], #15
    9cd4:	00ff00ff 	ldrshteq	r0, [pc], #15
    9cd8:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9cdc:	00ffff00 	rscseq	pc, pc, r0, lsl #30
    9ce0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ce4:	00ff0000 	rscseq	r0, pc, r0
	...
    9cf0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9cf4:	00ff0000 	rscseq	r0, pc, r0
    9cf8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9cfc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d00:	00ff0000 	rscseq	r0, pc, r0
    9d04:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d08:	00ff0000 	rscseq	r0, pc, r0
    9d0c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d10:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9d14:	00000000 	andeq	r0, r0, r0
    9d18:	00ff0000 	rscseq	r0, pc, r0
    9d1c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d20:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d24:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d28:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d2c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d30:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d34:	00ff0000 	rscseq	r0, pc, r0
	...
    9d40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d44:	00ff0000 	rscseq	r0, pc, r0
    9d48:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d4c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d50:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d54:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9d58:	00ff0000 	rscseq	r0, pc, r0
    9d5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d60:	00ff0000 	rscseq	r0, pc, r0
    9d64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9d68:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9d6c:	00000000 	andeq	r0, r0, r0
    9d70:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9d74:	00000000 	andeq	r0, r0, r0
    9d78:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9d7c:	00000000 	andeq	r0, r0, r0
    9d80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9d90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9d94:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
    9d98:	00000000 	andeq	r0, r0, r0
    9d9c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9da0:	00000000 	andeq	r0, r0, r0
    9da4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9da8:	00000000 	andeq	r0, r0, r0
    9dac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9db0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9db4:	00000000 	andeq	r0, r0, r0
    9db8:	00ff0000 	rscseq	r0, pc, r0
    9dbc:	00000000 	andeq	r0, r0, r0
    9dc0:	00ff0000 	rscseq	r0, pc, r0
    9dc4:	00000000 	andeq	r0, r0, r0
    9dc8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9dcc:	00000000 	andeq	r0, r0, r0
    9dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9dd4:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9de0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    9de4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9de8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9dec:	00000000 	andeq	r0, r0, r0
    9df0:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9df4:	00000000 	andeq	r0, r0, r0
    9df8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9dfc:	00000000 	andeq	r0, r0, r0
    9e00:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e04:	00000000 	andeq	r0, r0, r0
    9e08:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e0c:	00000000 	andeq	r0, r0, r0
    9e10:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e14:	00000000 	andeq	r0, r0, r0
    9e18:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e1c:	00000000 	andeq	r0, r0, r0
    9e20:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
    9e24:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
    9e30:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9e34:	00000000 	andeq	r0, r0, r0
    9e38:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e3c:	00000000 	andeq	r0, r0, r0
    9e40:	00ff0000 	rscseq	r0, pc, r0
    9e44:	00000000 	andeq	r0, r0, r0
    9e48:	00ff0000 	rscseq	r0, pc, r0
    9e4c:	00000000 	andeq	r0, r0, r0
    9e50:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
    9e5c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9e60:	00000000 	andeq	r0, r0, r0
    9e64:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e68:	00000000 	andeq	r0, r0, r0
    9e6c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e70:	00000000 	andeq	r0, r0, r0
    9e74:	00ff0000 	rscseq	r0, pc, r0
	...
    9e80:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9e84:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
    9e88:	00000000 	andeq	r0, r0, r0
    9e8c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e90:	00000000 	andeq	r0, r0, r0
    9e94:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9e98:	00000000 	andeq	r0, r0, r0
    9e9c:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ea0:	00000000 	andeq	r0, r0, r0
    9ea4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ea8:	00000000 	andeq	r0, r0, r0
    9eac:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9eb0:	00000000 	andeq	r0, r0, r0
    9eb4:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9eb8:	00000000 	andeq	r0, r0, r0
    9ebc:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ec0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
    9ec4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
	...
    9ed8:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    9edc:	00000000 	andeq	r0, r0, r0
    9ee0:	00ff0000 	rscseq	r0, pc, r0
    9ee4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ee8:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9eec:	0000ff00 	andeq	pc, r0, r0, lsl #30
    9ef0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9ef4:	00ff0000 	rscseq	r0, pc, r0
	...
    9f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    9f64:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
    9f78:	00ff0000 	rscseq	r0, pc, r0
    9f7c:	00000000 	andeq	r0, r0, r0
    9f80:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...

Disassembly of section .bss:

00009fc0 <charX>:
	...

00009fc1 <charY>:
    9fc1:	00000000 	andeq	r0, r0, r0

00009fc4 <frame>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	54347620 	ldrtpl	r7, [r4], #-1568	; 0xfffff9e0
  18:	08020600 	stmdaeq	r2, {r9, sl}
  1c:	12010901 	andne	r0, r1, #16384	; 0x4000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <frame+0x10c6d60>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	332e363a 			; <UNDEFINED> instruction: 0x332e363a
   c:	732b312e 			; <UNDEFINED> instruction: 0x732b312e
  10:	35326e76 	ldrcc	r6, [r2, #-3702]!	; 0xfffff18a
  14:	39333033 	ldmdbcc	r3!, {r0, r1, r4, r5, ip, sp}
  18:	7562312d 	strbvc	r3, [r2, #-301]!	; 0xfffffed3
  1c:	31646c69 	cmncc	r4, r9, ror #24
  20:	2e362029 	cdpcs	0, 3, cr2, cr6, cr9, {1}
  24:	20312e33 	eorscs	r2, r1, r3, lsr lr
  28:	37313032 			; <UNDEFINED> instruction: 0x37313032
  2c:	30323630 	eorscc	r3, r2, r0, lsr r6
	...
