{"Source Block": ["oh/mio/hdl/mio_regs.v@130:140@HdlStmAssign", "       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@131:141", "     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n"], ["oh/mio/hdl/mio_regs.v@132:142", "       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n"], ["oh/mio/hdl/mio_regs.v@134:144", "   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n\n   //###############################\n"], ["oh/mio/hdl/mio_regs.v@133:143", "\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n\n"], ["oh/mio/hdl/mio_regs.v@129:139", "\t  config_reg[18:14]<= 'b0;\n       end\n     else if(config_write)\n       config_reg[18:0] <= data_in[18:0];\n\n   assign tx_en         = config_reg[0];          // tx enable\n   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n"], ["oh/mio/hdl/mio_regs.v@137:147", "   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n\n   //###############################\n   //# STATUS\n   //################################ \n   assign status_in[7:0] = {2'b0,       //7:6\n"], ["oh/mio/hdl/mio_regs.v@135:145", "   assign rx_en         = config_reg[1];          // rx disable\n   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n\n   //###############################\n   //# STATUS\n"], ["oh/mio/hdl/mio_regs.v@136:146", "   assign emode         = config_reg[3:2]==2'b00; // emesh packets\n   assign dmode         = config_reg[3:2]==2'b01; // pure data mode (streaming)\n   assign amode         = config_reg[3:2]==2'b10; // auto address mode\n   assign datasize[7:0] = config_reg[11:4];       // number of flits per packet\n   assign ddr_mode      = config_reg[12];         // dual data rate mode   \n   assign lsbfirst      = ~config_reg[13];        // msb first transmit\n   assign ctrlmode[4:0] = config_reg[18:14];      // amode ctrlmode\n\n   //###############################\n   //# STATUS\n   //################################ \n"]], "Diff Content": {"Delete": [[135, "   assign rx_en         = config_reg[1];          // rx disable\n"]], "Add": [[135, "   assign tx_en         = ~config_reg[0];         // tx disable\n"], [135, "   assign rx_en         = ~config_reg[1];         // rx disable\n"]]}}