

================================================================
== Vitis HLS Report for 'test_hmac_sha256'
================================================================
* Date:           Sat Nov  1 16:09:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38  |hmacDataflow_32_64_256_32_64_sha256_wrapper_s  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|   16193|  13123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     14|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|   16198|  13139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      15|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38  |hmacDataflow_32_64_256_32_64_sha256_wrapper_s  |        2|   0|  16193|  13123|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                    |                                               |        2|   0|  16193|  13123|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_sync_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                     |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                     |  2|   0|    2|          0|
    |ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_ready  |  1|   0|    1|          0|
    |grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38_ap_start_reg          |  1|   0|    1|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |  5|   0|    5|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  test_hmac_sha256|  return value|
|keyStrm_dout      |   in|   32|     ap_fifo|           keyStrm|       pointer|
|keyStrm_empty_n   |   in|    1|     ap_fifo|           keyStrm|       pointer|
|keyStrm_read      |  out|    1|     ap_fifo|           keyStrm|       pointer|
|msgStrm_dout      |   in|   32|     ap_fifo|           msgStrm|       pointer|
|msgStrm_empty_n   |   in|    1|     ap_fifo|           msgStrm|       pointer|
|msgStrm_read      |  out|    1|     ap_fifo|           msgStrm|       pointer|
|lenStrm_dout      |   in|   64|     ap_fifo|           lenStrm|       pointer|
|lenStrm_empty_n   |   in|    1|     ap_fifo|           lenStrm|       pointer|
|lenStrm_read      |  out|    1|     ap_fifo|           lenStrm|       pointer|
|eLenStrm_dout     |   in|    1|     ap_fifo|          eLenStrm|       pointer|
|eLenStrm_empty_n  |   in|    1|     ap_fifo|          eLenStrm|       pointer|
|eLenStrm_read     |  out|    1|     ap_fifo|          eLenStrm|       pointer|
|hshStrm_din       |  out|  256|     ap_fifo|           hshStrm|       pointer|
|hshStrm_full_n    |   in|    1|     ap_fifo|           hshStrm|       pointer|
|hshStrm_write     |  out|    1|     ap_fifo|           hshStrm|       pointer|
|eHshStrm_din      |  out|    1|     ap_fifo|          eHshStrm|       pointer|
|eHshStrm_full_n   |   in|    1|     ap_fifo|          eHshStrm|       pointer|
|eHshStrm_write    |  out|    1|     ap_fifo|          eHshStrm|       pointer|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln346 = call void @hmacDataflow<32, 64, 256, 32, 64, sha256_wrapper>, i32 %keyStrm, i32 %msgStrm, i64 %lenStrm, i1 %eLenStrm, i256 %hshStrm, i1 %eHshStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:346->test.cpp:71]   --->   Operation 3 'call' 'call_ln346' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eHshStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %hshStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln65 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [test.cpp:65]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keyStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %keyStrm"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %msgStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %msgStrm"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %lenStrm"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %eLenStrm"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hshStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %hshStrm"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eHshStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %eHshStrm"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln346 = call void @hmacDataflow<32, 64, 256, 32, 64, sha256_wrapper>, i32 %keyStrm, i32 %msgStrm, i64 %lenStrm, i1 %eLenStrm, i256 %hshStrm, i1 %eHshStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:346->test.cpp:71]   --->   Operation 19 'call' 'call_ln346' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [test.cpp:73]   --->   Operation 20 'ret' 'ret_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ keyStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hshStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eHshStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore  ) [ 000]
specmemcore_ln0    (specmemcore  ) [ 000]
spectopmodule_ln65 (spectopmodule) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
call_ln346         (call         ) [ 000]
ret_ln73           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="keyStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msgStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lenStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eLenStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eLenStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hshStrm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hshStrm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eHshStrm">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eHshStrm"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hmacDataflow<32, 64, 256, 32, 64, sha256_wrapper>"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="0" index="3" bw="64" slack="0"/>
<pin id="43" dir="0" index="4" bw="1" slack="0"/>
<pin id="44" dir="0" index="5" bw="256" slack="0"/>
<pin id="45" dir="0" index="6" bw="1" slack="0"/>
<pin id="46" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln346/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="38" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hshStrm | {1 2 }
	Port: eHshStrm | {1 2 }
 - Input state : 
	Port: test_hmac_sha256 : keyStrm | {1 2 }
	Port: test_hmac_sha256 : msgStrm | {1 2 }
	Port: test_hmac_sha256 : lenStrm | {1 2 }
	Port: test_hmac_sha256 : eLenStrm | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   call   | grp_hmacDataflow_32_64_256_32_64_sha256_wrapper_s_fu_38 | 46.5292 |  19565  |   6463  |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         | 46.5292 |  19565  |   6463  |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   46   |  19565 |  6463  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   46   |  19565 |  6463  |
+-----------+--------+--------+--------+
