
Projekt_AS_HAL2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008254  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  080083e4  080083e4  000183e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008560  08008560  00018560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008564  08008564  00018564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000b0  20000000  08008568  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000047c4  200000b0  08008618  000200b0  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20004874  08008618  00024874  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002089d  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000039b7  00000000  00000000  0004097d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012a8  00000000  00000000  00044338  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001128  00000000  00000000  000455e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009227  00000000  00000000  00046708  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005d2d  00000000  00000000  0004f92f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0005565c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004e80  00000000  00000000  000556d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b0 	.word	0x200000b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083cc 	.word	0x080083cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b4 	.word	0x200000b4
 80001cc:	080083cc 	.word	0x080083cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b086      	sub	sp, #24
 8000274:	af00      	add	r7, sp, #0
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	4603      	mov	r3, r0
 800027a:	81fb      	strh	r3, [r7, #14]
 800027c:	460b      	mov	r3, r1
 800027e:	81bb      	strh	r3, [r7, #12]
 8000280:	4613      	mov	r3, r2
 8000282:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000284:	2300      	movs	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000288:	f000 fc96 	bl	8000bb8 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 800028c:	89fb      	ldrh	r3, [r7, #14]
 800028e:	b2db      	uxtb	r3, r3
 8000290:	2201      	movs	r2, #1
 8000292:	2102      	movs	r1, #2
 8000294:	4618      	mov	r0, r3
 8000296:	f000 fb01 	bl	800089c <CODEC_IO_Write>
 800029a:	4603      	mov	r3, r0
 800029c:	461a      	mov	r2, r3
 800029e:	697b      	ldr	r3, [r7, #20]
 80002a0:	4413      	add	r3, r2
 80002a2:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 80002a4:	89bb      	ldrh	r3, [r7, #12]
 80002a6:	3b01      	subs	r3, #1
 80002a8:	2b03      	cmp	r3, #3
 80002aa:	d81b      	bhi.n	80002e4 <cs43l22_Init+0x74>
 80002ac:	a201      	add	r2, pc, #4	; (adr r2, 80002b4 <cs43l22_Init+0x44>)
 80002ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b2:	bf00      	nop
 80002b4:	080002c5 	.word	0x080002c5
 80002b8:	080002cd 	.word	0x080002cd
 80002bc:	080002d5 	.word	0x080002d5
 80002c0:	080002dd 	.word	0x080002dd
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 80002c4:	4b5b      	ldr	r3, [pc, #364]	; (8000434 <cs43l22_Init+0x1c4>)
 80002c6:	22fa      	movs	r2, #250	; 0xfa
 80002c8:	701a      	strb	r2, [r3, #0]
    break;
 80002ca:	e00f      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 80002cc:	4b59      	ldr	r3, [pc, #356]	; (8000434 <cs43l22_Init+0x1c4>)
 80002ce:	22af      	movs	r2, #175	; 0xaf
 80002d0:	701a      	strb	r2, [r3, #0]
    break;
 80002d2:	e00b      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 80002d4:	4b57      	ldr	r3, [pc, #348]	; (8000434 <cs43l22_Init+0x1c4>)
 80002d6:	22aa      	movs	r2, #170	; 0xaa
 80002d8:	701a      	strb	r2, [r3, #0]
    break;
 80002da:	e007      	b.n	80002ec <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 80002dc:	4b55      	ldr	r3, [pc, #340]	; (8000434 <cs43l22_Init+0x1c4>)
 80002de:	2205      	movs	r2, #5
 80002e0:	701a      	strb	r2, [r3, #0]
    break;    
 80002e2:	e003      	b.n	80002ec <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 80002e4:	4b53      	ldr	r3, [pc, #332]	; (8000434 <cs43l22_Init+0x1c4>)
 80002e6:	2205      	movs	r2, #5
 80002e8:	701a      	strb	r2, [r3, #0]
    break;    
 80002ea:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 80002ec:	89fb      	ldrh	r3, [r7, #14]
 80002ee:	b2d8      	uxtb	r0, r3
 80002f0:	4b50      	ldr	r3, [pc, #320]	; (8000434 <cs43l22_Init+0x1c4>)
 80002f2:	781b      	ldrb	r3, [r3, #0]
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	461a      	mov	r2, r3
 80002f8:	2104      	movs	r1, #4
 80002fa:	f000 facf 	bl	800089c <CODEC_IO_Write>
 80002fe:	4603      	mov	r3, r0
 8000300:	461a      	mov	r2, r3
 8000302:	697b      	ldr	r3, [r7, #20]
 8000304:	4413      	add	r3, r2
 8000306:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000308:	89fb      	ldrh	r3, [r7, #14]
 800030a:	b2db      	uxtb	r3, r3
 800030c:	2281      	movs	r2, #129	; 0x81
 800030e:	2105      	movs	r1, #5
 8000310:	4618      	mov	r0, r3
 8000312:	f000 fac3 	bl	800089c <CODEC_IO_Write>
 8000316:	4603      	mov	r3, r0
 8000318:	461a      	mov	r2, r3
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	4413      	add	r3, r2
 800031e:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000320:	89fb      	ldrh	r3, [r7, #14]
 8000322:	b2db      	uxtb	r3, r3
 8000324:	2204      	movs	r2, #4
 8000326:	2106      	movs	r1, #6
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fab7 	bl	800089c <CODEC_IO_Write>
 800032e:	4603      	mov	r3, r0
 8000330:	461a      	mov	r2, r3
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	4413      	add	r3, r2
 8000336:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000338:	7afa      	ldrb	r2, [r7, #11]
 800033a:	89fb      	ldrh	r3, [r7, #14]
 800033c:	4611      	mov	r1, r2
 800033e:	4618      	mov	r0, r3
 8000340:	f000 f964 	bl	800060c <cs43l22_SetVolume>
 8000344:	4602      	mov	r2, r0
 8000346:	697b      	ldr	r3, [r7, #20]
 8000348:	4413      	add	r3, r2
 800034a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 800034c:	89bb      	ldrh	r3, [r7, #12]
 800034e:	2b02      	cmp	r3, #2
 8000350:	d023      	beq.n	800039a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000352:	89fb      	ldrh	r3, [r7, #14]
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2206      	movs	r2, #6
 8000358:	210f      	movs	r1, #15
 800035a:	4618      	mov	r0, r3
 800035c:	f000 fa9e 	bl	800089c <CODEC_IO_Write>
 8000360:	4603      	mov	r3, r0
 8000362:	461a      	mov	r2, r3
 8000364:	697b      	ldr	r3, [r7, #20]
 8000366:	4413      	add	r3, r2
 8000368:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 800036a:	89fb      	ldrh	r3, [r7, #14]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	2200      	movs	r2, #0
 8000370:	2124      	movs	r1, #36	; 0x24
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fa92 	bl	800089c <CODEC_IO_Write>
 8000378:	4603      	mov	r3, r0
 800037a:	461a      	mov	r2, r3
 800037c:	697b      	ldr	r3, [r7, #20]
 800037e:	4413      	add	r3, r2
 8000380:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000382:	89fb      	ldrh	r3, [r7, #14]
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2200      	movs	r2, #0
 8000388:	2125      	movs	r1, #37	; 0x25
 800038a:	4618      	mov	r0, r3
 800038c:	f000 fa86 	bl	800089c <CODEC_IO_Write>
 8000390:	4603      	mov	r3, r0
 8000392:	461a      	mov	r2, r3
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	4413      	add	r3, r2
 8000398:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 800039a:	89fb      	ldrh	r3, [r7, #14]
 800039c:	b2db      	uxtb	r3, r3
 800039e:	2200      	movs	r2, #0
 80003a0:	210a      	movs	r1, #10
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 fa7a 	bl	800089c <CODEC_IO_Write>
 80003a8:	4603      	mov	r3, r0
 80003aa:	461a      	mov	r2, r3
 80003ac:	697b      	ldr	r3, [r7, #20]
 80003ae:	4413      	add	r3, r2
 80003b0:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80003b2:	89fb      	ldrh	r3, [r7, #14]
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	2204      	movs	r2, #4
 80003b8:	210e      	movs	r1, #14
 80003ba:	4618      	mov	r0, r3
 80003bc:	f000 fa6e 	bl	800089c <CODEC_IO_Write>
 80003c0:	4603      	mov	r3, r0
 80003c2:	461a      	mov	r2, r3
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	4413      	add	r3, r2
 80003c8:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 80003ca:	89fb      	ldrh	r3, [r7, #14]
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	2200      	movs	r2, #0
 80003d0:	2127      	movs	r1, #39	; 0x27
 80003d2:	4618      	mov	r0, r3
 80003d4:	f000 fa62 	bl	800089c <CODEC_IO_Write>
 80003d8:	4603      	mov	r3, r0
 80003da:	461a      	mov	r2, r3
 80003dc:	697b      	ldr	r3, [r7, #20]
 80003de:	4413      	add	r3, r2
 80003e0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 80003e2:	89fb      	ldrh	r3, [r7, #14]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	220f      	movs	r2, #15
 80003e8:	211f      	movs	r1, #31
 80003ea:	4618      	mov	r0, r3
 80003ec:	f000 fa56 	bl	800089c <CODEC_IO_Write>
 80003f0:	4603      	mov	r3, r0
 80003f2:	461a      	mov	r2, r3
 80003f4:	697b      	ldr	r3, [r7, #20]
 80003f6:	4413      	add	r3, r2
 80003f8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 80003fa:	89fb      	ldrh	r3, [r7, #14]
 80003fc:	b2db      	uxtb	r3, r3
 80003fe:	220a      	movs	r2, #10
 8000400:	211a      	movs	r1, #26
 8000402:	4618      	mov	r0, r3
 8000404:	f000 fa4a 	bl	800089c <CODEC_IO_Write>
 8000408:	4603      	mov	r3, r0
 800040a:	461a      	mov	r2, r3
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	4413      	add	r3, r2
 8000410:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000412:	89fb      	ldrh	r3, [r7, #14]
 8000414:	b2db      	uxtb	r3, r3
 8000416:	220a      	movs	r2, #10
 8000418:	211b      	movs	r1, #27
 800041a:	4618      	mov	r0, r3
 800041c:	f000 fa3e 	bl	800089c <CODEC_IO_Write>
 8000420:	4603      	mov	r3, r0
 8000422:	461a      	mov	r2, r3
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	4413      	add	r3, r2
 8000428:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 800042a:	697b      	ldr	r3, [r7, #20]
}
 800042c:	4618      	mov	r0, r3
 800042e:	3718      	adds	r7, #24
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	200000cc 	.word	0x200000cc

08000438 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 800043c:	f000 fbf2 	bl	8000c24 <AUDIO_IO_DeInit>
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}

08000444 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	4603      	mov	r3, r0
 800044c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800044e:	f000 fbb3 	bl	8000bb8 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8000452:	88fb      	ldrh	r3, [r7, #6]
 8000454:	b2db      	uxtb	r3, r3
 8000456:	2101      	movs	r1, #1
 8000458:	4618      	mov	r0, r3
 800045a:	f000 fc3b 	bl	8000cd4 <AUDIO_IO_Read>
 800045e:	4603      	mov	r3, r0
 8000460:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8000462:	7bfb      	ldrb	r3, [r7, #15]
 8000464:	f023 0307 	bic.w	r3, r3, #7
 8000468:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800046a:	7bfb      	ldrb	r3, [r7, #15]
}
 800046c:	4618      	mov	r0, r3
 800046e:	3710      	adds	r7, #16
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}

08000474 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b084      	sub	sp, #16
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	6039      	str	r1, [r7, #0]
 800047e:	80fb      	strh	r3, [r7, #6]
 8000480:	4613      	mov	r3, r2
 8000482:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8000488:	4b16      	ldr	r3, [pc, #88]	; (80004e4 <cs43l22_Play+0x70>)
 800048a:	781b      	ldrb	r3, [r3, #0]
 800048c:	2b01      	cmp	r3, #1
 800048e:	d123      	bne.n	80004d8 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8000490:	88fb      	ldrh	r3, [r7, #6]
 8000492:	b2db      	uxtb	r3, r3
 8000494:	2206      	movs	r2, #6
 8000496:	210e      	movs	r1, #14
 8000498:	4618      	mov	r0, r3
 800049a:	f000 f9ff 	bl	800089c <CODEC_IO_Write>
 800049e:	4603      	mov	r3, r0
 80004a0:	461a      	mov	r2, r3
 80004a2:	68fb      	ldr	r3, [r7, #12]
 80004a4:	4413      	add	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80004a8:	88fb      	ldrh	r3, [r7, #6]
 80004aa:	2100      	movs	r1, #0
 80004ac:	4618      	mov	r0, r3
 80004ae:	f000 f919 	bl	80006e4 <cs43l22_SetMute>
 80004b2:	4602      	mov	r2, r0
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	4413      	add	r3, r2
 80004b8:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 80004ba:	88fb      	ldrh	r3, [r7, #6]
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	229e      	movs	r2, #158	; 0x9e
 80004c0:	2102      	movs	r1, #2
 80004c2:	4618      	mov	r0, r3
 80004c4:	f000 f9ea 	bl	800089c <CODEC_IO_Write>
 80004c8:	4603      	mov	r3, r0
 80004ca:	461a      	mov	r2, r3
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	4413      	add	r3, r2
 80004d0:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 80004d2:	4b04      	ldr	r3, [pc, #16]	; (80004e4 <cs43l22_Play+0x70>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 80004d8:	68fb      	ldr	r3, [r7, #12]
}
 80004da:	4618      	mov	r0, r3
 80004dc:	3710      	adds	r7, #16
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000030 	.word	0x20000030

080004e8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	4603      	mov	r3, r0
 80004f0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80004f6:	88fb      	ldrh	r3, [r7, #6]
 80004f8:	2101      	movs	r1, #1
 80004fa:	4618      	mov	r0, r3
 80004fc:	f000 f8f2 	bl	80006e4 <cs43l22_SetMute>
 8000500:	4602      	mov	r2, r0
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	4413      	add	r3, r2
 8000506:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8000508:	88fb      	ldrh	r3, [r7, #6]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	2201      	movs	r2, #1
 800050e:	2102      	movs	r1, #2
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f9c3 	bl	800089c <CODEC_IO_Write>
 8000516:	4603      	mov	r3, r0
 8000518:	461a      	mov	r2, r3
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	4413      	add	r3, r2
 800051e:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8000520:	68fb      	ldr	r3, [r7, #12]
}
 8000522:	4618      	mov	r0, r3
 8000524:	3710      	adds	r7, #16
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 800053a:	2300      	movs	r3, #0
 800053c:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 800053e:	88fb      	ldrh	r3, [r7, #6]
 8000540:	2100      	movs	r1, #0
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f8ce 	bl	80006e4 <cs43l22_SetMute>
 8000548:	4602      	mov	r2, r0
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	4413      	add	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	e002      	b.n	800055c <cs43l22_Resume+0x30>
 8000556:	68bb      	ldr	r3, [r7, #8]
 8000558:	3301      	adds	r3, #1
 800055a:	60bb      	str	r3, [r7, #8]
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	2bfe      	cmp	r3, #254	; 0xfe
 8000560:	d9f9      	bls.n	8000556 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000562:	88fb      	ldrh	r3, [r7, #6]
 8000564:	b2d8      	uxtb	r0, r3
 8000566:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <cs43l22_Resume+0x74>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	b2db      	uxtb	r3, r3
 800056c:	461a      	mov	r2, r3
 800056e:	2104      	movs	r1, #4
 8000570:	f000 f994 	bl	800089c <CODEC_IO_Write>
 8000574:	4603      	mov	r3, r0
 8000576:	461a      	mov	r2, r3
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	4413      	add	r3, r2
 800057c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800057e:	88fb      	ldrh	r3, [r7, #6]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	229e      	movs	r2, #158	; 0x9e
 8000584:	2102      	movs	r1, #2
 8000586:	4618      	mov	r0, r3
 8000588:	f000 f988 	bl	800089c <CODEC_IO_Write>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	4413      	add	r3, r2
 8000594:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8000596:	68fb      	ldr	r3, [r7, #12]
}
 8000598:	4618      	mov	r0, r3
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	200000cc 	.word	0x200000cc

080005a4 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b084      	sub	sp, #16
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	4603      	mov	r3, r0
 80005ac:	6039      	str	r1, [r7, #0]
 80005ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80005b4:	88fb      	ldrh	r3, [r7, #6]
 80005b6:	2101      	movs	r1, #1
 80005b8:	4618      	mov	r0, r3
 80005ba:	f000 f893 	bl	80006e4 <cs43l22_SetMute>
 80005be:	4602      	mov	r2, r0
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4413      	add	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 80005c6:	88fb      	ldrh	r3, [r7, #6]
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2204      	movs	r2, #4
 80005cc:	210e      	movs	r1, #14
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 f964 	bl	800089c <CODEC_IO_Write>
 80005d4:	4603      	mov	r3, r0
 80005d6:	461a      	mov	r2, r3
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	4413      	add	r3, r2
 80005dc:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 80005de:	88fb      	ldrh	r3, [r7, #6]
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	229f      	movs	r2, #159	; 0x9f
 80005e4:	2102      	movs	r1, #2
 80005e6:	4618      	mov	r0, r3
 80005e8:	f000 f958 	bl	800089c <CODEC_IO_Write>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4413      	add	r3, r2
 80005f4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80005f6:	4b04      	ldr	r3, [pc, #16]	; (8000608 <cs43l22_Stop+0x64>)
 80005f8:	2201      	movs	r2, #1
 80005fa:	701a      	strb	r2, [r3, #0]
  return counter;    
 80005fc:	68fb      	ldr	r3, [r7, #12]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	20000030 	.word	0x20000030

0800060c <cs43l22_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b084      	sub	sp, #16
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	460a      	mov	r2, r1
 8000616:	80fb      	strh	r3, [r7, #6]
 8000618:	4613      	mov	r3, r2
 800061a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800061c:	2300      	movs	r3, #0
 800061e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8000620:	797b      	ldrb	r3, [r7, #5]
 8000622:	2b64      	cmp	r3, #100	; 0x64
 8000624:	d80b      	bhi.n	800063e <cs43l22_SetVolume+0x32>
 8000626:	797a      	ldrb	r2, [r7, #5]
 8000628:	4613      	mov	r3, r2
 800062a:	021b      	lsls	r3, r3, #8
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	4a25      	ldr	r2, [pc, #148]	; (80006c4 <cs43l22_SetVolume+0xb8>)
 8000630:	fb82 1203 	smull	r1, r2, r2, r3
 8000634:	1152      	asrs	r2, r2, #5
 8000636:	17db      	asrs	r3, r3, #31
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	b2db      	uxtb	r3, r3
 800063c:	e000      	b.n	8000640 <cs43l22_SetVolume+0x34>
 800063e:	2364      	movs	r3, #100	; 0x64
 8000640:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 8000642:	797b      	ldrb	r3, [r7, #5]
 8000644:	2be6      	cmp	r3, #230	; 0xe6
 8000646:	d91c      	bls.n	8000682 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8000648:	88fb      	ldrh	r3, [r7, #6]
 800064a:	b2d8      	uxtb	r0, r3
 800064c:	7afb      	ldrb	r3, [r7, #11]
 800064e:	3319      	adds	r3, #25
 8000650:	b2db      	uxtb	r3, r3
 8000652:	461a      	mov	r2, r3
 8000654:	2120      	movs	r1, #32
 8000656:	f000 f921 	bl	800089c <CODEC_IO_Write>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	4413      	add	r3, r2
 8000662:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8000664:	88fb      	ldrh	r3, [r7, #6]
 8000666:	b2d8      	uxtb	r0, r3
 8000668:	7afb      	ldrb	r3, [r7, #11]
 800066a:	3319      	adds	r3, #25
 800066c:	b2db      	uxtb	r3, r3
 800066e:	461a      	mov	r2, r3
 8000670:	2121      	movs	r1, #33	; 0x21
 8000672:	f000 f913 	bl	800089c <CODEC_IO_Write>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	4413      	add	r3, r2
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	e01b      	b.n	80006ba <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	b2d8      	uxtb	r0, r3
 8000686:	7afb      	ldrb	r3, [r7, #11]
 8000688:	3319      	adds	r3, #25
 800068a:	b2db      	uxtb	r3, r3
 800068c:	461a      	mov	r2, r3
 800068e:	2120      	movs	r1, #32
 8000690:	f000 f904 	bl	800089c <CODEC_IO_Write>
 8000694:	4603      	mov	r3, r0
 8000696:	461a      	mov	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	4413      	add	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	b2d8      	uxtb	r0, r3
 80006a2:	7afb      	ldrb	r3, [r7, #11]
 80006a4:	3319      	adds	r3, #25
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	461a      	mov	r2, r3
 80006aa:	2121      	movs	r1, #33	; 0x21
 80006ac:	f000 f8f6 	bl	800089c <CODEC_IO_Write>
 80006b0:	4603      	mov	r3, r0
 80006b2:	461a      	mov	r2, r3
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	4413      	add	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 80006ba:	68fb      	ldr	r3, [r7, #12]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	51eb851f 	.word	0x51eb851f

080006c8 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	80fb      	strh	r3, [r7, #6]
  return 0;
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
	...

080006e4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b084      	sub	sp, #16
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	4603      	mov	r3, r0
 80006ec:	6039      	str	r1, [r7, #0]
 80006ee:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	2b01      	cmp	r3, #1
 80006f8:	d124      	bne.n	8000744 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80006fa:	88fb      	ldrh	r3, [r7, #6]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	22ff      	movs	r2, #255	; 0xff
 8000700:	2104      	movs	r1, #4
 8000702:	4618      	mov	r0, r3
 8000704:	f000 f8ca 	bl	800089c <CODEC_IO_Write>
 8000708:	4603      	mov	r3, r0
 800070a:	461a      	mov	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	4413      	add	r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8000712:	88fb      	ldrh	r3, [r7, #6]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2201      	movs	r2, #1
 8000718:	2122      	movs	r1, #34	; 0x22
 800071a:	4618      	mov	r0, r3
 800071c:	f000 f8be 	bl	800089c <CODEC_IO_Write>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	4413      	add	r3, r2
 8000728:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 800072a:	88fb      	ldrh	r3, [r7, #6]
 800072c:	b2db      	uxtb	r3, r3
 800072e:	2201      	movs	r2, #1
 8000730:	2123      	movs	r1, #35	; 0x23
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f8b2 	bl	800089c <CODEC_IO_Write>
 8000738:	4603      	mov	r3, r0
 800073a:	461a      	mov	r2, r3
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	4413      	add	r3, r2
 8000740:	60fb      	str	r3, [r7, #12]
 8000742:	e025      	b.n	8000790 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8000744:	88fb      	ldrh	r3, [r7, #6]
 8000746:	b2db      	uxtb	r3, r3
 8000748:	2200      	movs	r2, #0
 800074a:	2122      	movs	r1, #34	; 0x22
 800074c:	4618      	mov	r0, r3
 800074e:	f000 f8a5 	bl	800089c <CODEC_IO_Write>
 8000752:	4603      	mov	r3, r0
 8000754:	461a      	mov	r2, r3
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	4413      	add	r3, r2
 800075a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800075c:	88fb      	ldrh	r3, [r7, #6]
 800075e:	b2db      	uxtb	r3, r3
 8000760:	2200      	movs	r2, #0
 8000762:	2123      	movs	r1, #35	; 0x23
 8000764:	4618      	mov	r0, r3
 8000766:	f000 f899 	bl	800089c <CODEC_IO_Write>
 800076a:	4603      	mov	r3, r0
 800076c:	461a      	mov	r2, r3
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	4413      	add	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000774:	88fb      	ldrh	r3, [r7, #6]
 8000776:	b2d8      	uxtb	r0, r3
 8000778:	4b08      	ldr	r3, [pc, #32]	; (800079c <cs43l22_SetMute+0xb8>)
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	461a      	mov	r2, r3
 8000780:	2104      	movs	r1, #4
 8000782:	f000 f88b 	bl	800089c <CODEC_IO_Write>
 8000786:	4603      	mov	r3, r0
 8000788:	461a      	mov	r2, r3
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	4413      	add	r3, r2
 800078e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8000790:	68fb      	ldr	r3, [r7, #12]
}
 8000792:	4618      	mov	r0, r3
 8000794:	3710      	adds	r7, #16
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	200000cc 	.word	0x200000cc

080007a0 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	460a      	mov	r2, r1
 80007aa:	80fb      	strh	r3, [r7, #6]
 80007ac:	4613      	mov	r3, r2
 80007ae:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 80007b4:	797b      	ldrb	r3, [r7, #5]
 80007b6:	3b01      	subs	r3, #1
 80007b8:	2b03      	cmp	r3, #3
 80007ba:	d84b      	bhi.n	8000854 <cs43l22_SetOutputMode+0xb4>
 80007bc:	a201      	add	r2, pc, #4	; (adr r2, 80007c4 <cs43l22_SetOutputMode+0x24>)
 80007be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c2:	bf00      	nop
 80007c4:	080007d5 	.word	0x080007d5
 80007c8:	080007f5 	.word	0x080007f5
 80007cc:	08000815 	.word	0x08000815
 80007d0:	08000835 	.word	0x08000835
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 80007d4:	88fb      	ldrh	r3, [r7, #6]
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	22fa      	movs	r2, #250	; 0xfa
 80007da:	2104      	movs	r1, #4
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 f85d 	bl	800089c <CODEC_IO_Write>
 80007e2:	4603      	mov	r3, r0
 80007e4:	461a      	mov	r2, r3
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	4413      	add	r3, r2
 80007ea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80007ec:	4b24      	ldr	r3, [pc, #144]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 80007ee:	22fa      	movs	r2, #250	; 0xfa
 80007f0:	701a      	strb	r2, [r3, #0]
      break;
 80007f2:	e03f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80007f4:	88fb      	ldrh	r3, [r7, #6]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	22af      	movs	r2, #175	; 0xaf
 80007fa:	2104      	movs	r1, #4
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 f84d 	bl	800089c <CODEC_IO_Write>
 8000802:	4603      	mov	r3, r0
 8000804:	461a      	mov	r2, r3
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	4413      	add	r3, r2
 800080a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 800080c:	4b1c      	ldr	r3, [pc, #112]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800080e:	22af      	movs	r2, #175	; 0xaf
 8000810:	701a      	strb	r2, [r3, #0]
      break;
 8000812:	e02f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8000814:	88fb      	ldrh	r3, [r7, #6]
 8000816:	b2db      	uxtb	r3, r3
 8000818:	22aa      	movs	r2, #170	; 0xaa
 800081a:	2104      	movs	r1, #4
 800081c:	4618      	mov	r0, r3
 800081e:	f000 f83d 	bl	800089c <CODEC_IO_Write>
 8000822:	4603      	mov	r3, r0
 8000824:	461a      	mov	r2, r3
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	4413      	add	r3, r2
 800082a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 800082c:	4b14      	ldr	r3, [pc, #80]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800082e:	22aa      	movs	r2, #170	; 0xaa
 8000830:	701a      	strb	r2, [r3, #0]
      break;
 8000832:	e01f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000834:	88fb      	ldrh	r3, [r7, #6]
 8000836:	b2db      	uxtb	r3, r3
 8000838:	2205      	movs	r2, #5
 800083a:	2104      	movs	r1, #4
 800083c:	4618      	mov	r0, r3
 800083e:	f000 f82d 	bl	800089c <CODEC_IO_Write>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	4413      	add	r3, r2
 800084a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800084e:	2205      	movs	r2, #5
 8000850:	701a      	strb	r2, [r3, #0]
      break;    
 8000852:	e00f      	b.n	8000874 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	2205      	movs	r2, #5
 800085a:	2104      	movs	r1, #4
 800085c:	4618      	mov	r0, r3
 800085e:	f000 f81d 	bl	800089c <CODEC_IO_Write>
 8000862:	4603      	mov	r3, r0
 8000864:	461a      	mov	r2, r3
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	4413      	add	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800086c:	4b04      	ldr	r3, [pc, #16]	; (8000880 <cs43l22_SetOutputMode+0xe0>)
 800086e:	2205      	movs	r2, #5
 8000870:	701a      	strb	r2, [r3, #0]
      break;
 8000872:	bf00      	nop
  }  
  return counter;
 8000874:	68fb      	ldr	r3, [r7, #12]
}
 8000876:	4618      	mov	r0, r3
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	200000cc 	.word	0x200000cc

08000884 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800088e:	2300      	movs	r3, #0
}
 8000890:	4618      	mov	r0, r3
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	71fb      	strb	r3, [r7, #7]
 80008a6:	460b      	mov	r3, r1
 80008a8:	71bb      	strb	r3, [r7, #6]
 80008aa:	4613      	mov	r3, r2
 80008ac:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80008b2:	797a      	ldrb	r2, [r7, #5]
 80008b4:	79b9      	ldrb	r1, [r7, #6]
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f000 f9f3 	bl	8000ca4 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	b2db      	uxtb	r3, r3
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 80008d0:	4812      	ldr	r0, [pc, #72]	; (800091c <I2C1_Init+0x50>)
 80008d2:	f002 fdb7 	bl	8003444 <HAL_I2C_GetState>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d11d      	bne.n	8000918 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <I2C1_Init+0x50>)
 80008de:	4a10      	ldr	r2, [pc, #64]	; (8000920 <I2C1_Init+0x54>)
 80008e0:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <I2C1_Init+0x50>)
 80008e4:	4a0f      	ldr	r2, [pc, #60]	; (8000924 <I2C1_Init+0x58>)
 80008e6:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <I2C1_Init+0x50>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <I2C1_Init+0x50>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <I2C1_Init+0x50>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 80008fa:	4b08      	ldr	r3, [pc, #32]	; (800091c <I2C1_Init+0x50>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <I2C1_Init+0x50>)
 8000902:	2200      	movs	r2, #0
 8000904:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <I2C1_Init+0x50>)
 8000908:	2200      	movs	r2, #0
 800090a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 800090c:	4803      	ldr	r0, [pc, #12]	; (800091c <I2C1_Init+0x50>)
 800090e:	f000 f80b 	bl	8000928 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 8000912:	4802      	ldr	r0, [pc, #8]	; (800091c <I2C1_Init+0x50>)
 8000914:	f002 fa78 	bl	8002e08 <HAL_I2C_Init>
  }
}
 8000918:	bf00      	nop
 800091a:	bd80      	pop	{r7, pc}
 800091c:	200000d0 	.word	0x200000d0
 8000920:	40005400 	.word	0x40005400
 8000924:	90112626 	.word	0x90112626

08000928 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b0ae      	sub	sp, #184	; 0xb8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000930:	4a3a      	ldr	r2, [pc, #232]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000932:	4b3a      	ldr	r3, [pc, #232]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000936:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800093a:	6593      	str	r3, [r2, #88]	; 0x58
 800093c:	4b37      	ldr	r3, [pc, #220]	; (8000a1c <I2C1_MspInit+0xf4>)
 800093e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000944:	61bb      	str	r3, [r7, #24]
 8000946:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 8000948:	f003 f9e6 	bl	8003d18 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a33      	ldr	r2, [pc, #204]	; (8000a20 <I2C1_MspInit+0xf8>)
 8000952:	4293      	cmp	r3, r2
 8000954:	d15e      	bne.n	8000a14 <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000956:	2340      	movs	r3, #64	; 0x40
 8000958:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800095a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4618      	mov	r0, r3
 8000966:	f004 faf5 	bl	8004f54 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 800096a:	4a2c      	ldr	r2, [pc, #176]	; (8000a1c <I2C1_MspInit+0xf4>)
 800096c:	4b2b      	ldr	r3, [pc, #172]	; (8000a1c <I2C1_MspInit+0xf4>)
 800096e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000970:	f043 0302 	orr.w	r3, r3, #2
 8000974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000976:	4b29      	ldr	r3, [pc, #164]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800097a:	f003 0302 	and.w	r3, r3, #2
 800097e:	617b      	str	r3, [r7, #20]
 8000980:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 8000982:	4a26      	ldr	r2, [pc, #152]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000984:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000988:	f043 0302 	orr.w	r3, r3, #2
 800098c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <I2C1_MspInit+0xf4>)
 8000990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000992:	f003 0302 	and.w	r3, r3, #2
 8000996:	613b      	str	r3, [r7, #16]
 8000998:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 800099a:	23c0      	movs	r3, #192	; 0xc0
 800099c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 80009a0:	2312      	movs	r3, #18
 80009a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 80009a6:	2301      	movs	r3, #1
 80009a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ac:	2303      	movs	r3, #3
 80009ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 80009b2:	2304      	movs	r3, #4
 80009b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 80009b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009bc:	4619      	mov	r1, r3
 80009be:	4819      	ldr	r0, [pc, #100]	; (8000a24 <I2C1_MspInit+0xfc>)
 80009c0:	f001 ff4e 	bl	8002860 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 80009c4:	4a15      	ldr	r2, [pc, #84]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009c6:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009ce:	6593      	str	r3, [r2, #88]	; 0x58
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009d8:	60fb      	str	r3, [r7, #12]
 80009da:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 80009dc:	4a0f      	ldr	r2, [pc, #60]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009de:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009e6:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 80009e8:	4a0c      	ldr	r2, [pc, #48]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009ea:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <I2C1_MspInit+0xf4>)
 80009ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009ee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80009f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	201f      	movs	r0, #31
 80009fa:	f001 f90a 	bl	8001c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 80009fe:	201f      	movs	r0, #31
 8000a00:	f001 f923 	bl	8001c4a <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2100      	movs	r1, #0
 8000a08:	2020      	movs	r0, #32
 8000a0a:	f001 f902 	bl	8001c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000a0e:	2020      	movs	r0, #32
 8000a10:	f001 f91b 	bl	8001c4a <HAL_NVIC_EnableIRQ>
  }
}
 8000a14:	bf00      	nop
 8000a16:	37b8      	adds	r7, #184	; 0xb8
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	40005400 	.word	0x40005400
 8000a24:	48000400 	.word	0x48000400

08000a28 <I2C1_DeInit>:
/**
  * @brief Discovery I2C1 Bus Deitialization
  * @retval None
  */
static void I2C1_DeInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) != HAL_I2C_STATE_RESET)
 8000a2c:	4806      	ldr	r0, [pc, #24]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a2e:	f002 fd09 	bl	8003444 <HAL_I2C_GetState>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d005      	beq.n	8000a44 <I2C1_DeInit+0x1c>
  {
    /* Deinit the I2C */
    HAL_I2C_DeInit(&I2c1Handle);
 8000a38:	4803      	ldr	r0, [pc, #12]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a3a:	f002 fa73 	bl	8002f24 <HAL_I2C_DeInit>
    I2C1_MspDeInit(&I2c1Handle);
 8000a3e:	4802      	ldr	r0, [pc, #8]	; (8000a48 <I2C1_DeInit+0x20>)
 8000a40:	f000 f804 	bl	8000a4c <I2C1_MspDeInit>
  }
}
 8000a44:	bf00      	nop
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	200000d0 	.word	0x200000d0

08000a4c <I2C1_MspDeInit>:
  * @brief Discovery I2C1 MSP Deinitialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a24      	ldr	r2, [pc, #144]	; (8000aec <I2C1_MspDeInit+0xa0>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d141      	bne.n	8000ae2 <I2C1_MspDeInit+0x96>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 8000a5e:	4a24      	ldr	r2, [pc, #144]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a60:	4b23      	ldr	r3, [pc, #140]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a6a:	4b21      	ldr	r3, [pc, #132]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 8000a76:	4a1e      	ldr	r2, [pc, #120]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a78:	4b1d      	ldr	r3, [pc, #116]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7c:	f043 0302 	orr.w	r3, r3, #2
 8000a80:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a82:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	f003 0302 	and.w	r3, r3, #2
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    /* Deinit Rx/Tx pins */
    HAL_GPIO_DeInit(DISCOVERY_I2C1_SCL_GPIO_PORT, (DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN));
 8000a8e:	21c0      	movs	r1, #192	; 0xc0
 8000a90:	4818      	ldr	r0, [pc, #96]	; (8000af4 <I2C1_MspDeInit+0xa8>)
 8000a92:	f002 f891 	bl	8002bb8 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C1 peripheral ############################*/
    /* Force & Release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8000a96:	4a16      	ldr	r2, [pc, #88]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa0:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8000aa2:	4a13      	ldr	r2, [pc, #76]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aa4:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000aa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000aac:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_DISABLE();
 8000aae:	4a10      	ldr	r2, [pc, #64]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ab4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000ab8:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C1 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8000aba:	201f      	movs	r0, #31
 8000abc:	f001 f8d3 	bl	8001c66 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8000ac0:	2020      	movs	r0, #32
 8000ac2:	f001 f8d0 	bl	8001c66 <HAL_NVIC_DisableIRQ>

    __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4a0a      	ldr	r2, [pc, #40]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000aca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad2:	4b07      	ldr	r3, [pc, #28]	; (8000af0 <I2C1_MspDeInit+0xa4>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_DisableVddIO2();
 8000ade:	f003 f92b 	bl	8003d38 <HAL_PWREx_DisableVddIO2>
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3718      	adds	r7, #24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40005400 	.word	0x40005400
 8000af0:	40021000 	.word	0x40021000
 8000af4:	48000400 	.word	0x48000400

08000af8 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	; 0x28
 8000afc:	af04      	add	r7, sp, #16
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	4603      	mov	r3, r0
 8000b02:	81fb      	strh	r3, [r7, #14]
 8000b04:	460b      	mov	r3, r1
 8000b06:	81bb      	strh	r3, [r7, #12]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000b10:	4b0c      	ldr	r3, [pc, #48]	; (8000b44 <I2C1_WriteBuffer+0x4c>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	8978      	ldrh	r0, [r7, #10]
 8000b16:	89ba      	ldrh	r2, [r7, #12]
 8000b18:	89f9      	ldrh	r1, [r7, #14]
 8000b1a:	9302      	str	r3, [sp, #8]
 8000b1c:	8c3b      	ldrh	r3, [r7, #32]
 8000b1e:	9301      	str	r3, [sp, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	4603      	mov	r3, r0
 8000b26:	4808      	ldr	r0, [pc, #32]	; (8000b48 <I2C1_WriteBuffer+0x50>)
 8000b28:	f002 fa40 	bl	8002fac <HAL_I2C_Mem_Write>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000b30:	7dfb      	ldrb	r3, [r7, #23]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000b36:	f000 f833 	bl	8000ba0 <I2C1_Error>
  }
  return status;
 8000b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3718      	adds	r7, #24
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000034 	.word	0x20000034
 8000b48:	200000d0 	.word	0x200000d0

08000b4c <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08a      	sub	sp, #40	; 0x28
 8000b50:	af04      	add	r7, sp, #16
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	4603      	mov	r3, r0
 8000b56:	81fb      	strh	r3, [r7, #14]
 8000b58:	460b      	mov	r3, r1
 8000b5a:	81bb      	strh	r3, [r7, #12]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8000b60:	2300      	movs	r3, #0
 8000b62:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <I2C1_ReadBuffer+0x4c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	8978      	ldrh	r0, [r7, #10]
 8000b6a:	89ba      	ldrh	r2, [r7, #12]
 8000b6c:	89f9      	ldrh	r1, [r7, #14]
 8000b6e:	9302      	str	r3, [sp, #8]
 8000b70:	8c3b      	ldrh	r3, [r7, #32]
 8000b72:	9301      	str	r3, [sp, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	9300      	str	r3, [sp, #0]
 8000b78:	4603      	mov	r3, r0
 8000b7a:	4808      	ldr	r0, [pc, #32]	; (8000b9c <I2C1_ReadBuffer+0x50>)
 8000b7c:	f002 fb3c 	bl	80031f8 <HAL_I2C_Mem_Read>
 8000b80:	4603      	mov	r3, r0
 8000b82:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8000b84:	7dfb      	ldrb	r3, [r7, #23]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8000b8a:	f000 f809 	bl	8000ba0 <I2C1_Error>
  }
  return status;
 8000b8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000034 	.word	0x20000034
 8000b9c:	200000d0 	.word	0x200000d0

08000ba0 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8000ba4:	4803      	ldr	r0, [pc, #12]	; (8000bb4 <I2C1_Error+0x14>)
 8000ba6:	f002 f9bd 	bl	8002f24 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8000baa:	f7ff fe8f 	bl	80008cc <I2C1_Init>
}
 8000bae:	bf00      	nop
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	200000d0 	.word	0x200000d0

08000bb8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000bbe:	4a17      	ldr	r2, [pc, #92]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bc4:	f043 0310 	orr.w	r3, r3, #16
 8000bc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bca:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <AUDIO_IO_Init+0x64>)
 8000bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bce:	f003 0310 	and.w	r3, r3, #16
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000bd6:	2308      	movs	r3, #8
 8000bd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bde:	2302      	movs	r3, #2
 8000be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	4619      	mov	r1, r3
 8000bea:	480d      	ldr	r0, [pc, #52]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000bec:	f001 fe38 	bl	8002860 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8000bf0:	f7ff fe6c 	bl	80008cc <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2108      	movs	r1, #8
 8000bf8:	4809      	ldr	r0, [pc, #36]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000bfa:	f002 f8d5 	bl	8002da8 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000bfe:	2005      	movs	r0, #5
 8000c00:	f000 fefa 	bl	80019f8 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c04:	2201      	movs	r2, #1
 8000c06:	2108      	movs	r1, #8
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <AUDIO_IO_Init+0x68>)
 8000c0a:	f002 f8cd 	bl	8002da8 <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 8000c0e:	2005      	movs	r0, #5
 8000c10:	f000 fef2 	bl	80019f8 <HAL_Delay>
}
 8000c14:	bf00      	nop
 8000c16:	3718      	adds	r7, #24
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40021000 	.word	0x40021000
 8000c20:	48001000 	.word	0x48001000

08000c24 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)                       /* TO DO */
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0

  /***********************************************************************/
  /* In case of battery-supplied powered, there is no audio codec-based
     features available. Set audio codec I/O default setting */
  /***********************************************************************/
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c2a:	4a1c      	ldr	r2, [pc, #112]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c2c:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c30:	f043 0310 	orr.w	r3, r3, #16
 8000c34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <AUDIO_IO_DeInit+0x78>)
 8000c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c3a:	f003 0310 	and.w	r3, r3, #16
 8000c3e:	603b      	str	r3, [r7, #0]
 8000c40:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP  ;
 8000c42:	2301      	movs	r3, #1
 8000c44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pin       = (GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6);
 8000c46:	237c      	movs	r3, #124	; 0x7c
 8000c48:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	4619      	mov	r1, r3
 8000c56:	4812      	ldr	r0, [pc, #72]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c58:	f001 fe02 	bl	8002860 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	2104      	movs	r1, #4
 8000c60:	480f      	ldr	r0, [pc, #60]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c62:	f002 f8a1 	bl	8002da8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	2108      	movs	r1, #8
 8000c6a:	480d      	ldr	r0, [pc, #52]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c6c:	f002 f89c 	bl	8002da8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c70:	2200      	movs	r2, #0
 8000c72:	2110      	movs	r1, #16
 8000c74:	480a      	ldr	r0, [pc, #40]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c76:	f002 f897 	bl	8002da8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	2120      	movs	r1, #32
 8000c7e:	4808      	ldr	r0, [pc, #32]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c80:	f002 f892 	bl	8002da8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2140      	movs	r1, #64	; 0x40
 8000c88:	4805      	ldr	r0, [pc, #20]	; (8000ca0 <AUDIO_IO_DeInit+0x7c>)
 8000c8a:	f002 f88d 	bl	8002da8 <HAL_GPIO_WritePin>

  /* I2C bus Deinit */
  I2C1_DeInit();
 8000c8e:	f7ff fecb 	bl	8000a28 <I2C1_DeInit>
}
 8000c92:	bf00      	nop
 8000c94:	3718      	adds	r7, #24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	48001000 	.word	0x48001000

08000ca4 <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b084      	sub	sp, #16
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71bb      	strb	r3, [r7, #6]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	b298      	uxth	r0, r3
 8000cba:	79bb      	ldrb	r3, [r7, #6]
 8000cbc:	b299      	uxth	r1, r3
 8000cbe:	1d7a      	adds	r2, r7, #5
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f7ff ff16 	bl	8000af8 <I2C1_WriteBuffer>
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	4603      	mov	r3, r0
 8000cdc:	460a      	mov	r2, r1
 8000cde:	71fb      	strb	r3, [r7, #7]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8000ce8:	79fb      	ldrb	r3, [r7, #7]
 8000cea:	b298      	uxth	r0, r3
 8000cec:	79bb      	ldrb	r3, [r7, #6]
 8000cee:	b299      	uxth	r1, r3
 8000cf0:	f107 020f 	add.w	r2, r7, #15
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	9300      	str	r3, [sp, #0]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	f7ff ff26 	bl	8000b4c <I2C1_ReadBuffer>

  return Read_Value;
 8000d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000d10:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d12:	4a1a      	ldr	r2, [pc, #104]	; (8000d7c <BSP_LCD_GLASS_Init+0x70>)
 8000d14:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000d1c:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d1e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000d22:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000d24:	4b14      	ldr	r3, [pc, #80]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d26:	220c      	movs	r2, #12
 8000d28:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d2c:	2240      	movs	r2, #64	; 0x40
 8000d2e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000d30:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000d36:	4b10      	ldr	r3, [pc, #64]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d38:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000d3c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d46:	2240      	movs	r2, #64	; 0x40
 8000d48:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000d50:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d58:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d5c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8000d5e:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000d64:	4804      	ldr	r0, [pc, #16]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d66:	f000 f8f5 	bl	8000f54 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000d6a:	4803      	ldr	r0, [pc, #12]	; (8000d78 <BSP_LCD_GLASS_Init+0x6c>)
 8000d6c:	f002 fd9c 	bl	80038a8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000d70:	f000 f834 	bl	8000ddc <BSP_LCD_GLASS_Clear>
}
 8000d74:	bf00      	nop
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	2000017c 	.word	0x2000017c
 8000d7c:	40002400 	.word	0x40002400

08000d80 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000d8c:	e00b      	b.n	8000da6 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
 8000d90:	2200      	movs	r2, #0
 8000d92:	2100      	movs	r1, #0
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f000 fa6b 	bl	8001270 <WriteChar>

    /* Point on the next character */
    ptr++;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	3301      	adds	r3, #1
 8000da4:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	bf14      	ite	ne
 8000dae:	2301      	movne	r3, #1
 8000db0:	2300      	moveq	r3, #0
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	7bfb      	ldrb	r3, [r7, #15]
 8000db6:	2b05      	cmp	r3, #5
 8000db8:	bf94      	ite	ls
 8000dba:	2301      	movls	r3, #1
 8000dbc:	2300      	movhi	r3, #0
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d1e2      	bne.n	8000d8e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000dc8:	4803      	ldr	r0, [pc, #12]	; (8000dd8 <BSP_LCD_GLASS_DisplayString+0x58>)
 8000dca:	f002 fee2 	bl	8003b92 <HAL_LCD_UpdateDisplayRequest>
}
 8000dce:	bf00      	nop
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	2000017c 	.word	0x2000017c

08000ddc <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8000de0:	4802      	ldr	r0, [pc, #8]	; (8000dec <BSP_LCD_GLASS_Clear+0x10>)
 8000de2:	f002 fe7c 	bl	8003ade <HAL_LCD_Clear>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	2000017c 	.word	0x2000017c

08000df0 <BSP_LCD_GLASS_ScrollSentence>:
  * @retval None
  * @note   Required preconditions: The LCD should be cleared before to start the
  *         write operation.
  */
void BSP_LCD_GLASS_ScrollSentence(uint8_t *ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	460b      	mov	r3, r1
 8000dfa:	807b      	strh	r3, [r7, #2]
 8000dfc:	4613      	mov	r3, r2
 8000dfe:	803b      	strh	r3, [r7, #0]
  uint8_t repetition = 0, nbrchar = 0, sizestr = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	75fb      	strb	r3, [r7, #23]
 8000e04:	2300      	movs	r3, #0
 8000e06:	75bb      	strb	r3, [r7, #22]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	757b      	strb	r3, [r7, #21]
  uint8_t *ptr1;
  uint8_t str[6] = "";
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	2300      	movs	r3, #0
 8000e12:	81bb      	strh	r3, [r7, #12]

  /* Reset interrupt variable in case key was press before entering function */
  bLCDGlass_KeyPressed = 0;
 8000e14:	4b4e      	ldr	r3, [pc, #312]	; (8000f50 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]

  if (ptr == 0)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	f000 8092 	beq.w	8000f46 <BSP_LCD_GLASS_ScrollSentence+0x156>
  {
    return;
  }

  /* To calculate end of string */
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	2300      	movs	r3, #0
 8000e28:	757b      	strb	r3, [r7, #21]
 8000e2a:	e005      	b.n	8000e38 <BSP_LCD_GLASS_ScrollSentence+0x48>
 8000e2c:	7d7b      	ldrb	r3, [r7, #21]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	757b      	strb	r3, [r7, #21]
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	3301      	adds	r3, #1
 8000e36:	613b      	str	r3, [r7, #16]
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1f5      	bne.n	8000e2c <BSP_LCD_GLASS_ScrollSentence+0x3c>

  ptr1 = ptr;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	613b      	str	r3, [r7, #16]

  BSP_LCD_GLASS_DisplayString(str);
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ff99 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 8000e4e:	883b      	ldrh	r3, [r7, #0]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f000 fdd1 	bl	80019f8 <HAL_Delay>

  /* To shift the string for scrolling display*/
  for (repetition = 0; repetition < nScroll; repetition++)
 8000e56:	2300      	movs	r3, #0
 8000e58:	75fb      	strb	r3, [r7, #23]
 8000e5a:	e06e      	b.n	8000f3a <BSP_LCD_GLASS_ScrollSentence+0x14a>
  {
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	75bb      	strb	r3, [r7, #22]
 8000e60:	e064      	b.n	8000f2c <BSP_LCD_GLASS_ScrollSentence+0x13c>
    {
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 8000e62:	7dbb      	ldrb	r3, [r7, #22]
 8000e64:	3301      	adds	r3, #1
 8000e66:	7d7a      	ldrb	r2, [r7, #21]
 8000e68:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e6c:	fb02 f201 	mul.w	r2, r2, r1
 8000e70:	1a9b      	subs	r3, r3, r2
 8000e72:	461a      	mov	r2, r3
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	4413      	add	r3, r2
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	723b      	strb	r3, [r7, #8]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 8000e7c:	7dbb      	ldrb	r3, [r7, #22]
 8000e7e:	3302      	adds	r3, #2
 8000e80:	7d7a      	ldrb	r2, [r7, #21]
 8000e82:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e86:	fb02 f201 	mul.w	r2, r2, r1
 8000e8a:	1a9b      	subs	r3, r3, r2
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	4413      	add	r3, r2
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	727b      	strb	r3, [r7, #9]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8000e96:	7dbb      	ldrb	r3, [r7, #22]
 8000e98:	3303      	adds	r3, #3
 8000e9a:	7d7a      	ldrb	r2, [r7, #21]
 8000e9c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ea0:	fb02 f201 	mul.w	r2, r2, r1
 8000ea4:	1a9b      	subs	r3, r3, r2
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	72bb      	strb	r3, [r7, #10]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8000eb0:	7dbb      	ldrb	r3, [r7, #22]
 8000eb2:	3304      	adds	r3, #4
 8000eb4:	7d7a      	ldrb	r2, [r7, #21]
 8000eb6:	fb93 f1f2 	sdiv	r1, r3, r2
 8000eba:	fb02 f201 	mul.w	r2, r2, r1
 8000ebe:	1a9b      	subs	r3, r3, r2
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	72fb      	strb	r3, [r7, #11]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 8000eca:	7dbb      	ldrb	r3, [r7, #22]
 8000ecc:	3305      	adds	r3, #5
 8000ece:	7d7a      	ldrb	r2, [r7, #21]
 8000ed0:	fb93 f1f2 	sdiv	r1, r3, r2
 8000ed4:	fb02 f201 	mul.w	r2, r2, r1
 8000ed8:	1a9b      	subs	r3, r3, r2
 8000eda:	461a      	mov	r2, r3
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	733b      	strb	r3, [r7, #12]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 8000ee4:	7dbb      	ldrb	r3, [r7, #22]
 8000ee6:	3306      	adds	r3, #6
 8000ee8:	7d7a      	ldrb	r2, [r7, #21]
 8000eea:	fb93 f1f2 	sdiv	r1, r3, r2
 8000eee:	fb02 f201 	mul.w	r2, r2, r1
 8000ef2:	1a9b      	subs	r3, r3, r2
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	4413      	add	r3, r2
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	737b      	strb	r3, [r7, #13]
      BSP_LCD_GLASS_Clear();
 8000efe:	f7ff ff6d 	bl	8000ddc <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 8000f02:	f107 0308 	add.w	r3, r7, #8
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff ff3a 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>

      /* user button pressed stop the scrolling sentence */
      if (bLCDGlass_KeyPressed)
 8000f0c:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <BSP_LCD_GLASS_ScrollSentence+0x12e>
      {
        bLCDGlass_KeyPressed = 0;
 8000f16:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <BSP_LCD_GLASS_ScrollSentence+0x160>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
        return;
 8000f1c:	e014      	b.n	8000f48 <BSP_LCD_GLASS_ScrollSentence+0x158>
      }
      HAL_Delay(ScrollSpeed);
 8000f1e:	883b      	ldrh	r3, [r7, #0]
 8000f20:	4618      	mov	r0, r3
 8000f22:	f000 fd69 	bl	80019f8 <HAL_Delay>
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 8000f26:	7dbb      	ldrb	r3, [r7, #22]
 8000f28:	3301      	adds	r3, #1
 8000f2a:	75bb      	strb	r3, [r7, #22]
 8000f2c:	7dba      	ldrb	r2, [r7, #22]
 8000f2e:	7d7b      	ldrb	r3, [r7, #21]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d396      	bcc.n	8000e62 <BSP_LCD_GLASS_ScrollSentence+0x72>
  for (repetition = 0; repetition < nScroll; repetition++)
 8000f34:	7dfb      	ldrb	r3, [r7, #23]
 8000f36:	3301      	adds	r3, #1
 8000f38:	75fb      	strb	r3, [r7, #23]
 8000f3a:	7dfb      	ldrb	r3, [r7, #23]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	887a      	ldrh	r2, [r7, #2]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d88b      	bhi.n	8000e5c <BSP_LCD_GLASS_ScrollSentence+0x6c>
 8000f44:	e000      	b.n	8000f48 <BSP_LCD_GLASS_ScrollSentence+0x158>
    return;
 8000f46:	bf00      	nop
    }
  }
}
 8000f48:	3718      	adds	r7, #24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2000011c 	.word	0x2000011c

08000f54 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b0c0      	sub	sp, #256	; 0x100
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8000f5c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8000f6c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000f70:	2244      	movs	r2, #68	; 0x44
 8000f72:	2100      	movs	r1, #0
 8000f74:	4618      	mov	r0, r3
 8000f76:	f006 fdf5 	bl	8007b64 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8000f7a:	f107 0320 	add.w	r3, r7, #32
 8000f7e:	2288      	movs	r2, #136	; 0x88
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f006 fdee 	bl	8007b64 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f88:	4a51      	ldr	r2, [pc, #324]	; (80010d0 <LCD_MspInit+0x17c>)
 8000f8a:	4b51      	ldr	r3, [pc, #324]	; (80010d0 <LCD_MspInit+0x17c>)
 8000f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f92:	6593      	str	r3, [r2, #88]	; 0x58
 8000f94:	4b4e      	ldr	r3, [pc, #312]	; (80010d0 <LCD_MspInit+0x17c>)
 8000f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	61fb      	str	r3, [r7, #28]
 8000f9e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8000fa0:	2304      	movs	r3, #4
 8000fa2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8000fac:	2301      	movs	r3, #1
 8000fae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8000fb2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f003 fa0c 	bl	80043d4 <HAL_RCC_OscConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d000      	beq.n	8000fc4 <LCD_MspInit+0x70>
  {
    while (1);
 8000fc2:	e7fe      	b.n	8000fc2 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000fc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fc8:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000fca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8000fd2:	f107 0320 	add.w	r3, r7, #32
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f003 ffbc 	bl	8004f54 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4a3c      	ldr	r2, [pc, #240]	; (80010d0 <LCD_MspInit+0x17c>)
 8000fde:	4b3c      	ldr	r3, [pc, #240]	; (80010d0 <LCD_MspInit+0x17c>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe8:	4b39      	ldr	r3, [pc, #228]	; (80010d0 <LCD_MspInit+0x17c>)
 8000fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fec:	f003 0301 	and.w	r3, r3, #1
 8000ff0:	61bb      	str	r3, [r7, #24]
 8000ff2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff4:	4a36      	ldr	r2, [pc, #216]	; (80010d0 <LCD_MspInit+0x17c>)
 8000ff6:	4b36      	ldr	r3, [pc, #216]	; (80010d0 <LCD_MspInit+0x17c>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f043 0302 	orr.w	r3, r3, #2
 8000ffe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001000:	4b33      	ldr	r3, [pc, #204]	; (80010d0 <LCD_MspInit+0x17c>)
 8001002:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	617b      	str	r3, [r7, #20]
 800100a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800100c:	4a30      	ldr	r2, [pc, #192]	; (80010d0 <LCD_MspInit+0x17c>)
 800100e:	4b30      	ldr	r3, [pc, #192]	; (80010d0 <LCD_MspInit+0x17c>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f043 0304 	orr.w	r3, r3, #4
 8001016:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001018:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <LCD_MspInit+0x17c>)
 800101a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101c:	f003 0304 	and.w	r3, r3, #4
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001024:	4a2a      	ldr	r2, [pc, #168]	; (80010d0 <LCD_MspInit+0x17c>)
 8001026:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <LCD_MspInit+0x17c>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	f043 0308 	orr.w	r3, r3, #8
 800102e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <LCD_MspInit+0x17c>)
 8001032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001034:	f003 0308 	and.w	r3, r3, #8
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800103c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001040:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001056:	230b      	movs	r3, #11
 8001058:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800105c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001060:	4619      	mov	r1, r3
 8001062:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001066:	f001 fbfb 	bl	8002860 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800106a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800106e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001072:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001076:	4619      	mov	r1, r3
 8001078:	4816      	ldr	r0, [pc, #88]	; (80010d4 <LCD_MspInit+0x180>)
 800107a:	f001 fbf1 	bl	8002860 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800107e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001082:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8001086:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800108a:	4619      	mov	r1, r3
 800108c:	4812      	ldr	r0, [pc, #72]	; (80010d8 <LCD_MspInit+0x184>)
 800108e:	f001 fbe7 	bl	8002860 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8001092:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001096:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800109a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800109e:	4619      	mov	r1, r3
 80010a0:	480e      	ldr	r0, [pc, #56]	; (80010dc <LCD_MspInit+0x188>)
 80010a2:	f001 fbdd 	bl	8002860 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80010a6:	2002      	movs	r0, #2
 80010a8:	f000 fca6 	bl	80019f8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80010ac:	4a08      	ldr	r2, [pc, #32]	; (80010d0 <LCD_MspInit+0x17c>)
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <LCD_MspInit+0x17c>)
 80010b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b6:	6593      	str	r3, [r2, #88]	; 0x58
 80010b8:	4b05      	ldr	r3, [pc, #20]	; (80010d0 <LCD_MspInit+0x17c>)
 80010ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
}
 80010c4:	bf00      	nop
 80010c6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	48000400 	.word	0x48000400
 80010d8:	48000800 	.word	0x48000800
 80010dc:	48000c00 	.word	0x48000c00

080010e0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	70fb      	strb	r3, [r7, #3]
 80010ec:	4613      	mov	r3, r2
 80010ee:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80010f0:	2300      	movs	r3, #0
 80010f2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	737b      	strb	r3, [r7, #13]
 80010f8:	2300      	movs	r3, #0
 80010fa:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b2f      	cmp	r3, #47	; 0x2f
 8001102:	d04d      	beq.n	80011a0 <Convert+0xc0>
 8001104:	2b2f      	cmp	r3, #47	; 0x2f
 8001106:	dc11      	bgt.n	800112c <Convert+0x4c>
 8001108:	2b29      	cmp	r3, #41	; 0x29
 800110a:	d02e      	beq.n	800116a <Convert+0x8a>
 800110c:	2b29      	cmp	r3, #41	; 0x29
 800110e:	dc06      	bgt.n	800111e <Convert+0x3e>
 8001110:	2b25      	cmp	r3, #37	; 0x25
 8001112:	d04c      	beq.n	80011ae <Convert+0xce>
 8001114:	2b28      	cmp	r3, #40	; 0x28
 8001116:	d025      	beq.n	8001164 <Convert+0x84>
 8001118:	2b20      	cmp	r3, #32
 800111a:	d01c      	beq.n	8001156 <Convert+0x76>
 800111c:	e057      	b.n	80011ce <Convert+0xee>
 800111e:	2b2b      	cmp	r3, #43	; 0x2b
 8001120:	d03a      	beq.n	8001198 <Convert+0xb8>
 8001122:	2b2b      	cmp	r3, #43	; 0x2b
 8001124:	db1a      	blt.n	800115c <Convert+0x7c>
 8001126:	2b2d      	cmp	r3, #45	; 0x2d
 8001128:	d032      	beq.n	8001190 <Convert+0xb0>
 800112a:	e050      	b.n	80011ce <Convert+0xee>
 800112c:	2b6d      	cmp	r3, #109	; 0x6d
 800112e:	d023      	beq.n	8001178 <Convert+0x98>
 8001130:	2b6d      	cmp	r3, #109	; 0x6d
 8001132:	dc04      	bgt.n	800113e <Convert+0x5e>
 8001134:	2b39      	cmp	r3, #57	; 0x39
 8001136:	dd42      	ble.n	80011be <Convert+0xde>
 8001138:	2b64      	cmp	r3, #100	; 0x64
 800113a:	d019      	beq.n	8001170 <Convert+0x90>
 800113c:	e047      	b.n	80011ce <Convert+0xee>
 800113e:	2bb0      	cmp	r3, #176	; 0xb0
 8001140:	d031      	beq.n	80011a6 <Convert+0xc6>
 8001142:	2bb0      	cmp	r3, #176	; 0xb0
 8001144:	dc02      	bgt.n	800114c <Convert+0x6c>
 8001146:	2b6e      	cmp	r3, #110	; 0x6e
 8001148:	d01a      	beq.n	8001180 <Convert+0xa0>
 800114a:	e040      	b.n	80011ce <Convert+0xee>
 800114c:	2bb5      	cmp	r3, #181	; 0xb5
 800114e:	d01b      	beq.n	8001188 <Convert+0xa8>
 8001150:	2bff      	cmp	r3, #255	; 0xff
 8001152:	d030      	beq.n	80011b6 <Convert+0xd6>
 8001154:	e03b      	b.n	80011ce <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8001156:	2300      	movs	r3, #0
 8001158:	81fb      	strh	r3, [r7, #14]
      break;
 800115a:	e057      	b.n	800120c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800115c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8001160:	81fb      	strh	r3, [r7, #14]
      break;
 8001162:	e053      	b.n	800120c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8001164:	2328      	movs	r3, #40	; 0x28
 8001166:	81fb      	strh	r3, [r7, #14]
      break;
 8001168:	e050      	b.n	800120c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800116a:	2311      	movs	r3, #17
 800116c:	81fb      	strh	r3, [r7, #14]
      break;
 800116e:	e04d      	b.n	800120c <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8001170:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001174:	81fb      	strh	r3, [r7, #14]
      break;
 8001176:	e049      	b.n	800120c <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8001178:	f24b 2310 	movw	r3, #45584	; 0xb210
 800117c:	81fb      	strh	r3, [r7, #14]
      break;
 800117e:	e045      	b.n	800120c <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8001180:	f242 2310 	movw	r3, #8720	; 0x2210
 8001184:	81fb      	strh	r3, [r7, #14]
      break;
 8001186:	e041      	b.n	800120c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8001188:	f246 0384 	movw	r3, #24708	; 0x6084
 800118c:	81fb      	strh	r3, [r7, #14]
      break;
 800118e:	e03d      	b.n	800120c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8001190:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001194:	81fb      	strh	r3, [r7, #14]
      break;
 8001196:	e039      	b.n	800120c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8001198:	f24a 0314 	movw	r3, #40980	; 0xa014
 800119c:	81fb      	strh	r3, [r7, #14]
      break;
 800119e:	e035      	b.n	800120c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80011a0:	23c0      	movs	r3, #192	; 0xc0
 80011a2:	81fb      	strh	r3, [r7, #14]
      break;
 80011a4:	e032      	b.n	800120c <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80011a6:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80011aa:	81fb      	strh	r3, [r7, #14]
      break;
 80011ac:	e02e      	b.n	800120c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80011ae:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80011b2:	81fb      	strh	r3, [r7, #14]
      break;
 80011b4:	e02a      	b.n	800120c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80011b6:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80011ba:	81fb      	strh	r3, [r7, #14]
      break ;
 80011bc:	e026      	b.n	800120c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	781b      	ldrb	r3, [r3, #0]
 80011c2:	3b30      	subs	r3, #48	; 0x30
 80011c4:	4a27      	ldr	r2, [pc, #156]	; (8001264 <Convert+0x184>)
 80011c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ca:	81fb      	strh	r3, [r7, #14]
      break;
 80011cc:	e01e      	b.n	800120c <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b5a      	cmp	r3, #90	; 0x5a
 80011d4:	d80a      	bhi.n	80011ec <Convert+0x10c>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b40      	cmp	r3, #64	; 0x40
 80011dc:	d906      	bls.n	80011ec <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	3b41      	subs	r3, #65	; 0x41
 80011e4:	4a20      	ldr	r2, [pc, #128]	; (8001268 <Convert+0x188>)
 80011e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011ea:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b7a      	cmp	r3, #122	; 0x7a
 80011f2:	d80a      	bhi.n	800120a <Convert+0x12a>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b60      	cmp	r3, #96	; 0x60
 80011fa:	d906      	bls.n	800120a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	3b61      	subs	r3, #97	; 0x61
 8001202:	4a19      	ldr	r2, [pc, #100]	; (8001268 <Convert+0x188>)
 8001204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001208:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800120a:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d103      	bne.n	800121a <Convert+0x13a>
  {
    ch |= 0x0002;
 8001212:	89fb      	ldrh	r3, [r7, #14]
 8001214:	f043 0302 	orr.w	r3, r3, #2
 8001218:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800121a:	78bb      	ldrb	r3, [r7, #2]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d103      	bne.n	8001228 <Convert+0x148>
  {
    ch |= 0x0020;
 8001220:	89fb      	ldrh	r3, [r7, #14]
 8001222:	f043 0320 	orr.w	r3, r3, #32
 8001226:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001228:	230c      	movs	r3, #12
 800122a:	737b      	strb	r3, [r7, #13]
 800122c:	2300      	movs	r3, #0
 800122e:	733b      	strb	r3, [r7, #12]
 8001230:	e00f      	b.n	8001252 <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8001232:	7b3b      	ldrb	r3, [r7, #12]
 8001234:	89f9      	ldrh	r1, [r7, #14]
 8001236:	7b7a      	ldrb	r2, [r7, #13]
 8001238:	fa41 f202 	asr.w	r2, r1, r2
 800123c:	f002 020f 	and.w	r2, r2, #15
 8001240:	490a      	ldr	r1, [pc, #40]	; (800126c <Convert+0x18c>)
 8001242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	3b04      	subs	r3, #4
 800124a:	737b      	strb	r3, [r7, #13]
 800124c:	7b3b      	ldrb	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	733b      	strb	r3, [r7, #12]
 8001252:	7b3b      	ldrb	r3, [r7, #12]
 8001254:	2b03      	cmp	r3, #3
 8001256:	d9ec      	bls.n	8001232 <Convert+0x152>
  }
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	080084d0 	.word	0x080084d0
 8001268:	0800849c 	.word	0x0800849c
 800126c:	2000016c 	.word	0x2000016c

08001270 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	4608      	mov	r0, r1
 800127a:	4611      	mov	r1, r2
 800127c:	461a      	mov	r2, r3
 800127e:	4603      	mov	r3, r0
 8001280:	70fb      	strb	r3, [r7, #3]
 8001282:	460b      	mov	r3, r1
 8001284:	70bb      	strb	r3, [r7, #2]
 8001286:	4613      	mov	r3, r2
 8001288:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800128e:	78ba      	ldrb	r2, [r7, #2]
 8001290:	78fb      	ldrb	r3, [r7, #3]
 8001292:	4619      	mov	r1, r3
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff23 	bl	80010e0 <Convert>

  switch (Position)
 800129a:	787b      	ldrb	r3, [r7, #1]
 800129c:	2b05      	cmp	r3, #5
 800129e:	f200 835b 	bhi.w	8001958 <WriteChar+0x6e8>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <WriteChar+0x38>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012c1 	.word	0x080012c1
 80012ac:	080013bb 	.word	0x080013bb
 80012b0:	080014d5 	.word	0x080014d5
 80012b4:	080015d7 	.word	0x080015d7
 80012b8:	08001705 	.word	0x08001705
 80012bc:	0800184f 	.word	0x0800184f
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80012c0:	4b80      	ldr	r3, [pc, #512]	; (80014c4 <WriteChar+0x254>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	011b      	lsls	r3, r3, #4
 80012c6:	f003 0210 	and.w	r2, r3, #16
 80012ca:	4b7e      	ldr	r3, [pc, #504]	; (80014c4 <WriteChar+0x254>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	085b      	lsrs	r3, r3, #1
 80012d0:	05db      	lsls	r3, r3, #23
 80012d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80012d6:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80012d8:	4b7a      	ldr	r3, [pc, #488]	; (80014c4 <WriteChar+0x254>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	089b      	lsrs	r3, r3, #2
 80012de:	059b      	lsls	r3, r3, #22
 80012e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e4:	431a      	orrs	r2, r3
 80012e6:	4b77      	ldr	r3, [pc, #476]	; (80014c4 <WriteChar+0x254>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4a74      	ldr	r2, [pc, #464]	; (80014c8 <WriteChar+0x258>)
 80012f6:	2100      	movs	r1, #0
 80012f8:	4874      	ldr	r0, [pc, #464]	; (80014cc <WriteChar+0x25c>)
 80012fa:	f002 fb91 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80012fe:	4b71      	ldr	r3, [pc, #452]	; (80014c4 <WriteChar+0x254>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	f003 0210 	and.w	r2, r3, #16
 8001308:	4b6e      	ldr	r3, [pc, #440]	; (80014c4 <WriteChar+0x254>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	085b      	lsrs	r3, r3, #1
 800130e:	05db      	lsls	r3, r3, #23
 8001310:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001314:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001316:	4b6b      	ldr	r3, [pc, #428]	; (80014c4 <WriteChar+0x254>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	089b      	lsrs	r3, r3, #2
 800131c:	059b      	lsls	r3, r3, #22
 800131e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001322:	431a      	orrs	r2, r3
 8001324:	4b67      	ldr	r3, [pc, #412]	; (80014c4 <WriteChar+0x254>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800132c:	4313      	orrs	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4a65      	ldr	r2, [pc, #404]	; (80014c8 <WriteChar+0x258>)
 8001334:	2102      	movs	r1, #2
 8001336:	4865      	ldr	r0, [pc, #404]	; (80014cc <WriteChar+0x25c>)
 8001338:	f002 fb72 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800133c:	4b61      	ldr	r3, [pc, #388]	; (80014c4 <WriteChar+0x254>)
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	011b      	lsls	r3, r3, #4
 8001342:	f003 0210 	and.w	r2, r3, #16
 8001346:	4b5f      	ldr	r3, [pc, #380]	; (80014c4 <WriteChar+0x254>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	085b      	lsrs	r3, r3, #1
 800134c:	05db      	lsls	r3, r3, #23
 800134e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001352:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001354:	4b5b      	ldr	r3, [pc, #364]	; (80014c4 <WriteChar+0x254>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	089b      	lsrs	r3, r3, #2
 800135a:	059b      	lsls	r3, r3, #22
 800135c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001360:	431a      	orrs	r2, r3
 8001362:	4b58      	ldr	r3, [pc, #352]	; (80014c4 <WriteChar+0x254>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800136a:	4313      	orrs	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4a55      	ldr	r2, [pc, #340]	; (80014c8 <WriteChar+0x258>)
 8001372:	2104      	movs	r1, #4
 8001374:	4855      	ldr	r0, [pc, #340]	; (80014cc <WriteChar+0x25c>)
 8001376:	f002 fb53 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800137a:	4b52      	ldr	r3, [pc, #328]	; (80014c4 <WriteChar+0x254>)
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	011b      	lsls	r3, r3, #4
 8001380:	f003 0210 	and.w	r2, r3, #16
 8001384:	4b4f      	ldr	r3, [pc, #316]	; (80014c4 <WriteChar+0x254>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	085b      	lsrs	r3, r3, #1
 800138a:	05db      	lsls	r3, r3, #23
 800138c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001390:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8001392:	4b4c      	ldr	r3, [pc, #304]	; (80014c4 <WriteChar+0x254>)
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	089b      	lsrs	r3, r3, #2
 8001398:	059b      	lsls	r3, r3, #22
 800139a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139e:	431a      	orrs	r2, r3
 80013a0:	4b48      	ldr	r3, [pc, #288]	; (80014c4 <WriteChar+0x254>)
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	4a46      	ldr	r2, [pc, #280]	; (80014c8 <WriteChar+0x258>)
 80013b0:	2106      	movs	r1, #6
 80013b2:	4846      	ldr	r0, [pc, #280]	; (80014cc <WriteChar+0x25c>)
 80013b4:	f002 fb34 	bl	8003a20 <HAL_LCD_Write>
      break;
 80013b8:	e2cf      	b.n	800195a <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80013ba:	4b42      	ldr	r3, [pc, #264]	; (80014c4 <WriteChar+0x254>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	019b      	lsls	r3, r3, #6
 80013c0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80013c4:	4b3f      	ldr	r3, [pc, #252]	; (80014c4 <WriteChar+0x254>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	085b      	lsrs	r3, r3, #1
 80013ca:	035b      	lsls	r3, r3, #13
 80013cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013d0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80013d2:	4b3c      	ldr	r3, [pc, #240]	; (80014c4 <WriteChar+0x254>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	089b      	lsrs	r3, r3, #2
 80013d8:	031b      	lsls	r3, r3, #12
 80013da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013de:	431a      	orrs	r2, r3
 80013e0:	4b38      	ldr	r3, [pc, #224]	; (80014c4 <WriteChar+0x254>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	08db      	lsrs	r3, r3, #3
 80013e6:	015b      	lsls	r3, r3, #5
 80013e8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	4a37      	ldr	r2, [pc, #220]	; (80014d0 <WriteChar+0x260>)
 80013f4:	2100      	movs	r1, #0
 80013f6:	4835      	ldr	r0, [pc, #212]	; (80014cc <WriteChar+0x25c>)
 80013f8:	f002 fb12 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80013fc:	4b31      	ldr	r3, [pc, #196]	; (80014c4 <WriteChar+0x254>)
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	019b      	lsls	r3, r3, #6
 8001402:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001406:	4b2f      	ldr	r3, [pc, #188]	; (80014c4 <WriteChar+0x254>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	085b      	lsrs	r3, r3, #1
 800140c:	035b      	lsls	r3, r3, #13
 800140e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001412:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001414:	4b2b      	ldr	r3, [pc, #172]	; (80014c4 <WriteChar+0x254>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	089b      	lsrs	r3, r3, #2
 800141a:	031b      	lsls	r3, r3, #12
 800141c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001420:	431a      	orrs	r2, r3
 8001422:	4b28      	ldr	r3, [pc, #160]	; (80014c4 <WriteChar+0x254>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	08db      	lsrs	r3, r3, #3
 8001428:	015b      	lsls	r3, r3, #5
 800142a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800142e:	4313      	orrs	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	4a26      	ldr	r2, [pc, #152]	; (80014d0 <WriteChar+0x260>)
 8001436:	2102      	movs	r1, #2
 8001438:	4824      	ldr	r0, [pc, #144]	; (80014cc <WriteChar+0x25c>)
 800143a:	f002 faf1 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800143e:	4b21      	ldr	r3, [pc, #132]	; (80014c4 <WriteChar+0x254>)
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	019b      	lsls	r3, r3, #6
 8001444:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8001448:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <WriteChar+0x254>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	085b      	lsrs	r3, r3, #1
 800144e:	035b      	lsls	r3, r3, #13
 8001450:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001454:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001456:	4b1b      	ldr	r3, [pc, #108]	; (80014c4 <WriteChar+0x254>)
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	089b      	lsrs	r3, r3, #2
 800145c:	031b      	lsls	r3, r3, #12
 800145e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001462:	431a      	orrs	r2, r3
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <WriteChar+0x254>)
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	08db      	lsrs	r3, r3, #3
 800146a:	015b      	lsls	r3, r3, #5
 800146c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001470:	4313      	orrs	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	4a16      	ldr	r2, [pc, #88]	; (80014d0 <WriteChar+0x260>)
 8001478:	2104      	movs	r1, #4
 800147a:	4814      	ldr	r0, [pc, #80]	; (80014cc <WriteChar+0x25c>)
 800147c:	f002 fad0 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8001480:	4b10      	ldr	r3, [pc, #64]	; (80014c4 <WriteChar+0x254>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	019b      	lsls	r3, r3, #6
 8001486:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <WriteChar+0x254>)
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	085b      	lsrs	r3, r3, #1
 8001490:	035b      	lsls	r3, r3, #13
 8001492:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001496:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8001498:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <WriteChar+0x254>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	089b      	lsrs	r3, r3, #2
 800149e:	031b      	lsls	r3, r3, #12
 80014a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014a4:	431a      	orrs	r2, r3
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <WriteChar+0x254>)
 80014a8:	68db      	ldr	r3, [r3, #12]
 80014aa:	08db      	lsrs	r3, r3, #3
 80014ac:	015b      	lsls	r3, r3, #5
 80014ae:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80014b2:	4313      	orrs	r3, r2
 80014b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <WriteChar+0x260>)
 80014ba:	2106      	movs	r1, #6
 80014bc:	4803      	ldr	r0, [pc, #12]	; (80014cc <WriteChar+0x25c>)
 80014be:	f002 faaf 	bl	8003a20 <HAL_LCD_Write>
      break;
 80014c2:	e24a      	b.n	800195a <WriteChar+0x6ea>
 80014c4:	2000016c 	.word	0x2000016c
 80014c8:	ff3fffe7 	.word	0xff3fffe7
 80014cc:	2000017c 	.word	0x2000017c
 80014d0:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80014d4:	4b88      	ldr	r3, [pc, #544]	; (80016f8 <WriteChar+0x488>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	03db      	lsls	r3, r3, #15
 80014da:	b29a      	uxth	r2, r3
 80014dc:	4b86      	ldr	r3, [pc, #536]	; (80016f8 <WriteChar+0x488>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	085b      	lsrs	r3, r3, #1
 80014e2:	075b      	lsls	r3, r3, #29
 80014e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014e8:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80014ea:	4b83      	ldr	r3, [pc, #524]	; (80016f8 <WriteChar+0x488>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	089b      	lsrs	r3, r3, #2
 80014f0:	071b      	lsls	r3, r3, #28
 80014f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f6:	431a      	orrs	r2, r3
 80014f8:	4b7f      	ldr	r3, [pc, #508]	; (80016f8 <WriteChar+0x488>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	08db      	lsrs	r3, r3, #3
 80014fe:	039b      	lsls	r3, r3, #14
 8001500:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001504:	4313      	orrs	r3, r2
 8001506:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	4a7c      	ldr	r2, [pc, #496]	; (80016fc <WriteChar+0x48c>)
 800150c:	2100      	movs	r1, #0
 800150e:	487c      	ldr	r0, [pc, #496]	; (8001700 <WriteChar+0x490>)
 8001510:	f002 fa86 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001514:	4b78      	ldr	r3, [pc, #480]	; (80016f8 <WriteChar+0x488>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	03db      	lsls	r3, r3, #15
 800151a:	b29a      	uxth	r2, r3
 800151c:	4b76      	ldr	r3, [pc, #472]	; (80016f8 <WriteChar+0x488>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	085b      	lsrs	r3, r3, #1
 8001522:	075b      	lsls	r3, r3, #29
 8001524:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001528:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800152a:	4b73      	ldr	r3, [pc, #460]	; (80016f8 <WriteChar+0x488>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	089b      	lsrs	r3, r3, #2
 8001530:	071b      	lsls	r3, r3, #28
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	431a      	orrs	r2, r3
 8001538:	4b6f      	ldr	r3, [pc, #444]	; (80016f8 <WriteChar+0x488>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	08db      	lsrs	r3, r3, #3
 800153e:	039b      	lsls	r3, r3, #14
 8001540:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001544:	4313      	orrs	r3, r2
 8001546:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4a6c      	ldr	r2, [pc, #432]	; (80016fc <WriteChar+0x48c>)
 800154c:	2102      	movs	r1, #2
 800154e:	486c      	ldr	r0, [pc, #432]	; (8001700 <WriteChar+0x490>)
 8001550:	f002 fa66 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001554:	4b68      	ldr	r3, [pc, #416]	; (80016f8 <WriteChar+0x488>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	03db      	lsls	r3, r3, #15
 800155a:	b29a      	uxth	r2, r3
 800155c:	4b66      	ldr	r3, [pc, #408]	; (80016f8 <WriteChar+0x488>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	085b      	lsrs	r3, r3, #1
 8001562:	075b      	lsls	r3, r3, #29
 8001564:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001568:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800156a:	4b63      	ldr	r3, [pc, #396]	; (80016f8 <WriteChar+0x488>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	089b      	lsrs	r3, r3, #2
 8001570:	071b      	lsls	r3, r3, #28
 8001572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001576:	431a      	orrs	r2, r3
 8001578:	4b5f      	ldr	r3, [pc, #380]	; (80016f8 <WriteChar+0x488>)
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	08db      	lsrs	r3, r3, #3
 800157e:	039b      	lsls	r3, r3, #14
 8001580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001584:	4313      	orrs	r3, r2
 8001586:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	4a5c      	ldr	r2, [pc, #368]	; (80016fc <WriteChar+0x48c>)
 800158c:	2104      	movs	r1, #4
 800158e:	485c      	ldr	r0, [pc, #368]	; (8001700 <WriteChar+0x490>)
 8001590:	f002 fa46 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001594:	4b58      	ldr	r3, [pc, #352]	; (80016f8 <WriteChar+0x488>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	03db      	lsls	r3, r3, #15
 800159a:	b29a      	uxth	r2, r3
 800159c:	4b56      	ldr	r3, [pc, #344]	; (80016f8 <WriteChar+0x488>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	085b      	lsrs	r3, r3, #1
 80015a2:	075b      	lsls	r3, r3, #29
 80015a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015a8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80015aa:	4b53      	ldr	r3, [pc, #332]	; (80016f8 <WriteChar+0x488>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	071b      	lsls	r3, r3, #28
 80015b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b6:	431a      	orrs	r2, r3
 80015b8:	4b4f      	ldr	r3, [pc, #316]	; (80016f8 <WriteChar+0x488>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	08db      	lsrs	r3, r3, #3
 80015be:	039b      	lsls	r3, r3, #14
 80015c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80015c4:	4313      	orrs	r3, r2
 80015c6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4a4c      	ldr	r2, [pc, #304]	; (80016fc <WriteChar+0x48c>)
 80015cc:	2106      	movs	r1, #6
 80015ce:	484c      	ldr	r0, [pc, #304]	; (8001700 <WriteChar+0x490>)
 80015d0:	f002 fa26 	bl	8003a20 <HAL_LCD_Write>
      break;
 80015d4:	e1c1      	b.n	800195a <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80015d6:	4b48      	ldr	r3, [pc, #288]	; (80016f8 <WriteChar+0x488>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	07da      	lsls	r2, r3, #31
 80015dc:	4b46      	ldr	r3, [pc, #280]	; (80016f8 <WriteChar+0x488>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	08db      	lsrs	r3, r3, #3
 80015e2:	079b      	lsls	r3, r3, #30
 80015e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80015e8:	4313      	orrs	r3, r2
 80015ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80015f2:	2100      	movs	r1, #0
 80015f4:	4842      	ldr	r0, [pc, #264]	; (8001700 <WriteChar+0x490>)
 80015f6:	f002 fa13 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80015fa:	4b3f      	ldr	r3, [pc, #252]	; (80016f8 <WriteChar+0x488>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0202 	and.w	r2, r3, #2
 8001602:	4b3d      	ldr	r3, [pc, #244]	; (80016f8 <WriteChar+0x488>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	089b      	lsrs	r3, r3, #2
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	4313      	orrs	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f06f 0203 	mvn.w	r2, #3
 8001616:	2101      	movs	r1, #1
 8001618:	4839      	ldr	r0, [pc, #228]	; (8001700 <WriteChar+0x490>)
 800161a:	f002 fa01 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800161e:	4b36      	ldr	r3, [pc, #216]	; (80016f8 <WriteChar+0x488>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	07da      	lsls	r2, r3, #31
 8001624:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <WriteChar+0x488>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	08db      	lsrs	r3, r3, #3
 800162a:	079b      	lsls	r3, r3, #30
 800162c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001630:	4313      	orrs	r3, r2
 8001632:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800163a:	2102      	movs	r1, #2
 800163c:	4830      	ldr	r0, [pc, #192]	; (8001700 <WriteChar+0x490>)
 800163e:	f002 f9ef 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001642:	4b2d      	ldr	r3, [pc, #180]	; (80016f8 <WriteChar+0x488>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f003 0202 	and.w	r2, r3, #2
 800164a:	4b2b      	ldr	r3, [pc, #172]	; (80016f8 <WriteChar+0x488>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	089b      	lsrs	r3, r3, #2
 8001650:	f003 0301 	and.w	r3, r3, #1
 8001654:	4313      	orrs	r3, r2
 8001656:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f06f 0203 	mvn.w	r2, #3
 800165e:	2103      	movs	r1, #3
 8001660:	4827      	ldr	r0, [pc, #156]	; (8001700 <WriteChar+0x490>)
 8001662:	f002 f9dd 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8001666:	4b24      	ldr	r3, [pc, #144]	; (80016f8 <WriteChar+0x488>)
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	07da      	lsls	r2, r3, #31
 800166c:	4b22      	ldr	r3, [pc, #136]	; (80016f8 <WriteChar+0x488>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	08db      	lsrs	r3, r3, #3
 8001672:	079b      	lsls	r3, r3, #30
 8001674:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001678:	4313      	orrs	r3, r2
 800167a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8001682:	2104      	movs	r1, #4
 8001684:	481e      	ldr	r0, [pc, #120]	; (8001700 <WriteChar+0x490>)
 8001686:	f002 f9cb 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800168a:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <WriteChar+0x488>)
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	f003 0202 	and.w	r2, r3, #2
 8001692:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <WriteChar+0x488>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	089b      	lsrs	r3, r3, #2
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	4313      	orrs	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f06f 0203 	mvn.w	r2, #3
 80016a6:	2105      	movs	r1, #5
 80016a8:	4815      	ldr	r0, [pc, #84]	; (8001700 <WriteChar+0x490>)
 80016aa:	f002 f9b9 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80016ae:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <WriteChar+0x488>)
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	07da      	lsls	r2, r3, #31
 80016b4:	4b10      	ldr	r3, [pc, #64]	; (80016f8 <WriteChar+0x488>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	08db      	lsrs	r3, r3, #3
 80016ba:	079b      	lsls	r3, r3, #30
 80016bc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80016c0:	4313      	orrs	r3, r2
 80016c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80016ca:	2106      	movs	r1, #6
 80016cc:	480c      	ldr	r0, [pc, #48]	; (8001700 <WriteChar+0x490>)
 80016ce:	f002 f9a7 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80016d2:	4b09      	ldr	r3, [pc, #36]	; (80016f8 <WriteChar+0x488>)
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	f003 0202 	and.w	r2, r3, #2
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <WriteChar+0x488>)
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	089b      	lsrs	r3, r3, #2
 80016e0:	f003 0301 	and.w	r3, r3, #1
 80016e4:	4313      	orrs	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f06f 0203 	mvn.w	r2, #3
 80016ee:	2107      	movs	r1, #7
 80016f0:	4803      	ldr	r0, [pc, #12]	; (8001700 <WriteChar+0x490>)
 80016f2:	f002 f995 	bl	8003a20 <HAL_LCD_Write>
      break;
 80016f6:	e130      	b.n	800195a <WriteChar+0x6ea>
 80016f8:	2000016c 	.word	0x2000016c
 80016fc:	cfff3fff 	.word	0xcfff3fff
 8001700:	2000017c 	.word	0x2000017c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001704:	4b97      	ldr	r3, [pc, #604]	; (8001964 <WriteChar+0x6f4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	065b      	lsls	r3, r3, #25
 800170c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001710:	4b94      	ldr	r3, [pc, #592]	; (8001964 <WriteChar+0x6f4>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	089b      	lsrs	r3, r3, #2
 8001716:	061b      	lsls	r3, r3, #24
 8001718:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800171c:	4313      	orrs	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001726:	2100      	movs	r1, #0
 8001728:	488f      	ldr	r0, [pc, #572]	; (8001968 <WriteChar+0x6f8>)
 800172a:	f002 f979 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800172e:	4b8d      	ldr	r3, [pc, #564]	; (8001964 <WriteChar+0x6f4>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	f003 0208 	and.w	r2, r3, #8
 8001738:	4b8a      	ldr	r3, [pc, #552]	; (8001964 <WriteChar+0x6f4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	08db      	lsrs	r3, r3, #3
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	f003 0304 	and.w	r3, r3, #4
 8001744:	4313      	orrs	r3, r2
 8001746:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f06f 020c 	mvn.w	r2, #12
 800174e:	2101      	movs	r1, #1
 8001750:	4885      	ldr	r0, [pc, #532]	; (8001968 <WriteChar+0x6f8>)
 8001752:	f002 f965 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001756:	4b83      	ldr	r3, [pc, #524]	; (8001964 <WriteChar+0x6f4>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	085b      	lsrs	r3, r3, #1
 800175c:	065b      	lsls	r3, r3, #25
 800175e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001762:	4b80      	ldr	r3, [pc, #512]	; (8001964 <WriteChar+0x6f4>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	089b      	lsrs	r3, r3, #2
 8001768:	061b      	lsls	r3, r3, #24
 800176a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800176e:	4313      	orrs	r3, r2
 8001770:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8001778:	2102      	movs	r1, #2
 800177a:	487b      	ldr	r0, [pc, #492]	; (8001968 <WriteChar+0x6f8>)
 800177c:	f002 f950 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001780:	4b78      	ldr	r3, [pc, #480]	; (8001964 <WriteChar+0x6f4>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	00db      	lsls	r3, r3, #3
 8001786:	f003 0208 	and.w	r2, r3, #8
 800178a:	4b76      	ldr	r3, [pc, #472]	; (8001964 <WriteChar+0x6f4>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	08db      	lsrs	r3, r3, #3
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	4313      	orrs	r3, r2
 8001798:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	f06f 020c 	mvn.w	r2, #12
 80017a0:	2103      	movs	r1, #3
 80017a2:	4871      	ldr	r0, [pc, #452]	; (8001968 <WriteChar+0x6f8>)
 80017a4:	f002 f93c 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80017a8:	4b6e      	ldr	r3, [pc, #440]	; (8001964 <WriteChar+0x6f4>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	085b      	lsrs	r3, r3, #1
 80017ae:	065b      	lsls	r3, r3, #25
 80017b0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80017b4:	4b6b      	ldr	r3, [pc, #428]	; (8001964 <WriteChar+0x6f4>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	061b      	lsls	r3, r3, #24
 80017bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017c0:	4313      	orrs	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80017ca:	2104      	movs	r1, #4
 80017cc:	4866      	ldr	r0, [pc, #408]	; (8001968 <WriteChar+0x6f8>)
 80017ce:	f002 f927 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80017d2:	4b64      	ldr	r3, [pc, #400]	; (8001964 <WriteChar+0x6f4>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	f003 0208 	and.w	r2, r3, #8
 80017dc:	4b61      	ldr	r3, [pc, #388]	; (8001964 <WriteChar+0x6f4>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	08db      	lsrs	r3, r3, #3
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	f003 0304 	and.w	r3, r3, #4
 80017e8:	4313      	orrs	r3, r2
 80017ea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f06f 020c 	mvn.w	r2, #12
 80017f2:	2105      	movs	r1, #5
 80017f4:	485c      	ldr	r0, [pc, #368]	; (8001968 <WriteChar+0x6f8>)
 80017f6:	f002 f913 	bl	8003a20 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80017fa:	4b5a      	ldr	r3, [pc, #360]	; (8001964 <WriteChar+0x6f4>)
 80017fc:	68db      	ldr	r3, [r3, #12]
 80017fe:	085b      	lsrs	r3, r3, #1
 8001800:	065b      	lsls	r3, r3, #25
 8001802:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001806:	4b57      	ldr	r3, [pc, #348]	; (8001964 <WriteChar+0x6f4>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	061b      	lsls	r3, r3, #24
 800180e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001812:	4313      	orrs	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800181c:	2106      	movs	r1, #6
 800181e:	4852      	ldr	r0, [pc, #328]	; (8001968 <WriteChar+0x6f8>)
 8001820:	f002 f8fe 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001824:	4b4f      	ldr	r3, [pc, #316]	; (8001964 <WriteChar+0x6f4>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	f003 0208 	and.w	r2, r3, #8
 800182e:	4b4d      	ldr	r3, [pc, #308]	; (8001964 <WriteChar+0x6f4>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	08db      	lsrs	r3, r3, #3
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	4313      	orrs	r3, r2
 800183c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	f06f 020c 	mvn.w	r2, #12
 8001844:	2107      	movs	r1, #7
 8001846:	4848      	ldr	r0, [pc, #288]	; (8001968 <WriteChar+0x6f8>)
 8001848:	f002 f8ea 	bl	8003a20 <HAL_LCD_Write>
      break;
 800184c:	e085      	b.n	800195a <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800184e:	4b45      	ldr	r3, [pc, #276]	; (8001964 <WriteChar+0x6f4>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	045b      	lsls	r3, r3, #17
 8001854:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8001858:	4b42      	ldr	r3, [pc, #264]	; (8001964 <WriteChar+0x6f4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	085b      	lsrs	r3, r3, #1
 800185e:	021b      	lsls	r3, r3, #8
 8001860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001864:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8001866:	4b3f      	ldr	r3, [pc, #252]	; (8001964 <WriteChar+0x6f4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	025b      	lsls	r3, r3, #9
 800186e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001872:	431a      	orrs	r2, r3
 8001874:	4b3b      	ldr	r3, [pc, #236]	; (8001964 <WriteChar+0x6f4>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	069b      	lsls	r3, r3, #26
 800187c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001880:	4313      	orrs	r3, r2
 8001882:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4a39      	ldr	r2, [pc, #228]	; (800196c <WriteChar+0x6fc>)
 8001888:	2100      	movs	r1, #0
 800188a:	4837      	ldr	r0, [pc, #220]	; (8001968 <WriteChar+0x6f8>)
 800188c:	f002 f8c8 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001890:	4b34      	ldr	r3, [pc, #208]	; (8001964 <WriteChar+0x6f4>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	045b      	lsls	r3, r3, #17
 8001896:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800189a:	4b32      	ldr	r3, [pc, #200]	; (8001964 <WriteChar+0x6f4>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	085b      	lsrs	r3, r3, #1
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a6:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80018a8:	4b2e      	ldr	r3, [pc, #184]	; (8001964 <WriteChar+0x6f4>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	089b      	lsrs	r3, r3, #2
 80018ae:	025b      	lsls	r3, r3, #9
 80018b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018b4:	431a      	orrs	r2, r3
 80018b6:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <WriteChar+0x6f4>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	08db      	lsrs	r3, r3, #3
 80018bc:	069b      	lsls	r3, r3, #26
 80018be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80018c2:	4313      	orrs	r3, r2
 80018c4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	4a28      	ldr	r2, [pc, #160]	; (800196c <WriteChar+0x6fc>)
 80018ca:	2102      	movs	r1, #2
 80018cc:	4826      	ldr	r0, [pc, #152]	; (8001968 <WriteChar+0x6f8>)
 80018ce:	f002 f8a7 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80018d2:	4b24      	ldr	r3, [pc, #144]	; (8001964 <WriteChar+0x6f4>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	045b      	lsls	r3, r3, #17
 80018d8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80018dc:	4b21      	ldr	r3, [pc, #132]	; (8001964 <WriteChar+0x6f4>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	021b      	lsls	r3, r3, #8
 80018e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018e8:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80018ea:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <WriteChar+0x6f4>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	025b      	lsls	r3, r3, #9
 80018f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018f6:	431a      	orrs	r2, r3
 80018f8:	4b1a      	ldr	r3, [pc, #104]	; (8001964 <WriteChar+0x6f4>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	08db      	lsrs	r3, r3, #3
 80018fe:	069b      	lsls	r3, r3, #26
 8001900:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001904:	4313      	orrs	r3, r2
 8001906:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4a18      	ldr	r2, [pc, #96]	; (800196c <WriteChar+0x6fc>)
 800190c:	2104      	movs	r1, #4
 800190e:	4816      	ldr	r0, [pc, #88]	; (8001968 <WriteChar+0x6f8>)
 8001910:	f002 f886 	bl	8003a20 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001914:	4b13      	ldr	r3, [pc, #76]	; (8001964 <WriteChar+0x6f4>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	045b      	lsls	r3, r3, #17
 800191a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800191e:	4b11      	ldr	r3, [pc, #68]	; (8001964 <WriteChar+0x6f4>)
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	085b      	lsrs	r3, r3, #1
 8001924:	021b      	lsls	r3, r3, #8
 8001926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800192c:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <WriteChar+0x6f4>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	025b      	lsls	r3, r3, #9
 8001934:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001938:	431a      	orrs	r2, r3
 800193a:	4b0a      	ldr	r3, [pc, #40]	; (8001964 <WriteChar+0x6f4>)
 800193c:	68db      	ldr	r3, [r3, #12]
 800193e:	08db      	lsrs	r3, r3, #3
 8001940:	069b      	lsls	r3, r3, #26
 8001942:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001946:	4313      	orrs	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	4a07      	ldr	r2, [pc, #28]	; (800196c <WriteChar+0x6fc>)
 800194e:	2106      	movs	r1, #6
 8001950:	4805      	ldr	r0, [pc, #20]	; (8001968 <WriteChar+0x6f8>)
 8001952:	f002 f865 	bl	8003a20 <HAL_LCD_Write>
      break;
 8001956:	e000      	b.n	800195a <WriteChar+0x6ea>

    default:
      break;
 8001958:	bf00      	nop
  }
}
 800195a:	bf00      	nop
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	2000016c 	.word	0x2000016c
 8001968:	2000017c 	.word	0x2000017c
 800196c:	fbfdfcff 	.word	0xfbfdfcff

08001970 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001974:	2003      	movs	r0, #3
 8001976:	f000 f941 	bl	8001bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800197a:	2000      	movs	r0, #0
 800197c:	f000 f806 	bl	800198c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001980:	f005 ffac 	bl	80078dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	4618      	mov	r0, r3
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_InitTick+0x30>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a09      	ldr	r2, [pc, #36]	; (80019c0 <HAL_InitTick+0x34>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	099b      	lsrs	r3, r3, #6
 80019a0:	4618      	mov	r0, r3
 80019a2:	f000 f96e 	bl	8001c82 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	f04f 30ff 	mov.w	r0, #4294967295
 80019ae:	f000 f930 	bl	8001c12 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	20000048 	.word	0x20000048
 80019c0:	10624dd3 	.word	0x10624dd3

080019c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  uwTick++;
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <HAL_IncTick+0x18>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	3301      	adds	r3, #1
 80019ce:	4a03      	ldr	r2, [pc, #12]	; (80019dc <HAL_IncTick+0x18>)
 80019d0:	6013      	str	r3, [r2, #0]
}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	200001b8 	.word	0x200001b8

080019e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  return uwTick;
 80019e4:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <HAL_GetTick+0x14>)
 80019e6:	681b      	ldr	r3, [r3, #0]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	200001b8 	.word	0x200001b8

080019f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a00:	f7ff ffee 	bl	80019e0 <HAL_GetTick>
 8001a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a10:	d002      	beq.n	8001a18 <HAL_Delay+0x20>
  {
    wait++;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	3301      	adds	r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
  } 

  while((HAL_GetTick() - tickstart) < wait)
 8001a18:	bf00      	nop
 8001a1a:	f7ff ffe1 	bl	80019e0 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	1ad2      	subs	r2, r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d3f7      	bcc.n	8001a1a <HAL_Delay+0x22>
  {
  }
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
	...

08001a34 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f003 0307 	and.w	r3, r3, #7
 8001a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <NVIC_SetPriorityGrouping+0x44>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a4a:	68ba      	ldr	r2, [r7, #8]
 8001a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a50:	4013      	ands	r3, r2
 8001a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a66:	4a04      	ldr	r2, [pc, #16]	; (8001a78 <NVIC_SetPriorityGrouping+0x44>)
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	60d3      	str	r3, [r2, #12]
}
 8001a6c:	bf00      	nop
 8001a6e:	3714      	adds	r7, #20
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <NVIC_GetPriorityGrouping+0x18>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	0a1b      	lsrs	r3, r3, #8
 8001a86:	f003 0307 	and.w	r3, r3, #7
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001aa2:	4909      	ldr	r1, [pc, #36]	; (8001ac8 <NVIC_EnableIRQ+0x30>)
 8001aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa8:	095b      	lsrs	r3, r3, #5
 8001aaa:	79fa      	ldrb	r2, [r7, #7]
 8001aac:	f002 021f 	and.w	r2, r2, #31
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	e000e100 	.word	0xe000e100

08001acc <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ad6:	4909      	ldr	r1, [pc, #36]	; (8001afc <NVIC_DisableIRQ+0x30>)
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	095b      	lsrs	r3, r3, #5
 8001ade:	79fa      	ldrb	r2, [r7, #7]
 8001ae0:	f002 021f 	and.w	r2, r2, #31
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aea:	3320      	adds	r3, #32
 8001aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000e100 	.word	0xe000e100

08001b00 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	6039      	str	r1, [r7, #0]
 8001b0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	da0b      	bge.n	8001b2c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b14:	490d      	ldr	r1, [pc, #52]	; (8001b4c <NVIC_SetPriority+0x4c>)
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f003 030f 	and.w	r3, r3, #15
 8001b1c:	3b04      	subs	r3, #4
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	b2d2      	uxtb	r2, r2
 8001b22:	0112      	lsls	r2, r2, #4
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	440b      	add	r3, r1
 8001b28:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b2a:	e009      	b.n	8001b40 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b2c:	4908      	ldr	r1, [pc, #32]	; (8001b50 <NVIC_SetPriority+0x50>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr
 8001b4c:	e000ed00 	.word	0xe000ed00
 8001b50:	e000e100 	.word	0xe000e100

08001b54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b089      	sub	sp, #36	; 0x24
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	f1c3 0307 	rsb	r3, r3, #7
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	bf28      	it	cs
 8001b72:	2304      	movcs	r3, #4
 8001b74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	3304      	adds	r3, #4
 8001b7a:	2b06      	cmp	r3, #6
 8001b7c:	d902      	bls.n	8001b84 <NVIC_EncodePriority+0x30>
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	3b03      	subs	r3, #3
 8001b82:	e000      	b.n	8001b86 <NVIC_EncodePriority+0x32>
 8001b84:	2300      	movs	r3, #0
 8001b86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b88:	2201      	movs	r2, #1
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b90:	1e5a      	subs	r2, r3, #1
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	401a      	ands	r2, r3
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b9a:	2101      	movs	r1, #1
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba2:	1e59      	subs	r1, r3, #1
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba8:	4313      	orrs	r3, r2
         );
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3724      	adds	r7, #36	; 0x24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
	...

08001bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bc8:	d301      	bcc.n	8001bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e00f      	b.n	8001bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bce:	4a0a      	ldr	r2, [pc, #40]	; (8001bf8 <SysTick_Config+0x40>)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bd6:	210f      	movs	r1, #15
 8001bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bdc:	f7ff ff90 	bl	8001b00 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <SysTick_Config+0x40>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001be6:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <SysTick_Config+0x40>)
 8001be8:	2207      	movs	r2, #7
 8001bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	e000e010 	.word	0xe000e010

08001bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f7ff ff15 	bl	8001a34 <NVIC_SetPriorityGrouping>
}
 8001c0a:	bf00      	nop
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b086      	sub	sp, #24
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	4603      	mov	r3, r0
 8001c1a:	60b9      	str	r1, [r7, #8]
 8001c1c:	607a      	str	r2, [r7, #4]
 8001c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c24:	f7ff ff2a 	bl	8001a7c <NVIC_GetPriorityGrouping>
 8001c28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	68b9      	ldr	r1, [r7, #8]
 8001c2e:	6978      	ldr	r0, [r7, #20]
 8001c30:	f7ff ff90 	bl	8001b54 <NVIC_EncodePriority>
 8001c34:	4602      	mov	r2, r0
 8001c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c3a:	4611      	mov	r1, r2
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff ff5f 	bl	8001b00 <NVIC_SetPriority>
}
 8001c42:	bf00      	nop
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	b082      	sub	sp, #8
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	4603      	mov	r3, r0
 8001c52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff ff1d 	bl	8001a98 <NVIC_EnableIRQ>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff29 	bl	8001acc <NVIC_DisableIRQ>
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ff94 	bl	8001bb8 <SysTick_Config>
 8001c90:	4603      	mov	r3, r0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d106      	bne.n	8001cb8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001caa:	4a09      	ldr	r2, [pc, #36]	; (8001cd0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f043 0304 	orr.w	r3, r3, #4
 8001cb4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001cb6:	e005      	b.n	8001cc4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001cb8:	4a05      	ldr	r2, [pc, #20]	; (8001cd0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f023 0304 	bic.w	r3, r3, #4
 8001cc2:	6013      	str	r3, [r2, #0]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	e000e010 	.word	0xe000e010

08001cd4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001cd8:	f000 f802 	bl	8001ce0 <HAL_SYSTICK_Callback>
}
 8001cdc:	bf00      	nop
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
	...

08001cf0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e0ac      	b.n	8001e5c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 faa0 	bl	800224c <DFSDM_GetChannelFromInstance>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	4b55      	ldr	r3, [pc, #340]	; (8001e64 <HAL_DFSDM_ChannelInit+0x174>)
 8001d10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	e09f      	b.n	8001e5c <HAL_DFSDM_ChannelInit+0x16c>
  }
  
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f005 f827 	bl	8006d70 <HAL_DFSDM_ChannelMspInit>
  
  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001d22:	4b51      	ldr	r3, [pc, #324]	; (8001e68 <HAL_DFSDM_ChannelInit+0x178>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	3301      	adds	r3, #1
 8001d28:	4a4f      	ldr	r2, [pc, #316]	; (8001e68 <HAL_DFSDM_ChannelInit+0x178>)
 8001d2a:	6013      	str	r3, [r2, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 8001d2c:	4b4e      	ldr	r3, [pc, #312]	; (8001e68 <HAL_DFSDM_ChannelInit+0x178>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d125      	bne.n	8001d80 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001d34:	4a4d      	ldr	r2, [pc, #308]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d36:	4b4d      	ldr	r3, [pc, #308]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001d3e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001d40:	494a      	ldr	r1, [pc, #296]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d42:	4b4a      	ldr	r3, [pc, #296]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	600b      	str	r3, [r1, #0]
    
    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001d4e:	4a47      	ldr	r2, [pc, #284]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d50:	4b46      	ldr	r3, [pc, #280]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001d58:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	791b      	ldrb	r3, [r3, #4]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d108      	bne.n	8001d74 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) << 
 8001d62:	4942      	ldr	r1, [pc, #264]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	3b01      	subs	r3, #1
 8001d6e:	041b      	lsls	r3, r3, #16
 8001d70:	4313      	orrs	r3, r2
 8001d72:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001d74:	4a3d      	ldr	r2, [pc, #244]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d76:	4b3d      	ldr	r3, [pc, #244]	; (8001e6c <HAL_DFSDM_ChannelInit+0x17c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001d7e:	6013      	str	r3, [r2, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	6812      	ldr	r2, [r2, #0]
 8001d8a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8001d8e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6812      	ldr	r2, [r2, #0]
 8001d98:	6811      	ldr	r1, [r2, #0]
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	6910      	ldr	r0, [r2, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6952      	ldr	r2, [r2, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001da2:	4310      	orrs	r0, r2
                                        hdfsdm_channel->Init.Input.Pins);
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	6992      	ldr	r2, [r2, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8001da8:	4302      	orrs	r2, r0
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8001daa:	430a      	orrs	r2, r1
 8001dac:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6812      	ldr	r2, [r2, #0]
 8001db6:	6812      	ldr	r2, [r2, #0]
 8001db8:	f022 020f 	bic.w	r2, r2, #15
 8001dbc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	6812      	ldr	r2, [r2, #0]
 8001dc6:	6811      	ldr	r1, [r2, #0]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	69d0      	ldr	r0, [r2, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6a12      	ldr	r2, [r2, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8001dd0:	4302      	orrs	r2, r0
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	6892      	ldr	r2, [r2, #8]
 8001de0:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8001de4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6812      	ldr	r2, [r2, #0]
 8001dee:	6891      	ldr	r1, [r2, #8]
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6a50      	ldr	r0, [r2, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001df8:	3a01      	subs	r2, #1
 8001dfa:	0412      	lsls	r2, r2, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8001dfc:	4302      	orrs	r2, r0
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	6852      	ldr	r2, [r2, #4]
 8001e0c:	f002 0207 	and.w	r2, r2, #7
 8001e10:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6812      	ldr	r2, [r2, #0]
 8001e1a:	6851      	ldr	r1, [r2, #4]
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001e20:	0210      	lsls	r0, r2, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001e26:	00d2      	lsls	r2, r2, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8001e28:	4302      	orrs	r2, r0
 8001e2a:	430a      	orrs	r2, r1
 8001e2c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	6812      	ldr	r2, [r2, #0]
 8001e38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e3c:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f000 f9fe 	bl	800224c <DFSDM_GetChannelFromInstance>
 8001e50:	4601      	mov	r1, r0
 8001e52:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <HAL_DFSDM_ChannelInit+0x174>)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3708      	adds	r7, #8
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	20000124 	.word	0x20000124
 8001e68:	20000120 	.word	0x20000120
 8001e6c:	40016000 	.word	0x40016000

08001e70 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e0ca      	b.n	8002018 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a66      	ldr	r2, [pc, #408]	; (8002020 <HAL_DFSDM_FilterInit+0x1b0>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d109      	bne.n	8001ea0 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d003      	beq.n	8001e9c <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d101      	bne.n	8001ea0 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e0bb      	b.n	8002018 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f004 ff2b 	bl	8006d14 <HAL_DFSDM_FilterMspInit>

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001ecc:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	7a1b      	ldrb	r3, [r3, #8]
 8001ed2:	2b01      	cmp	r3, #1
 8001ed4:	d108      	bne.n	8001ee8 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6812      	ldr	r2, [r2, #0]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	e007      	b.n	8001ef8 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	6812      	ldr	r2, [r2, #0]
 8001ef0:	6812      	ldr	r2, [r2, #0]
 8001ef2:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001ef6:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	7a5b      	ldrb	r3, [r3, #9]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d108      	bne.n	8001f12 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	e007      	b.n	8001f22 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	6812      	ldr	r2, [r2, #0]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001f20:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8001f30:	f023 0308 	bic.w	r3, r3, #8
 8001f34:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d108      	bne.n	8001f50 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	6811      	ldr	r1, [r2, #0]
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	6952      	ldr	r2, [r2, #20]
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	7c1b      	ldrb	r3, [r3, #16]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d108      	bne.n	8001f6a <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	6812      	ldr	r2, [r2, #0]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	f042 0210 	orr.w	r2, r2, #16
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	e007      	b.n	8001f7a <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	f022 0210 	bic.w	r2, r2, #16
 8001f78:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	7c5b      	ldrb	r3, [r3, #17]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d108      	bne.n	8001f94 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	f042 0220 	orr.w	r2, r2, #32
 8001f90:	601a      	str	r2, [r3, #0]
 8001f92:	e007      	b.n	8001fa4 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	f022 0220 	bic.w	r2, r2, #32
 8001fa2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8001fb2:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8001fb6:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	6812      	ldr	r2, [r2, #0]
 8001fc0:	6951      	ldr	r1, [r2, #20]
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	69d0      	ldr	r0, [r2, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6a12      	ldr	r2, [r2, #32]
 8001fca:	3a01      	subs	r2, #1
 8001fcc:	0412      	lsls	r2, r2, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001fce:	4310      	orrs	r0, r2
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fd4:	3a01      	subs	r2, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 8001fd6:	4302      	orrs	r2, r0
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	68da      	ldr	r2, [r3, #12]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	699a      	ldr	r2, [r3, #24]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7c1a      	ldrb	r2, [r3, #16]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6812      	ldr	r2, [r2, #0]
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	f042 0201 	orr.w	r2, r2, #1
 800200c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40016100 	.word	0x40016100

08002024 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002024:	b480      	push	{r7}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002030:	2300      	movs	r3, #0
 8002032:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800203a:	2b00      	cmp	r3, #0
 800203c:	d02e      	beq.n	800209c <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002044:	2bff      	cmp	r3, #255	; 0xff
 8002046:	d029      	beq.n	800209c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002056:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800205a:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b01      	cmp	r3, #1
 8002060:	d10d      	bne.n	800207e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	6811      	ldr	r1, [r2, #0]
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	0212      	lsls	r2, r2, #8
 8002070:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002074:	430a      	orrs	r2, r1
 8002076:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	e00a      	b.n	8002094 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	6812      	ldr	r2, [r2, #0]
 8002086:	6811      	ldr	r1, [r2, #0]
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	0212      	lsls	r2, r2, #8
 800208c:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002090:	430a      	orrs	r2, r1
 8002092:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	631a      	str	r2, [r3, #48]	; 0x30
 800209a:	e001      	b.n	80020a0 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 80020a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	371c      	adds	r7, #28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
	...

080020b0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0))
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d102      	bne.n	80020d2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	75fb      	strb	r3, [r7, #23]
 80020d0:	e064      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80020e0:	d002      	beq.n	80020e8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	75fb      	strb	r3, [r7, #23]
 80020e6:	e059      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10e      	bne.n	800210e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10a      	bne.n	800210e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d105      	bne.n	800210e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d002      	beq.n	800210e <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1))
  {
    status = HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	75fb      	strb	r3, [r7, #23]
 800210c:	e046      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10b      	bne.n	800212e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800211a:	2b00      	cmp	r3, #0
 800211c:	d107      	bne.n	800212e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002122:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002124:	2b20      	cmp	r3, #32
 8002126:	d102      	bne.n	800212e <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	75fb      	strb	r3, [r7, #23]
 800212c:	e036      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002134:	2b01      	cmp	r3, #1
 8002136:	d004      	beq.n	8002142 <HAL_DFSDM_FilterRegularStart_DMA+0x92>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800213e:	2b03      	cmp	r3, #3
 8002140:	d12a      	bne.n	8002198 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002146:	4a18      	ldr	r2, [pc, #96]	; (80021a8 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8002148:	62da      	str	r2, [r3, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214e:	4a17      	ldr	r2, [pc, #92]	; (80021ac <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8002150:	635a      	str	r2, [r3, #52]	; 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800215a:	69d2      	ldr	r2, [r2, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 800215c:	2a20      	cmp	r2, #32
 800215e:	d101      	bne.n	8002164 <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 8002160:	4a13      	ldr	r2, [pc, #76]	; (80021b0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8002162:	e000      	b.n	8002166 <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 8002164:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002166:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	331c      	adds	r3, #28
 8002172:	4619      	mov	r1, r3
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	f000 f9d0 	bl	800251c <HAL_DMA_Start_IT>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	22ff      	movs	r2, #255	; 0xff
 8002186:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800218e:	e005      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002190:	68f8      	ldr	r0, [r7, #12]
 8002192:	f000 f8af 	bl	80022f4 <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002196:	e001      	b.n	800219c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 800219c:	7dfb      	ldrb	r3, [r7, #23]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	0800220d 	.word	0x0800220d
 80021ac:	08002229 	.word	0x08002229
 80021b0:	080021f1 	.word	0x080021f1

080021b4 <HAL_DFSDM_FilterRegConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvCpltCallback could be implemented in the user file.
   */
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback. 
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback. 
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021fc:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f7ff ffe2 	bl	80021c8 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
}
 8002204:	bf00      	nop
 8002206:	3710      	adds	r7, #16
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)   
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002218:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f7ff ffca 	bl	80021b4 <HAL_DFSDM_FilterRegConvCpltCallback>
}
 8002220:	bf00      	nop
 8002222:	3710      	adds	r7, #16
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <DFSDM_DMAError>:
  * @brief  DMA error callback. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002234:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2203      	movs	r2, #3
 800223a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f7ff ffcd 	bl	80021dc <HAL_DFSDM_FilterErrorCallback>
}
 8002242:	bf00      	nop
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t channel = 0xFF;
 8002254:	23ff      	movs	r3, #255	; 0xff
 8002256:	60fb      	str	r3, [r7, #12]
  
  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a1e      	ldr	r2, [pc, #120]	; (80022d4 <DFSDM_GetChannelFromInstance+0x88>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d102      	bne.n	8002266 <DFSDM_GetChannelFromInstance+0x1a>
  {
    channel = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	e02f      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel1)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a1b      	ldr	r2, [pc, #108]	; (80022d8 <DFSDM_GetChannelFromInstance+0x8c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d102      	bne.n	8002274 <DFSDM_GetChannelFromInstance+0x28>
  {
    channel = 1;
 800226e:	2301      	movs	r3, #1
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e028      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a19      	ldr	r2, [pc, #100]	; (80022dc <DFSDM_GetChannelFromInstance+0x90>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d102      	bne.n	8002282 <DFSDM_GetChannelFromInstance+0x36>
  {
    channel = 2;
 800227c:	2302      	movs	r3, #2
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	e021      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel3)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a16      	ldr	r2, [pc, #88]	; (80022e0 <DFSDM_GetChannelFromInstance+0x94>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d102      	bne.n	8002290 <DFSDM_GetChannelFromInstance+0x44>
  {
    channel = 3;
 800228a:	2303      	movs	r3, #3
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	e01a      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if(Instance == DFSDM1_Channel4)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a14      	ldr	r2, [pc, #80]	; (80022e4 <DFSDM_GetChannelFromInstance+0x98>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d102      	bne.n	800229e <DFSDM_GetChannelFromInstance+0x52>
  {
    channel = 4;
 8002298:	2304      	movs	r3, #4
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e013      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel5)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <DFSDM_GetChannelFromInstance+0x9c>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d102      	bne.n	80022ac <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 5;
 80022a6:	2305      	movs	r3, #5
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	e00c      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel6)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a0f      	ldr	r2, [pc, #60]	; (80022ec <DFSDM_GetChannelFromInstance+0xa0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d102      	bne.n	80022ba <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 6;
 80022b4:	2306      	movs	r3, #6
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	e005      	b.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  }
  else if(Instance == DFSDM1_Channel7)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <DFSDM_GetChannelFromInstance+0xa4>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d101      	bne.n	80022c6 <DFSDM_GetChannelFromInstance+0x7a>
  {
    channel = 7;
 80022c2:	2307      	movs	r3, #7
 80022c4:	60fb      	str	r3, [r7, #12]
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return channel;
 80022c6:	68fb      	ldr	r3, [r7, #12]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	40016000 	.word	0x40016000
 80022d8:	40016020 	.word	0x40016020
 80022dc:	40016040 	.word	0x40016040
 80022e0:	40016060 	.word	0x40016060
 80022e4:	40016080 	.word	0x40016080
 80022e8:	400160a0 	.word	0x400160a0
 80022ec:	400160c0 	.word	0x400160c0
 80022f0:	400160e0 	.word	0x400160e0

080022f4 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002300:	2b00      	cmp	r3, #0
 8002302:	d108      	bne.n	8002316 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	6812      	ldr	r2, [r2, #0]
 800230c:	6812      	ldr	r2, [r2, #0]
 800230e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	e033      	b.n	800237e <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	6812      	ldr	r2, [r2, #0]
 8002320:	f022 0201 	bic.w	r2, r2, #1
 8002324:	601a      	str	r2, [r3, #0]
    
    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002334:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	6812      	ldr	r2, [r2, #0]
 800233e:	6812      	ldr	r2, [r2, #0]
 8002340:	f042 0201 	orr.w	r2, r2, #1
 8002344:	601a      	str	r2, [r3, #0]
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800234c:	2b03      	cmp	r3, #3
 800234e:	d116      	bne.n	800237e <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002354:	2b00      	cmp	r3, #0
 8002356:	d107      	bne.n	8002368 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	6812      	ldr	r2, [r2, #0]
 8002362:	f042 0202 	orr.w	r2, r2, #2
 8002366:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 800236e:	2b01      	cmp	r3, #1
 8002370:	d102      	bne.n	8002378 <DFSDM_RegConvStart+0x84>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002376:	e000      	b.n	800237a <DFSDM_RegConvStart+0x86>
 8002378:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <DFSDM_RegConvStart+0x98>
 8002388:	2202      	movs	r2, #2
 800238a:	e000      	b.n	800238e <DFSDM_RegConvStart+0x9a>
 800238c:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e09c      	b.n	80024f0 <HAL_DMA_Init+0x150>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b4f      	ldr	r3, [pc, #316]	; (80024fc <HAL_DMA_Init+0x15c>)
 80023be:	429a      	cmp	r2, r3
 80023c0:	d80f      	bhi.n	80023e2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <HAL_DMA_Init+0x160>)
 80023ca:	4413      	add	r3, r2
 80023cc:	4a4d      	ldr	r2, [pc, #308]	; (8002504 <HAL_DMA_Init+0x164>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	091b      	lsrs	r3, r3, #4
 80023d4:	009a      	lsls	r2, r3, #2
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a4a      	ldr	r2, [pc, #296]	; (8002508 <HAL_DMA_Init+0x168>)
 80023de:	641a      	str	r2, [r3, #64]	; 0x40
 80023e0:	e00e      	b.n	8002400 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b48      	ldr	r3, [pc, #288]	; (800250c <HAL_DMA_Init+0x16c>)
 80023ea:	4413      	add	r3, r2
 80023ec:	4a45      	ldr	r2, [pc, #276]	; (8002504 <HAL_DMA_Init+0x164>)
 80023ee:	fba2 2303 	umull	r2, r3, r2, r3
 80023f2:	091b      	lsrs	r3, r3, #4
 80023f4:	009a      	lsls	r2, r3, #2
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a44      	ldr	r2, [pc, #272]	; (8002510 <HAL_DMA_Init+0x170>)
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800241a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002424:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002430:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	699b      	ldr	r3, [r3, #24]
 8002436:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	4313      	orrs	r3, r2
 8002448:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800245a:	d031      	beq.n	80024c0 <HAL_DMA_Init+0x120>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002460:	4a29      	ldr	r2, [pc, #164]	; (8002508 <HAL_DMA_Init+0x168>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d116      	bne.n	8002494 <HAL_DMA_Init+0xf4>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8002466:	492b      	ldr	r1, [pc, #172]	; (8002514 <HAL_DMA_Init+0x174>)
 8002468:	4b2a      	ldr	r3, [pc, #168]	; (8002514 <HAL_DMA_Init+0x174>)
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002470:	200f      	movs	r0, #15
 8002472:	fa00 f303 	lsl.w	r3, r0, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	4013      	ands	r3, r2
 800247a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 800247c:	4825      	ldr	r0, [pc, #148]	; (8002514 <HAL_DMA_Init+0x174>)
 800247e:	4b25      	ldr	r3, [pc, #148]	; (8002514 <HAL_DMA_Init+0x174>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6859      	ldr	r1, [r3, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	fa01 f303 	lsl.w	r3, r1, r3
 800248e:	4313      	orrs	r3, r2
 8002490:	6003      	str	r3, [r0, #0]
 8002492:	e015      	b.n	80024c0 <HAL_DMA_Init+0x120>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << hdma->ChannelIndex);
 8002494:	4920      	ldr	r1, [pc, #128]	; (8002518 <HAL_DMA_Init+0x178>)
 8002496:	4b20      	ldr	r3, [pc, #128]	; (8002518 <HAL_DMA_Init+0x178>)
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249e:	200f      	movs	r0, #15
 80024a0:	fa00 f303 	lsl.w	r3, r0, r3
 80024a4:	43db      	mvns	r3, r3
 80024a6:	4013      	ands	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex));
 80024aa:	481b      	ldr	r0, [pc, #108]	; (8002518 <HAL_DMA_Init+0x178>)
 80024ac:	4b1a      	ldr	r3, [pc, #104]	; (8002518 <HAL_DMA_Init+0x178>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6859      	ldr	r1, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b8:	fa01 f303 	lsl.w	r3, r1, r3
 80024bc:	4313      	orrs	r3, r2
 80024be:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2200      	movs	r2, #0
 80024d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2200      	movs	r2, #0
 80024dc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40020407 	.word	0x40020407
 8002500:	bffdfff8 	.word	0xbffdfff8
 8002504:	cccccccd 	.word	0xcccccccd
 8002508:	40020000 	.word	0x40020000
 800250c:	bffdfbf8 	.word	0xbffdfbf8
 8002510:	40020400 	.word	0x40020400
 8002514:	400200a8 	.word	0x400200a8
 8002518:	400204a8 	.word	0x400204a8

0800251c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b086      	sub	sp, #24
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
 8002528:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800252a:	2300      	movs	r3, #0
 800252c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002534:	2b01      	cmp	r3, #1
 8002536:	d101      	bne.n	800253c <HAL_DMA_Start_IT+0x20>
 8002538:	2302      	movs	r3, #2
 800253a:	e04b      	b.n	80025d4 <HAL_DMA_Start_IT+0xb8>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d13a      	bne.n	80025c6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2202      	movs	r2, #2
 8002554:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	6812      	ldr	r2, [r2, #0]
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	f022 0201 	bic.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	68b9      	ldr	r1, [r7, #8]
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f945 	bl	8002804 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	2b00      	cmp	r3, #0
 8002580:	d008      	beq.n	8002594 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	6812      	ldr	r2, [r2, #0]
 800258a:	6812      	ldr	r2, [r2, #0]
 800258c:	f042 020e 	orr.w	r2, r2, #14
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e00f      	b.n	80025b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	6812      	ldr	r2, [r2, #0]
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	f022 0204 	bic.w	r2, r2, #4
 80025a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	6812      	ldr	r2, [r2, #0]
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	f042 020a 	orr.w	r2, r2, #10
 80025b2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	f042 0201 	orr.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e005      	b.n	80025d2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80025ce:	2302      	movs	r3, #2
 80025d0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80025d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral handle */
  if(NULL == hdma)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_DMA_Abort+0x16>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e020      	b.n	8002634 <HAL_DMA_Abort+0x58>
  }

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	f022 020e 	bic.w	r2, r2, #14
 8002600:	601a      	str	r2, [r3, #0]
  /* disable the DMAMUX sync overrun IT*/
  hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	6812      	ldr	r2, [r2, #0]
 800260c:	f022 0201 	bic.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f202 	lsl.w	r2, r1, r2
 8002620:	605a      	str	r2, [r3, #4]
  }

#endif /* DMAMUX1 */

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8002632:	7bfb      	ldrb	r3, [r7, #15]
}
 8002634:	4618      	mov	r0, r3
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002648:	2300      	movs	r3, #0
 800264a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d005      	beq.n	8002664 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2204      	movs	r2, #4
 800265c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e027      	b.n	80026b4 <HAL_DMA_Abort_IT+0x74>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	f022 020e 	bic.w	r2, r2, #14
 8002672:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	6812      	ldr	r2, [r2, #0]
 800267e:	f022 0201 	bic.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800268c:	2101      	movs	r1, #1
 800268e:	fa01 f202 	lsl.w	r2, r1, r2
 8002692:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_DMA_Abort_IT+0x74>
    {
      hdma->XferAbortCallback(hdma);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	4798      	blx	r3
    }
  }
  return status;
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b084      	sub	sp, #16
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	2204      	movs	r2, #4
 80026dc:	409a      	lsls	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d024      	beq.n	8002730 <HAL_DMA_IRQHandler+0x72>
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d01f      	beq.n	8002730 <HAL_DMA_IRQHandler+0x72>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0320 	and.w	r3, r3, #32
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d107      	bne.n	800270e <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	6812      	ldr	r2, [r2, #0]
 8002708:	f022 0204 	bic.w	r2, r2, #4
 800270c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << hdma->ChannelIndex);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002716:	2104      	movs	r1, #4
 8002718:	fa01 f202 	lsl.w	r2, r1, r2
 800271c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	2b00      	cmp	r3, #0
 8002724:	d069      	beq.n	80027fa <HAL_DMA_IRQHandler+0x13c>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800272e:	e064      	b.n	80027fa <HAL_DMA_IRQHandler+0x13c>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002734:	2202      	movs	r2, #2
 8002736:	409a      	lsls	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4013      	ands	r3, r2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d02c      	beq.n	800279a <HAL_DMA_IRQHandler+0xdc>
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d027      	beq.n	800279a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d10b      	bne.n	8002770 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	6812      	ldr	r2, [r2, #0]
 8002760:	6812      	ldr	r2, [r2, #0]
 8002762:	f022 020a 	bic.w	r2, r2, #10
 8002766:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << hdma->ChannelIndex);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002778:	2102      	movs	r1, #2
 800277a:	fa01 f202 	lsl.w	r2, r1, r2
 800277e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278c:	2b00      	cmp	r3, #0
 800278e:	d034      	beq.n	80027fa <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002798:	e02f      	b.n	80027fa <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279e:	2208      	movs	r2, #8
 80027a0:	409a      	lsls	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d028      	beq.n	80027fc <HAL_DMA_IRQHandler+0x13e>
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	f003 0308 	and.w	r3, r3, #8
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d023      	beq.n	80027fc <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6812      	ldr	r2, [r2, #0]
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	f022 020e 	bic.w	r2, r2, #14
 80027c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80027cc:	2101      	movs	r1, #1
 80027ce:	fa01 f202 	lsl.w	r2, r1, r2
 80027d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d004      	beq.n	80027fc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
    }
  }
  return;
 80027fa:	bf00      	nop
 80027fc:	bf00      	nop
}
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	68fa      	ldr	r2, [r7, #12]
 8002818:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800281a:	2101      	movs	r1, #1
 800281c:	fa01 f202 	lsl.w	r2, r1, r2
 8002820:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	683a      	ldr	r2, [r7, #0]
 8002828:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2b10      	cmp	r3, #16
 8002830:	d108      	bne.n	8002844 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002842:	e007      	b.n	8002854 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	60da      	str	r2, [r3, #12]
}
 8002854:	bf00      	nop
 8002856:	3714      	adds	r7, #20
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002860:	b480      	push	{r7}
 8002862:	b087      	sub	sp, #28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800286a:	2300      	movs	r3, #0
 800286c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002876:	e17f      	b.n	8002b78 <HAL_GPIO_Init+0x318>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	2101      	movs	r1, #1
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	4013      	ands	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 8171 	beq.w	8002b72 <HAL_GPIO_Init+0x312>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b02      	cmp	r3, #2
 8002896:	d003      	beq.n	80028a0 <HAL_GPIO_Init+0x40>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b12      	cmp	r3, #18
 800289e:	d123      	bne.n	80028e8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	08da      	lsrs	r2, r3, #3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3208      	adds	r2, #8
 80028a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028ac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	220f      	movs	r2, #15
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	43db      	mvns	r3, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	691a      	ldr	r2, [r3, #16]
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	f003 0307 	and.w	r3, r3, #7
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	693a      	ldr	r2, [r7, #16]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	08da      	lsrs	r2, r3, #3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3208      	adds	r2, #8
 80028e2:	6939      	ldr	r1, [r7, #16]
 80028e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	fa02 f303 	lsl.w	r3, r2, r3
 80028f8:	43db      	mvns	r3, r3
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	4013      	ands	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f003 0203 	and.w	r2, r3, #3
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	4313      	orrs	r3, r2
 8002914:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d00b      	beq.n	800293c <HAL_GPIO_Init+0xdc>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	2b02      	cmp	r3, #2
 800292a:	d007      	beq.n	800293c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002930:	2b11      	cmp	r3, #17
 8002932:	d003      	beq.n	800293c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b12      	cmp	r3, #18
 800293a:	d130      	bne.n	800299e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	4013      	ands	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	68da      	ldr	r2, [r3, #12]
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002972:	2201      	movs	r2, #1
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4013      	ands	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	091b      	lsrs	r3, r3, #4
 8002988:	f003 0201 	and.w	r2, r3, #1
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	693a      	ldr	r2, [r7, #16]
 800299c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f003 0303 	and.w	r3, r3, #3
 80029a6:	2b03      	cmp	r3, #3
 80029a8:	d118      	bne.n	80029dc <HAL_GPIO_Init+0x17c>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029b0:	2201      	movs	r2, #1
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	693a      	ldr	r2, [r7, #16]
 80029bc:	4013      	ands	r3, r2
 80029be:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	08db      	lsrs	r3, r3, #3
 80029c6:	f003 0201 	and.w	r2, r3, #1
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	2203      	movs	r2, #3
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43db      	mvns	r3, r3
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4013      	ands	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 80ac 	beq.w	8002b72 <HAL_GPIO_Init+0x312>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1a:	4a5e      	ldr	r2, [pc, #376]	; (8002b94 <HAL_GPIO_Init+0x334>)
 8002a1c:	4b5d      	ldr	r3, [pc, #372]	; (8002b94 <HAL_GPIO_Init+0x334>)
 8002a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	6613      	str	r3, [r2, #96]	; 0x60
 8002a26:	4b5b      	ldr	r3, [pc, #364]	; (8002b94 <HAL_GPIO_Init+0x334>)
 8002a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a32:	4a59      	ldr	r2, [pc, #356]	; (8002b98 <HAL_GPIO_Init+0x338>)
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	3302      	adds	r3, #2
 8002a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	220f      	movs	r2, #15
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43db      	mvns	r3, r3
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4013      	ands	r3, r2
 8002a54:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002a5c:	d025      	beq.n	8002aaa <HAL_GPIO_Init+0x24a>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a4e      	ldr	r2, [pc, #312]	; (8002b9c <HAL_GPIO_Init+0x33c>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d01f      	beq.n	8002aa6 <HAL_GPIO_Init+0x246>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a4d      	ldr	r2, [pc, #308]	; (8002ba0 <HAL_GPIO_Init+0x340>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d019      	beq.n	8002aa2 <HAL_GPIO_Init+0x242>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a4c      	ldr	r2, [pc, #304]	; (8002ba4 <HAL_GPIO_Init+0x344>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d013      	beq.n	8002a9e <HAL_GPIO_Init+0x23e>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	4a4b      	ldr	r2, [pc, #300]	; (8002ba8 <HAL_GPIO_Init+0x348>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00d      	beq.n	8002a9a <HAL_GPIO_Init+0x23a>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4a4a      	ldr	r2, [pc, #296]	; (8002bac <HAL_GPIO_Init+0x34c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d007      	beq.n	8002a96 <HAL_GPIO_Init+0x236>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a49      	ldr	r2, [pc, #292]	; (8002bb0 <HAL_GPIO_Init+0x350>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d101      	bne.n	8002a92 <HAL_GPIO_Init+0x232>
 8002a8e:	2306      	movs	r3, #6
 8002a90:	e00c      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002a92:	2307      	movs	r3, #7
 8002a94:	e00a      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002a96:	2305      	movs	r3, #5
 8002a98:	e008      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002a9a:	2304      	movs	r3, #4
 8002a9c:	e006      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e004      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	e002      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e000      	b.n	8002aac <HAL_GPIO_Init+0x24c>
 8002aaa:	2300      	movs	r3, #0
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	f002 0203 	and.w	r2, r2, #3
 8002ab2:	0092      	lsls	r2, r2, #2
 8002ab4:	4093      	lsls	r3, r2
 8002ab6:	693a      	ldr	r2, [r7, #16]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002abc:	4936      	ldr	r1, [pc, #216]	; (8002b98 <HAL_GPIO_Init+0x338>)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	089b      	lsrs	r3, r3, #2
 8002ac2:	3302      	adds	r3, #2
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002aca:	4b3a      	ldr	r3, [pc, #232]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d003      	beq.n	8002aee <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002ae6:	693a      	ldr	r2, [r7, #16]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aee:	4a31      	ldr	r2, [pc, #196]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002af4:	4b2f      	ldr	r3, [pc, #188]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	43db      	mvns	r3, r3
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	4013      	ands	r3, r2
 8002b02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b18:	4a26      	ldr	r2, [pc, #152]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b1e:	4b25      	ldr	r3, [pc, #148]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	43db      	mvns	r3, r3
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_Init+0x2e2>
        {
          temp |= iocurrent;
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b42:	4a1c      	ldr	r2, [pc, #112]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b48:	4b1a      	ldr	r3, [pc, #104]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	43db      	mvns	r3, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4013      	ands	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_GPIO_Init+0x30c>
        {
          temp |= iocurrent;
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b6c:	4a11      	ldr	r2, [pc, #68]	; (8002bb4 <HAL_GPIO_Init+0x354>)
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	3301      	adds	r3, #1
 8002b76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	f47f ae78 	bne.w	8002878 <HAL_GPIO_Init+0x18>
  }
}
 8002b88:	bf00      	nop
 8002b8a:	371c      	adds	r7, #28
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40010000 	.word	0x40010000
 8002b9c:	48000400 	.word	0x48000400
 8002ba0:	48000800 	.word	0x48000800
 8002ba4:	48000c00 	.word	0x48000c00
 8002ba8:	48001000 	.word	0x48001000
 8002bac:	48001400 	.word	0x48001400
 8002bb0:	48001800 	.word	0x48001800
 8002bb4:	40010400 	.word	0x40010400

08002bb8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8002bce:	e0cd      	b.n	8002d6c <HAL_GPIO_DeInit+0x1b4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	409a      	lsls	r2, r3
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 80c1 	beq.w	8002d66 <HAL_GPIO_DeInit+0x1ae>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2103      	movs	r1, #3
 8002bee:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf2:	431a      	orrs	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	08da      	lsrs	r2, r3, #3
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	08d9      	lsrs	r1, r3, #3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3108      	adds	r1, #8
 8002c04:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	200f      	movs	r0, #15
 8002c12:	fa00 f303 	lsl.w	r3, r0, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	4019      	ands	r1, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	3208      	adds	r2, #8
 8002c1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	689a      	ldr	r2, [r3, #8]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2103      	movs	r1, #3
 8002c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	401a      	ands	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	2101      	movs	r1, #1
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	fa01 f303 	lsl.w	r3, r1, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	401a      	ands	r2, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	2103      	movs	r1, #3
 8002c56:	fa01 f303 	lsl.w	r3, r1, r3
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	401a      	ands	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c66:	2101      	movs	r1, #1
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	401a      	ands	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
 8002c76:	4a44      	ldr	r2, [pc, #272]	; (8002d88 <HAL_GPIO_DeInit+0x1d0>)
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	089b      	lsrs	r3, r3, #2
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c82:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	220f      	movs	r2, #15
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	4013      	ands	r3, r2
 8002c96:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c9e:	d025      	beq.n	8002cec <HAL_GPIO_DeInit+0x134>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a3a      	ldr	r2, [pc, #232]	; (8002d8c <HAL_GPIO_DeInit+0x1d4>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d01f      	beq.n	8002ce8 <HAL_GPIO_DeInit+0x130>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a39      	ldr	r2, [pc, #228]	; (8002d90 <HAL_GPIO_DeInit+0x1d8>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d019      	beq.n	8002ce4 <HAL_GPIO_DeInit+0x12c>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a38      	ldr	r2, [pc, #224]	; (8002d94 <HAL_GPIO_DeInit+0x1dc>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d013      	beq.n	8002ce0 <HAL_GPIO_DeInit+0x128>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a37      	ldr	r2, [pc, #220]	; (8002d98 <HAL_GPIO_DeInit+0x1e0>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d00d      	beq.n	8002cdc <HAL_GPIO_DeInit+0x124>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a36      	ldr	r2, [pc, #216]	; (8002d9c <HAL_GPIO_DeInit+0x1e4>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d007      	beq.n	8002cd8 <HAL_GPIO_DeInit+0x120>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a35      	ldr	r2, [pc, #212]	; (8002da0 <HAL_GPIO_DeInit+0x1e8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d101      	bne.n	8002cd4 <HAL_GPIO_DeInit+0x11c>
 8002cd0:	2306      	movs	r3, #6
 8002cd2:	e00c      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002cd4:	2307      	movs	r3, #7
 8002cd6:	e00a      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002cd8:	2305      	movs	r3, #5
 8002cda:	e008      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002cdc:	2304      	movs	r3, #4
 8002cde:	e006      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e004      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	e002      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e000      	b.n	8002cee <HAL_GPIO_DeInit+0x136>
 8002cec:	2300      	movs	r3, #0
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	f002 0203 	and.w	r2, r2, #3
 8002cf4:	0092      	lsls	r2, r2, #2
 8002cf6:	fa03 f202 	lsl.w	r2, r3, r2
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d132      	bne.n	8002d66 <HAL_GPIO_DeInit+0x1ae>
      {
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8002d00:	697b      	ldr	r3, [r7, #20]
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	220f      	movs	r2, #15
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002d10:	481d      	ldr	r0, [pc, #116]	; (8002d88 <HAL_GPIO_DeInit+0x1d0>)
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	089b      	lsrs	r3, r3, #2
 8002d16:	491c      	ldr	r1, [pc, #112]	; (8002d88 <HAL_GPIO_DeInit+0x1d0>)
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	0892      	lsrs	r2, r2, #2
 8002d1c:	3202      	adds	r2, #2
 8002d1e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	43d2      	mvns	r2, r2
 8002d26:	400a      	ands	r2, r1
 8002d28:	3302      	adds	r3, #2
 8002d2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~((uint32_t)iocurrent);
 8002d2e:	491d      	ldr	r1, [pc, #116]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d30:	4b1c      	ldr	r3, [pc, #112]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	43db      	mvns	r3, r3
 8002d38:	4013      	ands	r3, r2
 8002d3a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~((uint32_t)iocurrent);
 8002d3c:	4919      	ldr	r1, [pc, #100]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d3e:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	43db      	mvns	r3, r3
 8002d46:	4013      	ands	r3, r2
 8002d48:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~((uint32_t)iocurrent);
 8002d4a:	4916      	ldr	r1, [pc, #88]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	43db      	mvns	r3, r3
 8002d54:	4013      	ands	r3, r2
 8002d56:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~((uint32_t)iocurrent);
 8002d58:	4912      	ldr	r1, [pc, #72]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d5a:	4b12      	ldr	r3, [pc, #72]	; (8002da4 <HAL_GPIO_DeInit+0x1ec>)
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	4013      	ands	r3, r2
 8002d64:	60cb      	str	r3, [r1, #12]
      }
    }
    
    position++;
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != RESET)
 8002d6c:	683a      	ldr	r2, [r7, #0]
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	fa22 f303 	lsr.w	r3, r2, r3
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f47f af2b 	bne.w	8002bd0 <HAL_GPIO_DeInit+0x18>
  }
}
 8002d7a:	bf00      	nop
 8002d7c:	371c      	adds	r7, #28
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	40010000 	.word	0x40010000
 8002d8c:	48000400 	.word	0x48000400
 8002d90:	48000800 	.word	0x48000800
 8002d94:	48000c00 	.word	0x48000c00
 8002d98:	48001000 	.word	0x48001000
 8002d9c:	48001400 	.word	0x48001400
 8002da0:	48001800 	.word	0x48001800
 8002da4:	40010400 	.word	0x40010400

08002da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	807b      	strh	r3, [r7, #2]
 8002db4:	4613      	mov	r3, r2
 8002db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002db8:	787b      	ldrb	r3, [r7, #1]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d003      	beq.n	8002dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002dbe:	887a      	ldrh	r2, [r7, #2]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002dc4:	e002      	b.n	8002dcc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002dc6:	887a      	ldrh	r2, [r7, #2]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b082      	sub	sp, #8
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002de4:	695a      	ldr	r2, [r3, #20]
 8002de6:	88fb      	ldrh	r3, [r7, #6]
 8002de8:	4013      	ands	r3, r2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d006      	beq.n	8002dfc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dee:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002df0:	88fb      	ldrh	r3, [r7, #6]
 8002df2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002df4:	88fb      	ldrh	r3, [r7, #6]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f004 fb96 	bl	8007528 <HAL_GPIO_EXTI_Callback>
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40010400 	.word	0x40010400

08002e08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d101      	bne.n	8002e1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e080      	b.n	8002f1c <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d106      	bne.n	8002e34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f8a7 	bl	8002f82 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2224      	movs	r2, #36	; 0x24
 8002e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	6812      	ldr	r2, [r2, #0]
 8002e46:	f022 0201 	bic.w	r2, r2, #1
 8002e4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6852      	ldr	r2, [r2, #4]
 8002e54:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6812      	ldr	r2, [r2, #0]
 8002e62:	6892      	ldr	r2, [r2, #8]
 8002e64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d107      	bne.n	8002e82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6892      	ldr	r2, [r2, #8]
 8002e7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e7e:	609a      	str	r2, [r3, #8]
 8002e80:	e006      	b.n	8002e90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6892      	ldr	r2, [r2, #8]
 8002e8a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002e8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d104      	bne.n	8002ea2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ea0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002eb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	687a      	ldr	r2, [r7, #4]
 8002ebc:	6812      	ldr	r2, [r2, #0]
 8002ebe:	68d2      	ldr	r2, [r2, #12]
 8002ec0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ec4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	687a      	ldr	r2, [r7, #4]
 8002ecc:	6911      	ldr	r1, [r2, #16]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6952      	ldr	r2, [r2, #20]
 8002ed2:	4311      	orrs	r1, r2
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	6992      	ldr	r2, [r2, #24]
 8002ed8:	0212      	lsls	r2, r2, #8
 8002eda:	430a      	orrs	r2, r1
 8002edc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	69d1      	ldr	r1, [r2, #28]
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6a12      	ldr	r2, [r2, #32]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	f042 0201 	orr.w	r2, r2, #1
 8002efc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2200      	movs	r2, #0
 8002f02:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2220      	movs	r2, #32
 8002f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2200      	movs	r2, #0
 8002f10:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3708      	adds	r7, #8
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e021      	b.n	8002f7a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2224      	movs	r2, #36	; 0x24
 8002f3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6812      	ldr	r2, [r2, #0]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	f022 0201 	bic.w	r2, r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f821 	bl	8002f96 <HAL_I2C_MspDeInit>

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b083      	sub	sp, #12
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002f96:	b480      	push	{r7}
 8002f98:	b083      	sub	sp, #12
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b088      	sub	sp, #32
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	4608      	mov	r0, r1
 8002fb6:	4611      	mov	r1, r2
 8002fb8:	461a      	mov	r2, r3
 8002fba:	4603      	mov	r3, r0
 8002fbc:	817b      	strh	r3, [r7, #10]
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	813b      	strh	r3, [r7, #8]
 8002fc2:	4613      	mov	r3, r2
 8002fc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b20      	cmp	r3, #32
 8002fd4:	f040 8109 	bne.w	80031ea <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <HAL_I2C_Mem_Write+0x38>
 8002fde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e101      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2C_Mem_Write+0x4a>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e0fa      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002ffe:	f7fe fcef 	bl	80019e0 <HAL_GetTick>
 8003002:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	9300      	str	r3, [sp, #0]
 8003008:	2319      	movs	r3, #25
 800300a:	2201      	movs	r2, #1
 800300c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f000 fb09 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e0e5      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2221      	movs	r2, #33	; 0x21
 8003024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2240      	movs	r2, #64	; 0x40
 800302c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a3a      	ldr	r2, [r7, #32]
 800303a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003040:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003048:	88f8      	ldrh	r0, [r7, #6]
 800304a:	893a      	ldrh	r2, [r7, #8]
 800304c:	8979      	ldrh	r1, [r7, #10]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	4603      	mov	r3, r0
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fa01 	bl	8003460 <I2C_RequestMemoryWrite>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00f      	beq.n	8003084 <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003068:	2b04      	cmp	r3, #4
 800306a:	d105      	bne.n	8003078 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e0b9      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e0b3      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003088:	b29b      	uxth	r3, r3
 800308a:	2bff      	cmp	r3, #255	; 0xff
 800308c:	d90e      	bls.n	80030ac <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	22ff      	movs	r2, #255	; 0xff
 8003092:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003098:	b2da      	uxtb	r2, r3
 800309a:	8979      	ldrh	r1, [r7, #10]
 800309c:	2300      	movs	r3, #0
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fbd3 	bl	8003850 <I2C_TransferConfig>
 80030aa:	e00f      	b.n	80030cc <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	8979      	ldrh	r1, [r7, #10]
 80030be:	2300      	movs	r3, #0
 80030c0:	9300      	str	r3, [sp, #0]
 80030c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 fbc2 	bl	8003850 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030d0:	68f8      	ldr	r0, [r7, #12]
 80030d2:	f000 fae3 	bl	800369c <I2C_WaitOnTXISFlagUntilTimeout>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d007      	beq.n	80030ec <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d101      	bne.n	80030e8 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e081      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e07f      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	1c58      	adds	r0, r3, #1
 80030f6:	68f9      	ldr	r1, [r7, #12]
 80030f8:	6248      	str	r0, [r1, #36]	; 0x24
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003102:	b29b      	uxth	r3, r3
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003110:	3b01      	subs	r3, #1
 8003112:	b29a      	uxth	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	2b00      	cmp	r3, #0
 800311e:	d135      	bne.n	800318c <HAL_I2C_Mem_Write+0x1e0>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003124:	b29b      	uxth	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d030      	beq.n	800318c <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003130:	2200      	movs	r2, #0
 8003132:	2180      	movs	r1, #128	; 0x80
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 fa77 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e053      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29b      	uxth	r3, r3
 800314a:	2bff      	cmp	r3, #255	; 0xff
 800314c:	d90e      	bls.n	800316c <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	22ff      	movs	r2, #255	; 0xff
 8003152:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003158:	b2da      	uxtb	r2, r3
 800315a:	8979      	ldrh	r1, [r7, #10]
 800315c:	2300      	movs	r3, #0
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fb73 	bl	8003850 <I2C_TransferConfig>
 800316a:	e00f      	b.n	800318c <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317a:	b2da      	uxtb	r2, r3
 800317c:	8979      	ldrh	r1, [r7, #10]
 800317e:	2300      	movs	r3, #0
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fb62 	bl	8003850 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003190:	b29b      	uxth	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d19a      	bne.n	80030cc <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f000 fabe 	bl	800371c <I2C_WaitOnSTOPFlagUntilTimeout>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d007      	beq.n	80031b6 <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e01c      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e01a      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2220      	movs	r2, #32
 80031bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6859      	ldr	r1, [r3, #4]
 80031c8:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <HAL_I2C_Mem_Write+0x248>)
 80031ca:	400b      	ands	r3, r1
 80031cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2220      	movs	r2, #32
 80031d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031e6:	2300      	movs	r3, #0
 80031e8:	e000      	b.n	80031ec <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80031ea:	2302      	movs	r3, #2
  }
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	fe00e800 	.word	0xfe00e800

080031f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af02      	add	r7, sp, #8
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	4608      	mov	r0, r1
 8003202:	4611      	mov	r1, r2
 8003204:	461a      	mov	r2, r3
 8003206:	4603      	mov	r3, r0
 8003208:	817b      	strh	r3, [r7, #10]
 800320a:	460b      	mov	r3, r1
 800320c:	813b      	strh	r3, [r7, #8]
 800320e:	4613      	mov	r3, r2
 8003210:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b20      	cmp	r3, #32
 8003220:	f040 8107 	bne.w	8003432 <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003224:	6a3b      	ldr	r3, [r7, #32]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <HAL_I2C_Mem_Read+0x38>
 800322a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800322c:	2b00      	cmp	r3, #0
 800322e:	d101      	bne.n	8003234 <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e0ff      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800323a:	2b01      	cmp	r3, #1
 800323c:	d101      	bne.n	8003242 <HAL_I2C_Mem_Read+0x4a>
 800323e:	2302      	movs	r3, #2
 8003240:	e0f8      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2201      	movs	r2, #1
 8003246:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800324a:	f7fe fbc9 	bl	80019e0 <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2319      	movs	r3, #25
 8003256:	2201      	movs	r2, #1
 8003258:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f000 f9e3 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e0e3      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2222      	movs	r2, #34	; 0x22
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2240      	movs	r2, #64	; 0x40
 8003278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	2200      	movs	r2, #0
 8003280:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a3a      	ldr	r2, [r7, #32]
 8003286:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800328c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003294:	88f8      	ldrh	r0, [r7, #6]
 8003296:	893a      	ldrh	r2, [r7, #8]
 8003298:	8979      	ldrh	r1, [r7, #10]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	4603      	mov	r3, r0
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f000 f93b 	bl	8003520 <I2C_RequestMemoryRead>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00f      	beq.n	80032d0 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b4:	2b04      	cmp	r3, #4
 80032b6:	d105      	bne.n	80032c4 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e0b7      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e0b1      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	2bff      	cmp	r3, #255	; 0xff
 80032d8:	d90e      	bls.n	80032f8 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	22ff      	movs	r2, #255	; 0xff
 80032de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	8979      	ldrh	r1, [r7, #10]
 80032e8:	4b54      	ldr	r3, [pc, #336]	; (800343c <HAL_I2C_Mem_Read+0x244>)
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032f0:	68f8      	ldr	r0, [r7, #12]
 80032f2:	f000 faad 	bl	8003850 <I2C_TransferConfig>
 80032f6:	e00f      	b.n	8003318 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003306:	b2da      	uxtb	r2, r3
 8003308:	8979      	ldrh	r1, [r7, #10]
 800330a:	4b4c      	ldr	r3, [pc, #304]	; (800343c <HAL_I2C_Mem_Read+0x244>)
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 fa9c 	bl	8003850 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800331e:	2200      	movs	r2, #0
 8003320:	2104      	movs	r1, #4
 8003322:	68f8      	ldr	r0, [r7, #12]
 8003324:	f000 f980 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e080      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	1c59      	adds	r1, r3, #1
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	6251      	str	r1, [r2, #36]	; 0x24
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	6812      	ldr	r2, [r2, #0]
 8003340:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003342:	b2d2      	uxtb	r2, r2
 8003344:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003364:	2b00      	cmp	r3, #0
 8003366:	d135      	bne.n	80033d4 <HAL_I2C_Mem_Read+0x1dc>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336c:	b29b      	uxth	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d030      	beq.n	80033d4 <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003378:	2200      	movs	r2, #0
 800337a:	2180      	movs	r1, #128	; 0x80
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 f953 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e053      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	2bff      	cmp	r3, #255	; 0xff
 8003394:	d90e      	bls.n	80033b4 <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	22ff      	movs	r2, #255	; 0xff
 800339a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	8979      	ldrh	r1, [r7, #10]
 80033a4:	2300      	movs	r3, #0
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 fa4f 	bl	8003850 <I2C_TransferConfig>
 80033b2:	e00f      	b.n	80033d4 <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	b2da      	uxtb	r2, r3
 80033c4:	8979      	ldrh	r1, [r7, #10]
 80033c6:	2300      	movs	r3, #0
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fa3e 	bl	8003850 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d19c      	bne.n	8003318 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 f99a 	bl	800371c <I2C_WaitOnSTOPFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d007      	beq.n	80033fe <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d101      	bne.n	80033fa <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e01c      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e01a      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2220      	movs	r2, #32
 8003404:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	6859      	ldr	r1, [r3, #4]
 8003410:	4b0b      	ldr	r3, [pc, #44]	; (8003440 <HAL_I2C_Mem_Read+0x248>)
 8003412:	400b      	ands	r3, r1
 8003414:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2220      	movs	r2, #32
 800341a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800342e:	2300      	movs	r3, #0
 8003430:	e000      	b.n	8003434 <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 8003432:	2302      	movs	r3, #2
  }
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	80002400 	.word	0x80002400
 8003440:	fe00e800 	.word	0xfe00e800

08003444 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003452:	b2db      	uxtb	r3, r3
}
 8003454:	4618      	mov	r0, r3
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af02      	add	r7, sp, #8
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	4608      	mov	r0, r1
 800346a:	4611      	mov	r1, r2
 800346c:	461a      	mov	r2, r3
 800346e:	4603      	mov	r3, r0
 8003470:	817b      	strh	r3, [r7, #10]
 8003472:	460b      	mov	r3, r1
 8003474:	813b      	strh	r3, [r7, #8]
 8003476:	4613      	mov	r3, r2
 8003478:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	b2da      	uxtb	r2, r3
 800347e:	8979      	ldrh	r1, [r7, #10]
 8003480:	4b26      	ldr	r3, [pc, #152]	; (800351c <I2C_RequestMemoryWrite+0xbc>)
 8003482:	9300      	str	r3, [sp, #0]
 8003484:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f9e1 	bl	8003850 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348e:	69fa      	ldr	r2, [r7, #28]
 8003490:	69b9      	ldr	r1, [r7, #24]
 8003492:	68f8      	ldr	r0, [r7, #12]
 8003494:	f000 f902 	bl	800369c <I2C_WaitOnTXISFlagUntilTimeout>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d007      	beq.n	80034ae <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d101      	bne.n	80034aa <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e034      	b.n	8003514 <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e032      	b.n	8003514 <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d105      	bne.n	80034c0 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	893a      	ldrh	r2, [r7, #8]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	629a      	str	r2, [r3, #40]	; 0x28
 80034be:	e01b      	b.n	80034f8 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	893a      	ldrh	r2, [r7, #8]
 80034c6:	0a12      	lsrs	r2, r2, #8
 80034c8:	b292      	uxth	r2, r2
 80034ca:	b2d2      	uxtb	r2, r2
 80034cc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034ce:	69fa      	ldr	r2, [r7, #28]
 80034d0:	69b9      	ldr	r1, [r7, #24]
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f8e2 	bl	800369c <I2C_WaitOnTXISFlagUntilTimeout>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d007      	beq.n	80034ee <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e2:	2b04      	cmp	r3, #4
 80034e4:	d101      	bne.n	80034ea <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e014      	b.n	8003514 <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e012      	b.n	8003514 <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	893a      	ldrh	r2, [r7, #8]
 80034f4:	b2d2      	uxtb	r2, r2
 80034f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2200      	movs	r2, #0
 8003500:	2180      	movs	r1, #128	; 0x80
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 f890 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e000      	b.n	8003514 <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3710      	adds	r7, #16
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	80002000 	.word	0x80002000

08003520 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	817b      	strh	r3, [r7, #10]
 8003532:	460b      	mov	r3, r1
 8003534:	813b      	strh	r3, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	8979      	ldrh	r1, [r7, #10]
 8003540:	4b26      	ldr	r3, [pc, #152]	; (80035dc <I2C_RequestMemoryRead+0xbc>)
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	2300      	movs	r3, #0
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f982 	bl	8003850 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800354c:	69fa      	ldr	r2, [r7, #28]
 800354e:	69b9      	ldr	r1, [r7, #24]
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f000 f8a3 	bl	800369c <I2C_WaitOnTXISFlagUntilTimeout>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003560:	2b04      	cmp	r3, #4
 8003562:	d101      	bne.n	8003568 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e034      	b.n	80035d2 <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e032      	b.n	80035d2 <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d105      	bne.n	800357e <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	893a      	ldrh	r2, [r7, #8]
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	629a      	str	r2, [r3, #40]	; 0x28
 800357c:	e01b      	b.n	80035b6 <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	893a      	ldrh	r2, [r7, #8]
 8003584:	0a12      	lsrs	r2, r2, #8
 8003586:	b292      	uxth	r2, r2
 8003588:	b2d2      	uxtb	r2, r2
 800358a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800358c:	69fa      	ldr	r2, [r7, #28]
 800358e:	69b9      	ldr	r1, [r7, #24]
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 f883 	bl	800369c <I2C_WaitOnTXISFlagUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a0:	2b04      	cmp	r3, #4
 80035a2:	d101      	bne.n	80035a8 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e014      	b.n	80035d2 <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e012      	b.n	80035d2 <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	893a      	ldrh	r2, [r7, #8]
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	2200      	movs	r2, #0
 80035be:	2140      	movs	r1, #64	; 0x40
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f000 f831 	bl	8003628 <I2C_WaitOnFlagUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d001      	beq.n	80035d0 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e000      	b.n	80035d2 <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	80002000 	.word	0x80002000

080035e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d103      	bne.n	80035fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2200      	movs	r2, #0
 80035fc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b01      	cmp	r3, #1
 800360a:	d007      	beq.n	800361c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	6992      	ldr	r2, [r2, #24]
 8003616:	f042 0201 	orr.w	r2, r2, #1
 800361a:	619a      	str	r2, [r3, #24]
  }
}
 800361c:	bf00      	nop
 800361e:	370c      	adds	r7, #12
 8003620:	46bd      	mov	sp, r7
 8003622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003626:	4770      	bx	lr

08003628 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	4613      	mov	r3, r2
 8003636:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003638:	e01c      	b.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d018      	beq.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d007      	beq.n	8003658 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003648:	f7fe f9ca 	bl	80019e0 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	1ad2      	subs	r2, r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	429a      	cmp	r2, r3
 8003656:	d90d      	bls.n	8003674 <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2220      	movs	r2, #32
 800365c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e00f      	b.n	8003694 <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699a      	ldr	r2, [r3, #24]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	401a      	ands	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	429a      	cmp	r2, r3
 8003682:	bf0c      	ite	eq
 8003684:	2301      	moveq	r3, #1
 8003686:	2300      	movne	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	461a      	mov	r2, r3
 800368c:	79fb      	ldrb	r3, [r7, #7]
 800368e:	429a      	cmp	r2, r3
 8003690:	d0d3      	beq.n	800363a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036a8:	e02c      	b.n	8003704 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	68b9      	ldr	r1, [r7, #8]
 80036ae:	68f8      	ldr	r0, [r7, #12]
 80036b0:	f000 f870 	bl	8003794 <I2C_IsAcknowledgeFailed>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	e02a      	b.n	8003714 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d01e      	beq.n	8003704 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d007      	beq.n	80036dc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80036cc:	f7fe f988 	bl	80019e0 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	1ad2      	subs	r2, r2, r3
 80036d6:	68bb      	ldr	r3, [r7, #8]
 80036d8:	429a      	cmp	r2, r3
 80036da:	d913      	bls.n	8003704 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e0:	f043 0220 	orr.w	r2, r3, #32
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2220      	movs	r2, #32
 80036ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e007      	b.n	8003714 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b02      	cmp	r3, #2
 8003710:	d1cb      	bne.n	80036aa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3710      	adds	r7, #16
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003728:	e028      	b.n	800377c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68b9      	ldr	r1, [r7, #8]
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f000 f830 	bl	8003794 <I2C_IsAcknowledgeFailed>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	e026      	b.n	800378c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d007      	beq.n	8003754 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003744:	f7fe f94c 	bl	80019e0 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	1ad2      	subs	r2, r2, r3
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	429a      	cmp	r2, r3
 8003752:	d913      	bls.n	800377c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003758:	f043 0220 	orr.w	r2, r3, #32
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e007      	b.n	800378c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	f003 0320 	and.w	r3, r3, #32
 8003786:	2b20      	cmp	r3, #32
 8003788:	d1cf      	bne.n	800372a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b10      	cmp	r3, #16
 80037ac:	d148      	bne.n	8003840 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037ae:	e01c      	b.n	80037ea <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b6:	d018      	beq.n	80037ea <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <I2C_IsAcknowledgeFailed+0x3a>
 80037be:	f7fe f90f 	bl	80019e0 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	1ad2      	subs	r2, r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d90d      	bls.n	80037ea <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2220      	movs	r2, #32
 80037d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e02b      	b.n	8003842 <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	f003 0320 	and.w	r3, r3, #32
 80037f4:	2b20      	cmp	r3, #32
 80037f6:	d1db      	bne.n	80037b0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2210      	movs	r2, #16
 80037fe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2220      	movs	r2, #32
 8003806:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f7ff fee9 	bl	80035e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6859      	ldr	r1, [r3, #4]
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <I2C_IsAcknowledgeFailed+0xb8>)
 800381a:	400b      	ands	r3, r1
 800381c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2204      	movs	r2, #4
 8003822:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2220      	movs	r2, #32
 8003828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	fe00e800 	.word	0xfe00e800

08003850 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	607b      	str	r3, [r7, #4]
 800385a:	460b      	mov	r3, r1
 800385c:	817b      	strh	r3, [r7, #10]
 800385e:	4613      	mov	r3, r2
 8003860:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	6859      	ldr	r1, [r3, #4]
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	0d5b      	lsrs	r3, r3, #21
 8003870:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8003874:	4b0b      	ldr	r3, [pc, #44]	; (80038a4 <I2C_TransferConfig+0x54>)
 8003876:	4303      	orrs	r3, r0
 8003878:	43db      	mvns	r3, r3
 800387a:	4019      	ands	r1, r3
 800387c:	897b      	ldrh	r3, [r7, #10]
 800387e:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8003882:	7a7b      	ldrb	r3, [r7, #9]
 8003884:	041b      	lsls	r3, r3, #16
 8003886:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800388a:	4318      	orrs	r0, r3
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4318      	orrs	r0, r3
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	4303      	orrs	r3, r0
 8003894:	430b      	orrs	r3, r1
 8003896:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	03ff63ff 	.word	0x03ff63ff

080038a8 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80038b0:	2300      	movs	r3, #0
 80038b2:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d101      	bne.n	80038c2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e0a8      	b.n	8003a14 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d106      	bne.n	80038dc <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f003 fafa 	bl	8006ed0 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6812      	ldr	r2, [r2, #0]
 80038ec:	6812      	ldr	r2, [r2, #0]
 80038ee:	f022 0201 	bic.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	e00a      	b.n	8003910 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	3304      	adds	r3, #4
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	2200      	movs	r2, #0
 8003908:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	3301      	adds	r3, #1
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2b0f      	cmp	r3, #15
 8003914:	d9f1      	bls.n	80038fa <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6812      	ldr	r2, [r2, #0]
 800391e:	6892      	ldr	r2, [r2, #8]
 8003920:	f042 0204 	orr.w	r2, r2, #4
 8003924:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	6859      	ldr	r1, [r3, #4]
 8003930:	4b3a      	ldr	r3, [pc, #232]	; (8003a1c <HAL_LCD_Init+0x174>)
 8003932:	400b      	ands	r3, r1
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	6848      	ldr	r0, [r1, #4]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	6889      	ldr	r1, [r1, #8]
 800393c:	4308      	orrs	r0, r1
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	6a89      	ldr	r1, [r1, #40]	; 0x28
 8003942:	4308      	orrs	r0, r1
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8003948:	4308      	orrs	r0, r1
 800394a:	6879      	ldr	r1, [r7, #4]
 800394c:	69c9      	ldr	r1, [r1, #28]
 800394e:	4308      	orrs	r0, r1
 8003950:	6879      	ldr	r1, [r7, #4]
 8003952:	6a09      	ldr	r1, [r1, #32]
 8003954:	4308      	orrs	r0, r1
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	6989      	ldr	r1, [r1, #24]
 800395a:	4308      	orrs	r0, r1
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8003960:	4301      	orrs	r1, r0
 8003962:	430b      	orrs	r3, r1
 8003964:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f94e 	bl	8003c08 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	68d0      	ldr	r0, [r2, #12]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	6912      	ldr	r2, [r2, #16]
 8003982:	4310      	orrs	r0, r2
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6952      	ldr	r2, [r2, #20]
 8003988:	4310      	orrs	r0, r2
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800398e:	4302      	orrs	r2, r0
 8003990:	430a      	orrs	r2, r1
 8003992:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6812      	ldr	r2, [r2, #0]
 800399c:	6812      	ldr	r2, [r2, #0]
 800399e:	f042 0201 	orr.w	r2, r2, #1
 80039a2:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039a4:	f7fe f81c 	bl	80019e0 <HAL_GetTick>
 80039a8:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80039aa:	e00c      	b.n	80039c6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80039ac:	f7fe f818 	bl	80019e0 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039ba:	d904      	bls.n	80039c6 <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2208      	movs	r2, #8
 80039c0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e026      	b.n	8003a14 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d1eb      	bne.n	80039ac <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039d4:	f7fe f804 	bl	80019e0 <HAL_GetTick>
 80039d8:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80039da:	e00c      	b.n	80039f6 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80039dc:	f7fe f800 	bl	80019e0 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039ea:	d904      	bls.n	80039f6 <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2210      	movs	r2, #16
 80039f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e00e      	b.n	8003a14 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b10      	cmp	r3, #16
 8003a02:	d1eb      	bne.n	80039dc <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003a12:	2300      	movs	r3, #0
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3710      	adds	r7, #16
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	fc00000e 	.word	0xfc00000e

08003a20 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
 8003a2c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d005      	beq.n	8003a4a <HAL_LCD_Write+0x2a>
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d144      	bne.n	8003ad4 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d12a      	bne.n	8003aac <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d101      	bne.n	8003a64 <HAL_LCD_Write+0x44>
 8003a60:	2302      	movs	r3, #2
 8003a62:	e038      	b.n	8003ad6 <HAL_LCD_Write+0xb6>
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2202      	movs	r2, #2
 8003a70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8003a74:	f7fd ffb4 	bl	80019e0 <HAL_GetTick>
 8003a78:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003a7a:	e010      	b.n	8003a9e <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003a7c:	f7fd ffb0 	bl	80019e0 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a8a:	d908      	bls.n	8003a9e <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2202      	movs	r2, #2
 8003a90:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e01b      	b.n	8003ad6 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0304 	and.w	r3, r3, #4
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d0e7      	beq.n	8003a7c <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6819      	ldr	r1, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	401a      	ands	r2, r3
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	3304      	adds	r3, #4
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e000      	b.n	8003ad6 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
  }
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3718      	adds	r7, #24
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b084      	sub	sp, #16
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d005      	beq.n	8003b06 <HAL_LCD_Clear+0x28>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d140      	bne.n	8003b88 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <HAL_LCD_Clear+0x36>
 8003b10:	2302      	movs	r3, #2
 8003b12:	e03a      	b.n	8003b8a <HAL_LCD_Clear+0xac>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2202      	movs	r2, #2
 8003b20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003b24:	f7fd ff5c 	bl	80019e0 <HAL_GetTick>
 8003b28:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003b2a:	e010      	b.n	8003b4e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003b2c:	f7fd ff58 	bl	80019e0 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b3a:	d908      	bls.n	8003b4e <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2202      	movs	r2, #2
 8003b40:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2200      	movs	r2, #0
 8003b46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e01d      	b.n	8003b8a <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d0e7      	beq.n	8003b2c <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	e00a      	b.n	8003b78 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	3304      	adds	r3, #4
 8003b6a:	009b      	lsls	r3, r3, #2
 8003b6c:	4413      	add	r3, r2
 8003b6e:	2200      	movs	r2, #0
 8003b70:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	3301      	adds	r3, #1
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b0f      	cmp	r3, #15
 8003b7c:	d9f1      	bls.n	8003b62 <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f807 	bl	8003b92 <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 8003b84:	2300      	movs	r3, #0
 8003b86:	e000      	b.n	8003b8a <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
  }
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6812      	ldr	r2, [r2, #0]
 8003bae:	6892      	ldr	r2, [r2, #8]
 8003bb0:	f042 0204 	orr.w	r2, r2, #4
 8003bb4:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003bb6:	f7fd ff13 	bl	80019e0 <HAL_GetTick>
 8003bba:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003bbc:	e010      	b.n	8003be0 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003bbe:	f7fd ff0f 	bl	80019e0 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bcc:	d908      	bls.n	8003be0 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2204      	movs	r2, #4
 8003bd2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e00f      	b.n	8003c00 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b08      	cmp	r3, #8
 8003bec:	d1e7      	bne.n	8003bbe <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003c14:	f7fd fee4 	bl	80019e0 <HAL_GetTick>
 8003c18:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003c1a:	e00c      	b.n	8003c36 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8003c1c:	f7fd fee0 	bl	80019e0 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c2a:	d904      	bls.n	8003c36 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e007      	b.n	8003c46 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	f003 0320 	and.w	r3, r3, #32
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d1eb      	bne.n	8003c1c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
	...

08003c50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2 
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003c54:	4b04      	ldr	r3, [pc, #16]	; (8003c68 <HAL_PWREx_GetVoltageRange+0x18>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif  
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	40007000 	.word	0x40007000

08003c6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8003c74:	2300      	movs	r3, #0
 8003c76:	60fb      	str	r3, [r7, #12]
  }
  
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c7e:	d12f      	bne.n	8003ce0 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c80:	4b22      	ldr	r3, [pc, #136]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c8c:	d037      	beq.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c8e:	4a1f      	ldr	r2, [pc, #124]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c90:	4b1e      	ldr	r3, [pc, #120]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c9c:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8003c9e:	4b1c      	ldr	r3, [pc, #112]	; (8003d10 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1c      	ldr	r2, [pc, #112]	; (8003d14 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca8:	0c9b      	lsrs	r3, r3, #18
 8003caa:	2232      	movs	r2, #50	; 0x32
 8003cac:	fb02 f303 	mul.w	r3, r2, r3
 8003cb0:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8003cb2:	e002      	b.n	8003cba <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d006      	beq.n	8003cce <HAL_PWREx_ControlVoltageScaling+0x62>
 8003cc0:	4b12      	ldr	r3, [pc, #72]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ccc:	d0f2      	beq.n	8003cb4 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cce:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cda:	d110      	bne.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e00f      	b.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ce0:	4b0a      	ldr	r3, [pc, #40]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cec:	d007      	beq.n	8003cfe <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cee:	4a07      	ldr	r2, [pc, #28]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cf0:	4b06      	ldr	r3, [pc, #24]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cfc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif  
  
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}  
 8003d00:	4618      	mov	r0, r3
 8003d02:	3714      	adds	r7, #20
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	20000048 	.word	0x20000048
 8003d14:	431bde83 	.word	0x431bde83

08003d18 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply. 
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present. 
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003d1c:	4a05      	ldr	r2, [pc, #20]	; (8003d34 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003d1e:	4b05      	ldr	r3, [pc, #20]	; (8003d34 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d26:	6053      	str	r3, [r2, #4]
}
 8003d28:	bf00      	nop
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	40007000 	.word	0x40007000

08003d38 <HAL_PWREx_DisableVddIO2>:
/**
  * @brief Disable VDDIO2 supply. 
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003d3c:	4a05      	ldr	r2, [pc, #20]	; (8003d54 <HAL_PWREx_DisableVddIO2+0x1c>)
 8003d3e:	4b05      	ldr	r3, [pc, #20]	; (8003d54 <HAL_PWREx_DisableVddIO2+0x1c>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d46:	6053      	str	r3, [r2, #4]
}
 8003d48:	bf00      	nop
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40007000 	.word	0x40007000

08003d58 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af02      	add	r7, sp, #8
 8003d5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003d64:	f7fd fe3c 	bl	80019e0 <HAL_GetTick>
 8003d68:	60b8      	str	r0, [r7, #8]
  
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d101      	bne.n	8003d74 <HAL_QSPI_Init+0x1c>
  {
    return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e06f      	b.n	8003e54 <HAL_QSPI_Init+0xfc>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif
  
  /* Process locked */
  __HAL_LOCK(hqspi);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_QSPI_Init+0x2c>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e067      	b.n	8003e54 <HAL_QSPI_Init+0xfc>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10b      	bne.n	8003db0 <HAL_QSPI_Init+0x58>
  {  
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f003 fc89 	bl	80076b8 <HAL_QSPI_MspInit>
    
    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8003da6:	f241 3188 	movw	r1, #5000	; 0x1388
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 fa9a 	bl	80042e4 <HAL_QSPI_SetTimeout>
  }
  
  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, 
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	6812      	ldr	r2, [r2, #0]
 8003dba:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6892      	ldr	r2, [r2, #8]
 8003dc2:	3a01      	subs	r2, #1
 8003dc4:	0212      	lsls	r2, r2, #8
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2120      	movs	r1, #32
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fac5 	bl	8004366 <QSPI_WaitFlagStateUntilTimeout>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003de0:	7bfb      	ldrb	r3, [r7, #15]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d131      	bne.n	8003e4a <HAL_QSPI_Init+0xf2>
#if defined(QUADSPI_CR_DFM) 
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM), 
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), 
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003df4:	f023 0310 	bic.w	r3, r3, #16
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	6849      	ldr	r1, [r1, #4]
 8003dfc:	0608      	lsls	r0, r1, #24
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	68c9      	ldr	r1, [r1, #12]
 8003e02:	4301      	orrs	r1, r0
 8003e04:	430b      	orrs	r3, r1
 8003e06:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | 
                hqspi->Init.SampleShifting));
#endif
    
    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), 
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681a      	ldr	r2, [r3, #0]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	6859      	ldr	r1, [r3, #4]
 8003e12:	4b12      	ldr	r3, [pc, #72]	; (8003e5c <HAL_QSPI_Init+0x104>)
 8003e14:	400b      	ands	r3, r1
 8003e16:	6879      	ldr	r1, [r7, #4]
 8003e18:	6909      	ldr	r1, [r1, #16]
 8003e1a:	0408      	lsls	r0, r1, #16
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	6949      	ldr	r1, [r1, #20]
 8003e20:	4308      	orrs	r0, r1
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	6989      	ldr	r1, [r1, #24]
 8003e26:	4301      	orrs	r1, r0
 8003e28:	430b      	orrs	r3, r1
 8003e2a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | 
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	6812      	ldr	r2, [r2, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
  
    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;  
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8003e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	ffe0f8fe 	.word	0xffe0f8fe

08003e60 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0) && ((itsource & QSPI_IT_FT) !=0 ))
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d060      	beq.n	8003f44 <HAL_QSPI_IRQHandler+0xe4>
 8003e82:	693b      	ldr	r3, [r7, #16]
 8003e84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d05b      	beq.n	8003f44 <HAL_QSPI_IRQHandler+0xe4>
  {
    data_reg = &hqspi->Instance->DR;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	3320      	adds	r3, #32
 8003e92:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b12      	cmp	r3, #18
 8003e9e:	d123      	bne.n	8003ee8 <HAL_QSPI_IRQHandler+0x88>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003ea0:	e01a      	b.n	8003ed8 <HAL_QSPI_IRQHandler+0x78>
      {
        if (hqspi->TxXferCount > 0)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00d      	beq.n	8003ec6 <HAL_QSPI_IRQHandler+0x66>
        {
          /* Fill the FIFO until the threshold is reached */
          *(__IO uint8_t *)((__IO void *)data_reg) = *hqspi->pTxBuffPtr++;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	1c59      	adds	r1, r3, #1
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	61d1      	str	r1, [r2, #28]
 8003eb4:	781a      	ldrb	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	701a      	strb	r2, [r3, #0]
          hqspi->TxXferCount--;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	1e5a      	subs	r2, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24
 8003ec4:	e008      	b.n	8003ed8 <HAL_QSPI_IRQHandler+0x78>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	6812      	ldr	r2, [r2, #0]
 8003ece:	6812      	ldr	r2, [r2, #0]
 8003ed0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003ed4:	601a      	str	r2, [r3, #0]
          break;
 8003ed6:	e031      	b.n	8003f3c <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1dd      	bne.n	8003ea2 <HAL_QSPI_IRQHandler+0x42>
 8003ee6:	e029      	b.n	8003f3c <HAL_QSPI_IRQHandler+0xdc>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b22      	cmp	r3, #34	; 0x22
 8003ef2:	d123      	bne.n	8003f3c <HAL_QSPI_IRQHandler+0xdc>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003ef4:	e01b      	b.n	8003f2e <HAL_QSPI_IRQHandler+0xce>
      {
        if (hqspi->RxXferCount > 0)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00e      	beq.n	8003f1c <HAL_QSPI_IRQHandler+0xbc>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f02:	1c59      	adds	r1, r3, #1
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6291      	str	r1, [r2, #40]	; 0x28
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	7812      	ldrb	r2, [r2, #0]
 8003f0c:	b2d2      	uxtb	r2, r2
 8003f0e:	701a      	strb	r2, [r3, #0]
          hqspi->RxXferCount--;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f14:	1e5a      	subs	r2, r3, #1
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
 8003f1a:	e008      	b.n	8003f2e <HAL_QSPI_IRQHandler+0xce>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6812      	ldr	r2, [r2, #0]
 8003f24:	6812      	ldr	r2, [r2, #0]
 8003f26:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f2a:	601a      	str	r2, [r3, #0]
          break;
 8003f2c:	e006      	b.n	8003f3c <HAL_QSPI_IRQHandler+0xdc>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != 0)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 0304 	and.w	r3, r3, #4
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1dc      	bne.n	8003ef6 <HAL_QSPI_IRQHandler+0x96>
        }
      }
    }
    
    /* FIFO Threshold callback */
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 f961 	bl	8004204 <HAL_QSPI_FifoThresholdCallback>
 8003f42:	e126      	b.n	8004192 <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0) && ((itsource & QSPI_IT_TC) != 0))
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 80ac 	beq.w	80040a8 <HAL_QSPI_IRQHandler+0x248>
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 80a6 	beq.w	80040a8 <HAL_QSPI_IRQHandler+0x248>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2202      	movs	r2, #2
 8003f62:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6812      	ldr	r2, [r2, #0]
 8003f6c:	6812      	ldr	r2, [r2, #0]
 8003f6e:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8003f72:	601a      	str	r2, [r3, #0]
    
    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b12      	cmp	r3, #18
 8003f7e:	d123      	bne.n	8003fc8 <HAL_QSPI_IRQHandler+0x168>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0304 	and.w	r3, r3, #4
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d011      	beq.n	8003fb2 <HAL_QSPI_IRQHandler+0x152>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	6812      	ldr	r2, [r2, #0]
 8003f98:	f022 0204 	bic.w	r2, r2, #4
 8003f9c:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fa8:	6812      	ldr	r2, [r2, #0]
 8003faa:	6812      	ldr	r2, [r2, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
      }
      
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 f944 	bl	8004240 <HAL_QSPI_Abort_IT>
#endif
      
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* TX Complete callback */
      HAL_QSPI_TxCpltCallback(hqspi);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f915 	bl	80041f0 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8003fc6:	e0e3      	b.n	8004190 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b22      	cmp	r3, #34	; 0x22
 8003fd2:	d144      	bne.n	800405e <HAL_QSPI_IRQHandler+0x1fe>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d012      	beq.n	8004008 <HAL_QSPI_IRQHandler+0x1a8>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	6812      	ldr	r2, [r2, #0]
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	f022 0204 	bic.w	r2, r2, #4
 8003ff0:	601a      	str	r2, [r3, #0]
        
        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ffc:	6812      	ldr	r2, [r2, #0]
 8003ffe:	6812      	ldr	r2, [r2, #0]
 8004000:	f022 0201 	bic.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
 8004006:	e01f      	b.n	8004048 <HAL_QSPI_IRQHandler+0x1e8>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3320      	adds	r3, #32
 800400e:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8004010:	e011      	b.n	8004036 <HAL_QSPI_IRQHandler+0x1d6>
        {
          if (hqspi->RxXferCount > 0)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004016:	2b00      	cmp	r3, #0
 8004018:	d015      	beq.n	8004046 <HAL_QSPI_IRQHandler+0x1e6>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr++ = *(__IO uint8_t *)((__IO void *)data_reg);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6291      	str	r1, [r2, #40]	; 0x28
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	7812      	ldrb	r2, [r2, #0]
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	701a      	strb	r2, [r3, #0]
            hqspi->RxXferCount--;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004030:	1e5a      	subs	r2, r3, #1
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e6      	bne.n	8004012 <HAL_QSPI_IRQHandler+0x1b2>
 8004044:	e000      	b.n	8004048 <HAL_QSPI_IRQHandler+0x1e8>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8004046:	bf00      	nop
        }
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f8f9 	bl	8004240 <HAL_QSPI_Abort_IT>
#endif

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* RX Complete callback */
      HAL_QSPI_RxCpltCallback(hqspi);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f000 f8c0 	bl	80041dc <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800405c:	e098      	b.n	8004190 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004064:	b2db      	uxtb	r3, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d107      	bne.n	800407a <HAL_QSPI_IRQHandler+0x21a>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Command Complete callback */
      HAL_QSPI_CmdCpltCallback(hqspi);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f8a8 	bl	80041c8 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8004078:	e08a      	b.n	8004190 <HAL_QSPI_IRQHandler+0x330>
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b08      	cmp	r3, #8
 8004084:	f040 8084 	bne.w	8004190 <HAL_QSPI_IRQHandler+0x330>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004094:	2b00      	cmp	r3, #0
 8004096:	d103      	bne.n	80040a0 <HAL_QSPI_IRQHandler+0x240>
      {
        /* Abort called by the user */

        /* Abort Complete callback */
        HAL_QSPI_AbortCpltCallback(hqspi);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f88b 	bl	80041b4 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 800409e:	e077      	b.n	8004190 <HAL_QSPI_IRQHandler+0x330>
      else 
      {
        /* Abort due to an error (eg :  DMA error) */

        /* Error callback */
        HAL_QSPI_ErrorCallback(hqspi);
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f000 f87d 	bl	80041a0 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 80040a6:	e073      	b.n	8004190 <HAL_QSPI_IRQHandler+0x330>
      }
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0) && ((itsource & QSPI_IT_SM) != 0))
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d01f      	beq.n	80040f2 <HAL_QSPI_IRQHandler+0x292>
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d01a      	beq.n	80040f2 <HAL_QSPI_IRQHandler+0x292>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2208      	movs	r2, #8
 80040c2:	60da      	str	r2, [r3, #12]
   
    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00b      	beq.n	80040ea <HAL_QSPI_IRQHandler+0x28a>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	687a      	ldr	r2, [r7, #4]
 80040d8:	6812      	ldr	r2, [r2, #0]
 80040da:	6812      	ldr	r2, [r2, #0]
 80040dc:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80040e0:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Status match callback */
    HAL_QSPI_StatusMatchCallback(hqspi);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f894 	bl	8004218 <HAL_QSPI_StatusMatchCallback>
 80040f0:	e04f      	b.n	8004192 <HAL_QSPI_IRQHandler+0x332>
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0) && ((itsource & QSPI_IT_TE) != 0))
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d037      	beq.n	800416c <HAL_QSPI_IRQHandler+0x30c>
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d032      	beq.n	800416c <HAL_QSPI_IRQHandler+0x30c>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2201      	movs	r2, #1
 800410c:	60da      	str	r2, [r3, #12]
    
    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	6812      	ldr	r2, [r2, #0]
 8004118:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 800411c:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004122:	f043 0202 	orr.w	r2, r3, #2
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	63da      	str	r2, [r3, #60]	; 0x3c
    
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	d011      	beq.n	800415c <HAL_QSPI_IRQHandler+0x2fc>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	6812      	ldr	r2, [r2, #0]
 8004140:	6812      	ldr	r2, [r2, #0]
 8004142:	f022 0204 	bic.w	r2, r2, #4
 8004146:	601a      	str	r2, [r3, #0]
      
      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800414c:	4a13      	ldr	r2, [pc, #76]	; (800419c <HAL_QSPI_IRQHandler+0x33c>)
 800414e:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe fa73 	bl	8002640 <HAL_DMA_Abort_IT>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800415a:	e01a      	b.n	8004192 <HAL_QSPI_IRQHandler+0x332>
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Error callback */
      HAL_QSPI_ErrorCallback(hqspi);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f81b 	bl	80041a0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800416a:	e012      	b.n	8004192 <HAL_QSPI_IRQHandler+0x332>
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0) && ((itsource & QSPI_IT_TO) != 0))
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	f003 0310 	and.w	r3, r3, #16
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00d      	beq.n	8004192 <HAL_QSPI_IRQHandler+0x332>
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_QSPI_IRQHandler+0x332>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2210      	movs	r2, #16
 8004186:	60da      	str	r2, [r3, #12]
    
    /* Timeout callback */
    HAL_QSPI_TimeOutCallback(hqspi);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f000 f84f 	bl	800422c <HAL_QSPI_TimeOutCallback>
  }
}
 800418e:	e000      	b.n	8004192 <HAL_QSPI_IRQHandler+0x332>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8004190:	bf00      	nop
}
 8004192:	bf00      	nop
 8004194:	3718      	adds	r7, #24
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	08004301 	.word	0x08004301

080041a0 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr

080041b4 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr

080041c8 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b083      	sub	sp, #12
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 80041d0:	bf00      	nop
 80041d2:	370c      	adds	r7, #12
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr

080041dc <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr

080041f0 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
 __weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */ 
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if the state is in one of the busy states */
  if ((hqspi->State & 0x2) != 0)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004252:	b2db      	uxtb	r3, r3
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d03c      	beq.n	80042d6 <HAL_QSPI_Abort_IT+0x96>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;   
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2208      	movs	r2, #8
 8004268:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6812      	ldr	r2, [r2, #0]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 800427a:	601a      	str	r2, [r3, #0]
  
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0304 	and.w	r3, r3, #4
 8004286:	2b00      	cmp	r3, #0
 8004288:	d011      	beq.n	80042ae <HAL_QSPI_Abort_IT+0x6e>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	6812      	ldr	r2, [r2, #0]
 8004294:	f022 0204 	bic.w	r2, r2, #4
 8004298:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800429e:	4a10      	ldr	r2, [pc, #64]	; (80042e0 <HAL_QSPI_Abort_IT+0xa0>)
 80042a0:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_DMA_Abort_IT(hqspi->hdma);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fe f9ca 	bl	8002640 <HAL_DMA_Abort_IT>
 80042ac:	e013      	b.n	80042d6 <HAL_QSPI_Abort_IT+0x96>
    }  
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2202      	movs	r2, #2
 80042b4:	60da      	str	r2, [r3, #12]
    
      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	6812      	ldr	r2, [r2, #0]
 80042c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80042c4:	601a      	str	r2, [r3, #0]
    
      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6812      	ldr	r2, [r2, #0]
 80042ce:	6812      	ldr	r2, [r2, #0]
 80042d0:	f042 0202 	orr.w	r2, r2, #2
 80042d4:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	08004301 	.word	0x08004301

080042e4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042f4:	bf00      	nop
 80042f6:	370c      	adds	r7, #12
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)   
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b084      	sub	sp, #16
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430c:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	; 0x30
  hqspi->TxXferCount = 0;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	625a      	str	r2, [r3, #36]	; 0x24

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b08      	cmp	r3, #8
 8004324:	d114      	bne.n	8004350 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2202      	movs	r2, #2
 800432c:	60da      	str	r2, [r3, #12]
    
    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	6812      	ldr	r2, [r2, #0]
 8004336:	6812      	ldr	r2, [r2, #0]
 8004338:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800433c:	601a      	str	r2, [r3, #0]
    
    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	6812      	ldr	r2, [r2, #0]
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	f042 0202 	orr.w	r2, r2, #2
 800434c:	601a      	str	r2, [r3, #0]
    hqspi->State = HAL_QSPI_STATE_READY;

    /* Error callback */
    HAL_QSPI_ErrorCallback(hqspi);
  }
}
 800434e:	e006      	b.n	800435e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    HAL_QSPI_ErrorCallback(hqspi);
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f7ff ff21 	bl	80041a0 <HAL_QSPI_ErrorCallback>
}
 800435e:	bf00      	nop
 8004360:	3710      	adds	r7, #16
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}

08004366 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004366:	b580      	push	{r7, lr}
 8004368:	b084      	sub	sp, #16
 800436a:	af00      	add	r7, sp, #0
 800436c:	60f8      	str	r0, [r7, #12]
 800436e:	60b9      	str	r1, [r7, #8]
 8004370:	603b      	str	r3, [r7, #0]
 8004372:	4613      	mov	r3, r2
 8004374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */    
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004376:	e01a      	b.n	80043ae <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437e:	d016      	beq.n	80043ae <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if((Timeout == 0) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d007      	beq.n	8004396 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004386:	f7fd fb2b 	bl	80019e0 <HAL_GetTick>
 800438a:	4602      	mov	r2, r0
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	1ad2      	subs	r2, r2, r3
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	429a      	cmp	r2, r3
 8004394:	d90b      	bls.n	80043ae <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2204      	movs	r2, #4
 800439a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043a2:	f043 0201 	orr.w	r2, r3, #1
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	63da      	str	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e00e      	b.n	80043cc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4013      	ands	r3, r2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	461a      	mov	r2, r3
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d1d6      	bne.n	8004378 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80043dc:	2300      	movs	r3, #0
 80043de:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0310 	and.w	r3, r3, #16
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f000 80d0 	beq.w	800458e <HAL_RCC_OscConfig+0x1ba>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 80043ee:	4ba1      	ldr	r3, [pc, #644]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d179      	bne.n	80044ee <HAL_RCC_OscConfig+0x11a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043fa:	4b9e      	ldr	r3, [pc, #632]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <HAL_RCC_OscConfig+0x3e>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_RCC_OscConfig+0x3e>
      {
        return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e33c      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1a      	ldr	r2, [r3, #32]
 8004416:	4b97      	ldr	r3, [pc, #604]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0308 	and.w	r3, r3, #8
 800441e:	2b00      	cmp	r3, #0
 8004420:	d004      	beq.n	800442c <HAL_RCC_OscConfig+0x58>
 8004422:	4b94      	ldr	r3, [pc, #592]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800442a:	e005      	b.n	8004438 <HAL_RCC_OscConfig+0x64>
 800442c:	4b91      	ldr	r3, [pc, #580]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800442e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004432:	091b      	lsrs	r3, r3, #4
 8004434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004438:	429a      	cmp	r2, r3
 800443a:	d923      	bls.n	8004484 <HAL_RCC_OscConfig+0xb0>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	4618      	mov	r0, r3
 8004442:	f000 fd25 	bl	8004e90 <RCC_SetFlashLatencyFromMSIRange>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <HAL_RCC_OscConfig+0x7c>
          {
            return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e31d      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004450:	4a88      	ldr	r2, [pc, #544]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004452:	4b88      	ldr	r3, [pc, #544]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f043 0308 	orr.w	r3, r3, #8
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	4985      	ldr	r1, [pc, #532]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800445e:	4b85      	ldr	r3, [pc, #532]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	4313      	orrs	r3, r2
 800446c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800446e:	4981      	ldr	r1, [pc, #516]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004470:	4b80      	ldr	r3, [pc, #512]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	021b      	lsls	r3, r3, #8
 800447e:	4313      	orrs	r3, r2
 8004480:	604b      	str	r3, [r1, #4]
 8004482:	e022      	b.n	80044ca <HAL_RCC_OscConfig+0xf6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004484:	4a7b      	ldr	r2, [pc, #492]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004486:	4b7b      	ldr	r3, [pc, #492]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f043 0308 	orr.w	r3, r3, #8
 800448e:	6013      	str	r3, [r2, #0]
 8004490:	4978      	ldr	r1, [pc, #480]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004492:	4b78      	ldr	r3, [pc, #480]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	4313      	orrs	r3, r2
 80044a0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044a2:	4974      	ldr	r1, [pc, #464]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80044a4:	4b73      	ldr	r3, [pc, #460]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	69db      	ldr	r3, [r3, #28]
 80044b0:	021b      	lsls	r3, r3, #8
 80044b2:	4313      	orrs	r3, r2
 80044b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fce8 	bl	8004e90 <RCC_SetFlashLatencyFromMSIRange>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e2e0      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044ca:	f000 fbfd 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 80044ce:	4601      	mov	r1, r0
 80044d0:	4b68      	ldr	r3, [pc, #416]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	091b      	lsrs	r3, r3, #4
 80044d6:	f003 030f 	and.w	r3, r3, #15
 80044da:	4a67      	ldr	r2, [pc, #412]	; (8004678 <HAL_RCC_OscConfig+0x2a4>)
 80044dc:	5cd3      	ldrb	r3, [r2, r3]
 80044de:	fa21 f303 	lsr.w	r3, r1, r3
 80044e2:	4a66      	ldr	r2, [pc, #408]	; (800467c <HAL_RCC_OscConfig+0x2a8>)
 80044e4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 80044e6:	2000      	movs	r0, #0
 80044e8:	f7fd fa50 	bl	800198c <HAL_InitTick>
 80044ec:	e04f      	b.n	800458e <HAL_RCC_OscConfig+0x1ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d032      	beq.n	800455c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80044f6:	4a5f      	ldr	r2, [pc, #380]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80044f8:	4b5e      	ldr	r3, [pc, #376]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004502:	f7fd fa6d 	bl	80019e0 <HAL_GetTick>
 8004506:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004508:	e008      	b.n	800451c <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800450a:	f7fd fa69 	bl	80019e0 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	2b02      	cmp	r3, #2
 8004516:	d901      	bls.n	800451c <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e2b7      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 800451c:	4b55      	ldr	r3, [pc, #340]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0302 	and.w	r3, r3, #2
 8004524:	2b00      	cmp	r3, #0
 8004526:	d0f0      	beq.n	800450a <HAL_RCC_OscConfig+0x136>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004528:	4a52      	ldr	r2, [pc, #328]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800452a:	4b52      	ldr	r3, [pc, #328]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f043 0308 	orr.w	r3, r3, #8
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	494f      	ldr	r1, [pc, #316]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004536:	4b4f      	ldr	r3, [pc, #316]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	4313      	orrs	r3, r2
 8004544:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004546:	494b      	ldr	r1, [pc, #300]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004548:	4b4a      	ldr	r3, [pc, #296]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	69db      	ldr	r3, [r3, #28]
 8004554:	021b      	lsls	r3, r3, #8
 8004556:	4313      	orrs	r3, r2
 8004558:	604b      	str	r3, [r1, #4]
 800455a:	e018      	b.n	800458e <HAL_RCC_OscConfig+0x1ba>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800455c:	4a45      	ldr	r2, [pc, #276]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800455e:	4b45      	ldr	r3, [pc, #276]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 0301 	bic.w	r3, r3, #1
 8004566:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004568:	f7fd fa3a 	bl	80019e0 <HAL_GetTick>
 800456c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004570:	f7fd fa36 	bl	80019e0 <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b02      	cmp	r3, #2
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e284      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8004582:	4b3c      	ldr	r3, [pc, #240]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1f0      	bne.n	8004570 <HAL_RCC_OscConfig+0x19c>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d07a      	beq.n	8004690 <HAL_RCC_OscConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 800459a:	4b36      	ldr	r3, [pc, #216]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f003 030c 	and.w	r3, r3, #12
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d00b      	beq.n	80045be <HAL_RCC_OscConfig+0x1ea>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045a6:	4b33      	ldr	r3, [pc, #204]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||
 80045ae:	2b0c      	cmp	r3, #12
 80045b0:	d111      	bne.n	80045d6 <HAL_RCC_OscConfig+0x202>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045b2:	4b30      	ldr	r3, [pc, #192]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	d10b      	bne.n	80045d6 <HAL_RCC_OscConfig+0x202>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045be:	4b2d      	ldr	r3, [pc, #180]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d061      	beq.n	800468e <HAL_RCC_OscConfig+0x2ba>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d15d      	bne.n	800468e <HAL_RCC_OscConfig+0x2ba>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e25a      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045de:	d106      	bne.n	80045ee <HAL_RCC_OscConfig+0x21a>
 80045e0:	4a24      	ldr	r2, [pc, #144]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045e2:	4b24      	ldr	r3, [pc, #144]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ea:	6013      	str	r3, [r2, #0]
 80045ec:	e01d      	b.n	800462a <HAL_RCC_OscConfig+0x256>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045f6:	d10c      	bne.n	8004612 <HAL_RCC_OscConfig+0x23e>
 80045f8:	4a1e      	ldr	r2, [pc, #120]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045fa:	4b1e      	ldr	r3, [pc, #120]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	4a1b      	ldr	r2, [pc, #108]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004606:	4b1b      	ldr	r3, [pc, #108]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800460e:	6013      	str	r3, [r2, #0]
 8004610:	e00b      	b.n	800462a <HAL_RCC_OscConfig+0x256>
 8004612:	4a18      	ldr	r2, [pc, #96]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004614:	4b17      	ldr	r3, [pc, #92]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	4a15      	ldr	r2, [pc, #84]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004620:	4b14      	ldr	r3, [pc, #80]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004628:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d013      	beq.n	800465a <HAL_RCC_OscConfig+0x286>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004632:	f7fd f9d5 	bl	80019e0 <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004638:	e008      	b.n	800464c <HAL_RCC_OscConfig+0x278>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800463a:	f7fd f9d1 	bl	80019e0 <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	2b64      	cmp	r3, #100	; 0x64
 8004646:	d901      	bls.n	800464c <HAL_RCC_OscConfig+0x278>
          {
            return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e21f      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 800464c:	4b09      	ldr	r3, [pc, #36]	; (8004674 <HAL_RCC_OscConfig+0x2a0>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004654:	2b00      	cmp	r3, #0
 8004656:	d0f0      	beq.n	800463a <HAL_RCC_OscConfig+0x266>
 8004658:	e01a      	b.n	8004690 <HAL_RCC_OscConfig+0x2bc>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800465a:	f7fd f9c1 	bl	80019e0 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004660:	e00e      	b.n	8004680 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004662:	f7fd f9bd 	bl	80019e0 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b64      	cmp	r3, #100	; 0x64
 800466e:	d907      	bls.n	8004680 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e20b      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
 8004674:	40021000 	.word	0x40021000
 8004678:	080084e4 	.word	0x080084e4
 800467c:	20000048 	.word	0x20000048
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8004680:	4ba9      	ldr	r3, [pc, #676]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d1ea      	bne.n	8004662 <HAL_RCC_OscConfig+0x28e>
 800468c:	e000      	b.n	8004690 <HAL_RCC_OscConfig+0x2bc>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800468e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d069      	beq.n	8004770 <HAL_RCC_OscConfig+0x39c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 800469c:	4ba2      	ldr	r3, [pc, #648]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f003 030c 	and.w	r3, r3, #12
 80046a4:	2b04      	cmp	r3, #4
 80046a6:	d00b      	beq.n	80046c0 <HAL_RCC_OscConfig+0x2ec>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80046a8:	4b9f      	ldr	r3, [pc, #636]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 80046b0:	2b0c      	cmp	r3, #12
 80046b2:	d11c      	bne.n	80046ee <HAL_RCC_OscConfig+0x31a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80046b4:	4b9c      	ldr	r3, [pc, #624]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	f003 0303 	and.w	r3, r3, #3
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d116      	bne.n	80046ee <HAL_RCC_OscConfig+0x31a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046c0:	4b99      	ldr	r3, [pc, #612]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d005      	beq.n	80046d8 <HAL_RCC_OscConfig+0x304>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d101      	bne.n	80046d8 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e1d9      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d8:	4993      	ldr	r1, [pc, #588]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046da:	4b93      	ldr	r3, [pc, #588]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	691b      	ldr	r3, [r3, #16]
 80046e6:	061b      	lsls	r3, r3, #24
 80046e8:	4313      	orrs	r3, r2
 80046ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046ec:	e040      	b.n	8004770 <HAL_RCC_OscConfig+0x39c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d023      	beq.n	800473e <HAL_RCC_OscConfig+0x36a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046f6:	4a8c      	ldr	r2, [pc, #560]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046f8:	4b8b      	ldr	r3, [pc, #556]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004700:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004702:	f7fd f96d 	bl	80019e0 <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x348>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800470a:	f7fd f969 	bl	80019e0 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x348>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e1b7      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800471c:	4b82      	ldr	r3, [pc, #520]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <HAL_RCC_OscConfig+0x336>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004728:	497f      	ldr	r1, [pc, #508]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800472a:	4b7f      	ldr	r3, [pc, #508]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	061b      	lsls	r3, r3, #24
 8004738:	4313      	orrs	r3, r2
 800473a:	604b      	str	r3, [r1, #4]
 800473c:	e018      	b.n	8004770 <HAL_RCC_OscConfig+0x39c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800473e:	4a7a      	ldr	r2, [pc, #488]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004740:	4b79      	ldr	r3, [pc, #484]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800474a:	f7fd f949 	bl	80019e0 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x390>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004752:	f7fd f945 	bl	80019e0 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e193      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8004764:	4b70      	ldr	r3, [pc, #448]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1f0      	bne.n	8004752 <HAL_RCC_OscConfig+0x37e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0308 	and.w	r3, r3, #8
 8004778:	2b00      	cmp	r3, #0
 800477a:	d03c      	beq.n	80047f6 <HAL_RCC_OscConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d01c      	beq.n	80047be <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004784:	4a68      	ldr	r2, [pc, #416]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004786:	4b68      	ldr	r3, [pc, #416]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004788:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800478c:	f043 0301 	orr.w	r3, r3, #1
 8004790:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004794:	f7fd f924 	bl	80019e0 <HAL_GetTick>
 8004798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 800479a:	e008      	b.n	80047ae <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800479c:	f7fd f920 	bl	80019e0 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	1ad3      	subs	r3, r2, r3
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d901      	bls.n	80047ae <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e16e      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 80047ae:	4b5e      	ldr	r3, [pc, #376]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80047b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047b4:	f003 0302 	and.w	r3, r3, #2
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d0ef      	beq.n	800479c <HAL_RCC_OscConfig+0x3c8>
 80047bc:	e01b      	b.n	80047f6 <HAL_RCC_OscConfig+0x422>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047be:	4a5a      	ldr	r2, [pc, #360]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80047c0:	4b59      	ldr	r3, [pc, #356]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80047c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047c6:	f023 0301 	bic.w	r3, r3, #1
 80047ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ce:	f7fd f907 	bl	80019e0 <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80047d4:	e008      	b.n	80047e8 <HAL_RCC_OscConfig+0x414>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d6:	f7fd f903 	bl	80019e0 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d901      	bls.n	80047e8 <HAL_RCC_OscConfig+0x414>
        {
          return HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	e151      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 80047e8:	4b4f      	ldr	r3, [pc, #316]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80047ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d1ef      	bne.n	80047d6 <HAL_RCC_OscConfig+0x402>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0304 	and.w	r3, r3, #4
 80047fe:	2b00      	cmp	r3, #0
 8004800:	f000 80a6 	beq.w	8004950 <HAL_RCC_OscConfig+0x57c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004804:	2300      	movs	r3, #0
 8004806:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004808:	4b47      	ldr	r3, [pc, #284]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800480a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800480c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d10d      	bne.n	8004830 <HAL_RCC_OscConfig+0x45c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004814:	4a44      	ldr	r2, [pc, #272]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004816:	4b44      	ldr	r3, [pc, #272]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800481e:	6593      	str	r3, [r2, #88]	; 0x58
 8004820:	4b41      	ldr	r3, [pc, #260]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004824:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800482c:	2301      	movs	r3, #1
 800482e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004830:	4b3e      	ldr	r3, [pc, #248]	; (800492c <HAL_RCC_OscConfig+0x558>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d118      	bne.n	800486e <HAL_RCC_OscConfig+0x49a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800483c:	4a3b      	ldr	r2, [pc, #236]	; (800492c <HAL_RCC_OscConfig+0x558>)
 800483e:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCC_OscConfig+0x558>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004846:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004848:	f7fd f8ca 	bl	80019e0 <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0x48e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004850:	f7fd f8c6 	bl	80019e0 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e114      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004862:	4b32      	ldr	r3, [pc, #200]	; (800492c <HAL_RCC_OscConfig+0x558>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d0f0      	beq.n	8004850 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d108      	bne.n	8004888 <HAL_RCC_OscConfig+0x4b4>
 8004876:	4a2c      	ldr	r2, [pc, #176]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004878:	4b2b      	ldr	r3, [pc, #172]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 800487a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800487e:	f043 0301 	orr.w	r3, r3, #1
 8004882:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004886:	e024      	b.n	80048d2 <HAL_RCC_OscConfig+0x4fe>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	2b05      	cmp	r3, #5
 800488e:	d110      	bne.n	80048b2 <HAL_RCC_OscConfig+0x4de>
 8004890:	4a25      	ldr	r2, [pc, #148]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004892:	4b25      	ldr	r3, [pc, #148]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 8004894:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004898:	f043 0304 	orr.w	r3, r3, #4
 800489c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048a0:	4a21      	ldr	r2, [pc, #132]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048a2:	4b21      	ldr	r3, [pc, #132]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048b0:	e00f      	b.n	80048d2 <HAL_RCC_OscConfig+0x4fe>
 80048b2:	4a1d      	ldr	r2, [pc, #116]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048b4:	4b1c      	ldr	r3, [pc, #112]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ba:	f023 0301 	bic.w	r3, r3, #1
 80048be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048c2:	4a19      	ldr	r2, [pc, #100]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048c4:	4b18      	ldr	r3, [pc, #96]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ca:	f023 0304 	bic.w	r3, r3, #4
 80048ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d016      	beq.n	8004908 <HAL_RCC_OscConfig+0x534>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048da:	f7fd f881 	bl	80019e0 <HAL_GetTick>
 80048de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80048e0:	e00a      	b.n	80048f8 <HAL_RCC_OscConfig+0x524>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e2:	f7fd f87d 	bl	80019e0 <HAL_GetTick>
 80048e6:	4602      	mov	r2, r0
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	1ad3      	subs	r3, r2, r3
 80048ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d901      	bls.n	80048f8 <HAL_RCC_OscConfig+0x524>
        {
          return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e0c9      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 80048f8:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <HAL_RCC_OscConfig+0x554>)
 80048fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b00      	cmp	r3, #0
 8004904:	d0ed      	beq.n	80048e2 <HAL_RCC_OscConfig+0x50e>
 8004906:	e01a      	b.n	800493e <HAL_RCC_OscConfig+0x56a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004908:	f7fd f86a 	bl	80019e0 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800490e:	e00f      	b.n	8004930 <HAL_RCC_OscConfig+0x55c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004910:	f7fd f866 	bl	80019e0 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	f241 3288 	movw	r2, #5000	; 0x1388
 800491e:	4293      	cmp	r3, r2
 8004920:	d906      	bls.n	8004930 <HAL_RCC_OscConfig+0x55c>
        {
          return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e0b2      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
 8004926:	bf00      	nop
 8004928:	40021000 	.word	0x40021000
 800492c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 8004930:	4b58      	ldr	r3, [pc, #352]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e8      	bne.n	8004910 <HAL_RCC_OscConfig+0x53c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800493e:	7dfb      	ldrb	r3, [r7, #23]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d105      	bne.n	8004950 <HAL_RCC_OscConfig+0x57c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004944:	4a53      	ldr	r2, [pc, #332]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004946:	4b53      	ldr	r3, [pc, #332]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800494a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800494e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 8098 	beq.w	8004a8a <HAL_RCC_OscConfig+0x6b6>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800495a:	4b4e      	ldr	r3, [pc, #312]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 030c 	and.w	r3, r3, #12
 8004962:	2b0c      	cmp	r3, #12
 8004964:	f000 808f 	beq.w	8004a86 <HAL_RCC_OscConfig+0x6b2>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800496c:	2b02      	cmp	r3, #2
 800496e:	d156      	bne.n	8004a1e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004970:	4a48      	ldr	r2, [pc, #288]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004972:	4b48      	ldr	r3, [pc, #288]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800497a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497c:	f7fd f830 	bl	80019e0 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x5c2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004984:	f7fd f82c 	bl	80019e0 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x5c2>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e07a      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004996:	4b3f      	ldr	r3, [pc, #252]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x5b0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049a2:	493c      	ldr	r1, [pc, #240]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a8:	3b01      	subs	r3, #1
 80049aa:	011a      	lsls	r2, r3, #4
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b0:	021b      	lsls	r3, r3, #8
 80049b2:	431a      	orrs	r2, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	045b      	lsls	r3, r3, #17
 80049bc:	431a      	orrs	r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c2:	431a      	orrs	r2, r3
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049c8:	085b      	lsrs	r3, r3, #1
 80049ca:	3b01      	subs	r3, #1
 80049cc:	055b      	lsls	r3, r3, #21
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	085b      	lsrs	r3, r3, #1
 80049d6:	3b01      	subs	r3, #1
 80049d8:	065b      	lsls	r3, r3, #25
 80049da:	4313      	orrs	r3, r2
 80049dc:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049de:	4a2d      	ldr	r2, [pc, #180]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 80049e0:	4b2c      	ldr	r3, [pc, #176]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049e8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80049ea:	4a2a      	ldr	r2, [pc, #168]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 80049ec:	4b29      	ldr	r3, [pc, #164]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049f4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049f6:	f7fc fff3 	bl	80019e0 <HAL_GetTick>
 80049fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80049fc:	e008      	b.n	8004a10 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049fe:	f7fc ffef 	bl	80019e0 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d901      	bls.n	8004a10 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	e03d      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8004a10:	4b20      	ldr	r3, [pc, #128]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d0f0      	beq.n	80049fe <HAL_RCC_OscConfig+0x62a>
 8004a1c:	e035      	b.n	8004a8a <HAL_RCC_OscConfig+0x6b6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1e:	4a1d      	ldr	r2, [pc, #116]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a20:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a28:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8004a2a:	4b1a      	ldr	r3, [pc, #104]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10b      	bne.n	8004a4e <HAL_RCC_OscConfig+0x67a>
#if defined(RCC_PLLSAI2_SUPPORT)
           &&
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8004a36:	4b17      	ldr	r3, [pc, #92]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
           &&
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d105      	bne.n	8004a4e <HAL_RCC_OscConfig+0x67a>
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004a42:	4a14      	ldr	r2, [pc, #80]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a44:	4b13      	ldr	r3, [pc, #76]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f023 0303 	bic.w	r3, r3, #3
 8004a4c:	60d3      	str	r3, [r2, #12]
        }

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004a4e:	4a11      	ldr	r2, [pc, #68]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a50:	4b10      	ldr	r3, [pc, #64]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004a58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a5c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a5e:	f7fc ffbf 	bl	80019e0 <HAL_GetTick>
 8004a62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004a64:	e008      	b.n	8004a78 <HAL_RCC_OscConfig+0x6a4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a66:	f7fc ffbb 	bl	80019e0 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d901      	bls.n	8004a78 <HAL_RCC_OscConfig+0x6a4>
          {
            return HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	e009      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8004a78:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <HAL_RCC_OscConfig+0x6c0>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1f0      	bne.n	8004a66 <HAL_RCC_OscConfig+0x692>
 8004a84:	e001      	b.n	8004a8a <HAL_RCC_OscConfig+0x6b6>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e000      	b.n	8004a8c <HAL_RCC_OscConfig+0x6b8>
    }
  }
  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3718      	adds	r7, #24
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	40021000 	.word	0x40021000

08004a98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8004aa6:	4b84      	ldr	r3, [pc, #528]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0207 	and.w	r2, r3, #7
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d210      	bcs.n	8004ad6 <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab4:	4980      	ldr	r1, [pc, #512]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004ab6:	4b80      	ldr	r3, [pc, #512]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f023 0207 	bic.w	r2, r3, #7
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8004ac4:	4b7c      	ldr	r3, [pc, #496]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0207 	and.w	r2, r3, #7
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d001      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e0ec      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	f000 808e 	beq.w	8004c00 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b03      	cmp	r3, #3
 8004aea:	d107      	bne.n	8004afc <HAL_RCC_ClockConfig+0x64>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 8004aec:	4b73      	ldr	r3, [pc, #460]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d121      	bne.n	8004b3c <HAL_RCC_ClockConfig+0xa4>
      {
        return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0d9      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d107      	bne.n	8004b14 <HAL_RCC_ClockConfig+0x7c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8004b04:	4b6d      	ldr	r3, [pc, #436]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d115      	bne.n	8004b3c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e0cd      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d107      	bne.n	8004b2c <HAL_RCC_ClockConfig+0x94>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8004b1c:	4b67      	ldr	r3, [pc, #412]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d109      	bne.n	8004b3c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0c1      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8004b2c:	4b63      	ldr	r3, [pc, #396]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e0b9      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b3c:	495f      	ldr	r1, [pc, #380]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b3e:	4b5f      	ldr	r3, [pc, #380]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f023 0203 	bic.w	r2, r3, #3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b4e:	f7fc ff47 	bl	80019e0 <HAL_GetTick>
 8004b52:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b03      	cmp	r3, #3
 8004b5a:	d112      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xea>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b5c:	e00a      	b.n	8004b74 <HAL_RCC_ClockConfig+0xdc>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b5e:	f7fc ff3f 	bl	80019e0 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d901      	bls.n	8004b74 <HAL_RCC_ClockConfig+0xdc>
        {
          return HAL_TIMEOUT;
 8004b70:	2303      	movs	r3, #3
 8004b72:	e09d      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b74:	4b51      	ldr	r3, [pc, #324]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 030c 	and.w	r3, r3, #12
 8004b7c:	2b0c      	cmp	r3, #12
 8004b7e:	d1ee      	bne.n	8004b5e <HAL_RCC_ClockConfig+0xc6>
 8004b80:	e03e      	b.n	8004c00 <HAL_RCC_ClockConfig+0x168>
        }
      }
    }
    else
    {
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d112      	bne.n	8004bb0 <HAL_RCC_ClockConfig+0x118>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8004b8a:	e00a      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b8c:	f7fc ff28 	bl	80019e0 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d901      	bls.n	8004ba2 <HAL_RCC_ClockConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004b9e:	2303      	movs	r3, #3
 8004ba0:	e086      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8004ba2:	4b46      	ldr	r3, [pc, #280]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b08      	cmp	r3, #8
 8004bac:	d1ee      	bne.n	8004b8c <HAL_RCC_ClockConfig+0xf4>
 8004bae:	e027      	b.n	8004c00 <HAL_RCC_ClockConfig+0x168>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d11d      	bne.n	8004bf4 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8004bb8:	e00a      	b.n	8004bd0 <HAL_RCC_ClockConfig+0x138>
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bba:	f7fc ff11 	bl	80019e0 <HAL_GetTick>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_ClockConfig+0x138>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e06f      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8004bd0:	4b3a      	ldr	r3, [pc, #232]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f003 030c 	and.w	r3, r3, #12
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1ee      	bne.n	8004bba <HAL_RCC_ClockConfig+0x122>
 8004bdc:	e010      	b.n	8004c00 <HAL_RCC_ClockConfig+0x168>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
        {
          if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bde:	f7fc feff 	bl	80019e0 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d901      	bls.n	8004bf4 <HAL_RCC_ClockConfig+0x15c>
          {
            return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e05d      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 8004bf4:	4b31      	ldr	r3, [pc, #196]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f003 030c 	and.w	r3, r3, #12
 8004bfc:	2b04      	cmp	r3, #4
 8004bfe:	d1ee      	bne.n	8004bde <HAL_RCC_ClockConfig+0x146>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d008      	beq.n	8004c1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c0c:	492b      	ldr	r1, [pc, #172]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c0e:	4b2b      	ldr	r3, [pc, #172]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY))
 8004c1e:	4b26      	ldr	r3, [pc, #152]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0207 	and.w	r2, r3, #7
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d910      	bls.n	8004c4e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2c:	4922      	ldr	r1, [pc, #136]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004c2e:	4b22      	ldr	r3, [pc, #136]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f023 0207 	bic.w	r2, r3, #7
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != FLatency)
 8004c3c:	4b1e      	ldr	r3, [pc, #120]	; (8004cb8 <HAL_RCC_ClockConfig+0x220>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f003 0207 	and.w	r2, r3, #7
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d001      	beq.n	8004c4e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e030      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x218>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0304 	and.w	r3, r3, #4
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d008      	beq.n	8004c6c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c5a:	4918      	ldr	r1, [pc, #96]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c5c:	4b17      	ldr	r3, [pc, #92]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0308 	and.w	r3, r3, #8
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d009      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c78:	4910      	ldr	r1, [pc, #64]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c7a:	4b10      	ldr	r3, [pc, #64]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	691b      	ldr	r3, [r3, #16]
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c8c:	f000 f81c 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8004c90:	4601      	mov	r1, r0
 8004c92:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <HAL_RCC_ClockConfig+0x224>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	091b      	lsrs	r3, r3, #4
 8004c98:	f003 030f 	and.w	r3, r3, #15
 8004c9c:	4a08      	ldr	r2, [pc, #32]	; (8004cc0 <HAL_RCC_ClockConfig+0x228>)
 8004c9e:	5cd3      	ldrb	r3, [r2, r3]
 8004ca0:	fa21 f303 	lsr.w	r3, r1, r3
 8004ca4:	4a07      	ldr	r2, [pc, #28]	; (8004cc4 <HAL_RCC_ClockConfig+0x22c>)
 8004ca6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004ca8:	2000      	movs	r0, #0
 8004caa:	f7fc fe6f 	bl	800198c <HAL_InitTick>

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40022000 	.word	0x40022000
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	080084e4 	.word	0x080084e4
 8004cc4:	20000048 	.word	0x20000048

08004cc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b087      	sub	sp, #28
 8004ccc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	617b      	str	r3, [r7, #20]
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	613b      	str	r3, [r7, #16]
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	60bb      	str	r3, [r7, #8]
 8004cda:	2302      	movs	r3, #2
 8004cdc:	607b      	str	r3, [r7, #4]
 8004cde:	2302      	movs	r3, #2
 8004ce0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60fb      	str	r3, [r7, #12]

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8004ce6:	4b4c      	ldr	r3, [pc, #304]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f003 030c 	and.w	r3, r3, #12
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00b      	beq.n	8004d0a <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8004cf2:	4b49      	ldr	r3, [pc, #292]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 8004cfa:	2b0c      	cmp	r3, #12
 8004cfc:	d127      	bne.n	8004d4e <HAL_RCC_GetSysClockFreq+0x86>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 8004cfe:	4b46      	ldr	r3, [pc, #280]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d121      	bne.n	8004d4e <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 8004d0a:	4b43      	ldr	r3, [pc, #268]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0308 	and.w	r3, r3, #8
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d107      	bne.n	8004d26 <HAL_RCC_GetSysClockFreq+0x5e>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d16:	4b40      	ldr	r3, [pc, #256]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d1c:	0a1b      	lsrs	r3, r3, #8
 8004d1e:	f003 030f 	and.w	r3, r3, #15
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	e005      	b.n	8004d32 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d26:	4b3c      	ldr	r3, [pc, #240]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	091b      	lsrs	r3, r3, #4
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004d32:	4a3a      	ldr	r2, [pc, #232]	; (8004e1c <HAL_RCC_GetSysClockFreq+0x154>)
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d3a:	617b      	str	r3, [r7, #20]

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8004d3c:	4b36      	ldr	r3, [pc, #216]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	f003 030c 	and.w	r3, r3, #12
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d113      	bne.n	8004d70 <HAL_RCC_GetSysClockFreq+0xa8>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	60fb      	str	r3, [r7, #12]
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8004d4c:	e010      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0xa8>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004d4e:	4b32      	ldr	r3, [pc, #200]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f003 030c 	and.w	r3, r3, #12
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d102      	bne.n	8004d60 <HAL_RCC_GetSysClockFreq+0x98>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004d5a:	4b31      	ldr	r3, [pc, #196]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x158>)
 8004d5c:	60fb      	str	r3, [r7, #12]
 8004d5e:	e007      	b.n	8004d70 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d60:	4b2d      	ldr	r3, [pc, #180]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f003 030c 	and.w	r3, r3, #12
 8004d68:	2b08      	cmp	r3, #8
 8004d6a:	d101      	bne.n	8004d70 <HAL_RCC_GetSysClockFreq+0xa8>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004d6c:	4b2d      	ldr	r3, [pc, #180]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004d6e:	60fb      	str	r3, [r7, #12]
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004d70:	4b29      	ldr	r3, [pc, #164]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f003 030c 	and.w	r3, r3, #12
 8004d78:	2b0c      	cmp	r3, #12
 8004d7a:	d145      	bne.n	8004e08 <HAL_RCC_GetSysClockFreq+0x140>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d7c:	4b26      	ldr	r3, [pc, #152]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	f003 0303 	and.w	r3, r3, #3
 8004d84:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d86:	4b24      	ldr	r3, [pc, #144]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	091b      	lsrs	r3, r3, #4
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	3301      	adds	r3, #1
 8004d92:	603b      	str	r3, [r7, #0]

    switch (pllsource)
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d002      	beq.n	8004da0 <HAL_RCC_GetSysClockFreq+0xd8>
 8004d9a:	2b03      	cmp	r3, #3
 8004d9c:	d00d      	beq.n	8004dba <HAL_RCC_GetSysClockFreq+0xf2>
 8004d9e:	e019      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x10c>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004da0:	4a1f      	ldr	r2, [pc, #124]	; (8004e20 <HAL_RCC_GetSysClockFreq+0x158>)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da8:	4a1b      	ldr	r2, [pc, #108]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004daa:	68d2      	ldr	r2, [r2, #12]
 8004dac:	0a12      	lsrs	r2, r2, #8
 8004dae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004db2:	fb02 f303 	mul.w	r3, r2, r3
 8004db6:	613b      	str	r3, [r7, #16]
      break;
 8004db8:	e019      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dba:	4a1a      	ldr	r2, [pc, #104]	; (8004e24 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc2:	4a15      	ldr	r2, [pc, #84]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004dc4:	68d2      	ldr	r2, [r2, #12]
 8004dc6:	0a12      	lsrs	r2, r2, #8
 8004dc8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004dcc:	fb02 f303 	mul.w	r3, r2, r3
 8004dd0:	613b      	str	r3, [r7, #16]
      break;
 8004dd2:	e00c      	b.n	8004dee <HAL_RCC_GetSysClockFreq+0x126>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ddc:	4a0e      	ldr	r2, [pc, #56]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004dde:	68d2      	ldr	r2, [r2, #12]
 8004de0:	0a12      	lsrs	r2, r2, #8
 8004de2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	613b      	str	r3, [r7, #16]
      break;
 8004dec:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004dee:	4b0a      	ldr	r3, [pc, #40]	; (8004e18 <HAL_RCC_GetSysClockFreq+0x150>)
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	0e5b      	lsrs	r3, r3, #25
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	3301      	adds	r3, #1
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e06:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8004e08:	68fb      	ldr	r3, [r7, #12]
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	371c      	adds	r7, #28
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	080084fc 	.word	0x080084fc
 8004e20:	00f42400 	.word	0x00f42400
 8004e24:	007a1200 	.word	0x007a1200

08004e28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e2c:	4b03      	ldr	r3, [pc, #12]	; (8004e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
}
 8004e30:	4618      	mov	r0, r3
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20000048 	.word	0x20000048

08004e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e44:	f7ff fff0 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e48:	4601      	mov	r1, r0
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	0a1b      	lsrs	r3, r3, #8
 8004e50:	f003 0307 	and.w	r3, r3, #7
 8004e54:	4a03      	ldr	r2, [pc, #12]	; (8004e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e56:	5cd3      	ldrb	r3, [r2, r3]
 8004e58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40021000 	.word	0x40021000
 8004e64:	080084f4 	.word	0x080084f4

08004e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e6c:	f7ff ffdc 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8004e70:	4601      	mov	r1, r0
 8004e72:	4b05      	ldr	r3, [pc, #20]	; (8004e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	0adb      	lsrs	r3, r3, #11
 8004e78:	f003 0307 	and.w	r3, r3, #7
 8004e7c:	4a03      	ldr	r2, [pc, #12]	; (8004e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e7e:	5cd3      	ldrb	r3, [r2, r3]
 8004e80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	080084f4 	.word	0x080084f4

08004e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b086      	sub	sp, #24
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004ea0:	4b2a      	ldr	r3, [pc, #168]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d003      	beq.n	8004eb4 <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004eac:	f7fe fed0 	bl	8003c50 <HAL_PWREx_GetVoltageRange>
 8004eb0:	6178      	str	r0, [r7, #20]
 8004eb2:	e014      	b.n	8004ede <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004eb4:	4a25      	ldr	r2, [pc, #148]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004eb6:	4b25      	ldr	r3, [pc, #148]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ebe:	6593      	str	r3, [r2, #88]	; 0x58
 8004ec0:	4b22      	ldr	r3, [pc, #136]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ecc:	f7fe fec0 	bl	8003c50 <HAL_PWREx_GetVoltageRange>
 8004ed0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ed2:	4a1e      	ldr	r2, [pc, #120]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ed4:	4b1d      	ldr	r3, [pc, #116]	; (8004f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ed6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004edc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ee4:	d10b      	bne.n	8004efe <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2b80      	cmp	r3, #128	; 0x80
 8004eea:	d919      	bls.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2ba0      	cmp	r3, #160	; 0xa0
 8004ef0:	d902      	bls.n	8004ef8 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	613b      	str	r3, [r7, #16]
 8004ef6:	e013      	b.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ef8:	2301      	movs	r3, #1
 8004efa:	613b      	str	r3, [r7, #16]
 8004efc:	e010      	b.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b80      	cmp	r3, #128	; 0x80
 8004f02:	d902      	bls.n	8004f0a <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004f04:	2303      	movs	r3, #3
 8004f06:	613b      	str	r3, [r7, #16]
 8004f08:	e00a      	b.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b80      	cmp	r3, #128	; 0x80
 8004f0e:	d102      	bne.n	8004f16 <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004f10:	2302      	movs	r3, #2
 8004f12:	613b      	str	r3, [r7, #16]
 8004f14:	e004      	b.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b70      	cmp	r3, #112	; 0x70
 8004f1a:	d101      	bne.n	8004f20 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004f20:	490b      	ldr	r1, [pc, #44]	; (8004f50 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004f22:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f023 0207 	bic.w	r2, r3, #7
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) != latency)
 8004f30:	4b07      	ldr	r3, [pc, #28]	; (8004f50 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0207 	and.w	r2, r3, #7
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d001      	beq.n	8004f42 <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e000      	b.n	8004f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	40021000 	.word	0x40021000
 8004f50:	40022000 	.word	0x40022000

08004f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f64:	2300      	movs	r3, #0
 8004f66:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f68:	2300      	movs	r3, #0
 8004f6a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d03f      	beq.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f80:	d01c      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004f82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f86:	d802      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00e      	beq.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004f8c:	e01f      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004f8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f92:	d003      	beq.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x48>
 8004f94:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f98:	d01c      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
 8004f9a:	e018      	b.n	8004fce <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004f9c:	4a82      	ldr	r2, [pc, #520]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f9e:	4b82      	ldr	r3, [pc, #520]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fa6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fa8:	e015      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x82>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	3304      	adds	r3, #4
 8004fae:	2100      	movs	r1, #0
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 ffa5 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fba:	e00c      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x82>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3320      	adds	r3, #32
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f001 f88e 	bl	80060e4 <RCCEx_PLLSAI2_Config>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004fcc:	e003      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x82>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	74fb      	strb	r3, [r7, #19]
      break;
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      break;
 8004fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004fd6:	7cfb      	ldrb	r3, [r7, #19]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10b      	bne.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fdc:	4972      	ldr	r1, [pc, #456]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fde:	4b72      	ldr	r3, [pc, #456]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fe4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fec:	4313      	orrs	r3, r2
 8004fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004ff2:	e001      	b.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ff4:	7cfb      	ldrb	r3, [r7, #19]
 8004ff6:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005000:	2b00      	cmp	r3, #0
 8005002:	d03f      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800500c:	d01c      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800500e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005012:	d802      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0xc6>
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00e      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005018:	e01f      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800501a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800501e:	d003      	beq.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005020:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005024:	d01c      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005026:	e018      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005028:	4a5f      	ldr	r2, [pc, #380]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800502a:	4b5f      	ldr	r3, [pc, #380]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005032:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005034:	e015      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	3304      	adds	r3, #4
 800503a:	2100      	movs	r1, #0
 800503c:	4618      	mov	r0, r3
 800503e:	f000 ff5f 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 8005042:	4603      	mov	r3, r0
 8005044:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005046:	e00c      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	3320      	adds	r3, #32
 800504c:	2100      	movs	r1, #0
 800504e:	4618      	mov	r0, r3
 8005050:	f001 f848 	bl	80060e4 <RCCEx_PLLSAI2_Config>
 8005054:	4603      	mov	r3, r0
 8005056:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005058:	e003      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	74fb      	strb	r3, [r7, #19]
      break;
 800505e:	e000      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005060:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005062:	7cfb      	ldrb	r3, [r7, #19]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10b      	bne.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005068:	494f      	ldr	r1, [pc, #316]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800506a:	4b4f      	ldr	r3, [pc, #316]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005070:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800507e:	e001      	b.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005080:	7cfb      	ldrb	r3, [r7, #19]
 8005082:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 809a 	beq.w	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005092:	2300      	movs	r3, #0
 8005094:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005096:	4b44      	ldr	r3, [pc, #272]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10d      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050a2:	4a41      	ldr	r2, [pc, #260]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050a4:	4b40      	ldr	r3, [pc, #256]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ac:	6593      	str	r3, [r2, #88]	; 0x58
 80050ae:	4b3e      	ldr	r3, [pc, #248]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b6:	60bb      	str	r3, [r7, #8]
 80050b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050ba:	2301      	movs	r3, #1
 80050bc:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050be:	4a3b      	ldr	r2, [pc, #236]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80050c0:	4b3a      	ldr	r3, [pc, #232]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050ca:	f7fc fc89 	bl	80019e0 <HAL_GetTick>
 80050ce:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80050d0:	e009      	b.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050d2:	f7fc fc85 	bl	80019e0 <HAL_GetTick>
 80050d6:	4602      	mov	r2, r0
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	1ad3      	subs	r3, r2, r3
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d902      	bls.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      {
        ret = HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	74fb      	strb	r3, [r7, #19]
        break;
 80050e4:	e005      	b.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == RESET)
 80050e6:	4b31      	ldr	r3, [pc, #196]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d0ef      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
      }
    }

    if(ret == HAL_OK)
 80050f2:	7cfb      	ldrb	r3, [r7, #19]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d15b      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050f8:	4b2b      	ldr	r3, [pc, #172]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80050fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005102:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d01f      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	429a      	cmp	r2, r3
 8005114:	d019      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005116:	4b24      	ldr	r3, [pc, #144]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800511c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005120:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005122:	4a21      	ldr	r2, [pc, #132]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005124:	4b20      	ldr	r3, [pc, #128]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800512e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005132:	4a1d      	ldr	r2, [pc, #116]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005134:	4b1c      	ldr	r3, [pc, #112]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005142:	4a19      	ldr	r2, [pc, #100]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d016      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005154:	f7fc fc44 	bl	80019e0 <HAL_GetTick>
 8005158:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800515a:	e00b      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x220>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800515c:	f7fc fc40 	bl	80019e0 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	f241 3288 	movw	r2, #5000	; 0x1388
 800516a:	4293      	cmp	r3, r2
 800516c:	d902      	bls.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x220>
          {
            ret = HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	74fb      	strb	r3, [r7, #19]
            break;
 8005172:	e006      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x22e>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8005174:	4b0c      	ldr	r3, [pc, #48]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d0ec      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x208>
          }
        }
      }

      if(ret == HAL_OK)
 8005182:	7cfb      	ldrb	r3, [r7, #19]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10c      	bne.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x24e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005188:	4907      	ldr	r1, [pc, #28]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800518a:	4b07      	ldr	r3, [pc, #28]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800518c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005190:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800519a:	4313      	orrs	r3, r2
 800519c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80051a0:	e008      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051a2:	7cfb      	ldrb	r3, [r7, #19]
 80051a4:	74bb      	strb	r3, [r7, #18]
 80051a6:	e005      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
 80051a8:	40021000 	.word	0x40021000
 80051ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b0:	7cfb      	ldrb	r3, [r7, #19]
 80051b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051b4:	7c7b      	ldrb	r3, [r7, #17]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d105      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x272>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ba:	4a9e      	ldr	r2, [pc, #632]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051bc:	4b9d      	ldr	r3, [pc, #628]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051d2:	4998      	ldr	r1, [pc, #608]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051d4:	4b97      	ldr	r3, [pc, #604]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051da:	f023 0203 	bic.w	r2, r3, #3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051f4:	498f      	ldr	r1, [pc, #572]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051f6:	4b8f      	ldr	r3, [pc, #572]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80051f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051fc:	f023 020c 	bic.w	r2, r3, #12
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005216:	4987      	ldr	r1, [pc, #540]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005218:	4b86      	ldr	r3, [pc, #536]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800521a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800521e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0308 	and.w	r3, r3, #8
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005238:	497e      	ldr	r1, [pc, #504]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800523a:	4b7e      	ldr	r3, [pc, #504]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800523c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005240:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0310 	and.w	r3, r3, #16
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00a      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800525a:	4976      	ldr	r1, [pc, #472]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800525c:	4b75      	ldr	r3, [pc, #468]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800525e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005262:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0320 	and.w	r3, r3, #32
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00a      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800527c:	496d      	ldr	r1, [pc, #436]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800527e:	4b6d      	ldr	r3, [pc, #436]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005284:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800529e:	4965      	ldr	r1, [pc, #404]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052a0:	4b64      	ldr	r3, [pc, #400]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00a      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052c0:	495c      	ldr	r1, [pc, #368]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052c2:	4b5c      	ldr	r3, [pc, #368]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052d0:	4313      	orrs	r3, r2
 80052d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052e2:	4954      	ldr	r1, [pc, #336]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052e4:	4b53      	ldr	r3, [pc, #332]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00a      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005304:	494b      	ldr	r1, [pc, #300]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005306:	4b4b      	ldr	r3, [pc, #300]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005314:	4313      	orrs	r3, r2
 8005316:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005326:	4943      	ldr	r1, [pc, #268]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005328:	4b42      	ldr	r3, [pc, #264]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800532a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800532e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005336:	4313      	orrs	r3, r2
 8005338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d028      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005348:	493a      	ldr	r1, [pc, #232]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800534a:	4b3a      	ldr	r3, [pc, #232]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800534c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005350:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005358:	4313      	orrs	r3, r2
 800535a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005362:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005366:	d106      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x422>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005368:	4a32      	ldr	r2, [pc, #200]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800536a:	4b32      	ldr	r3, [pc, #200]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005372:	60d3      	str	r3, [r2, #12]
 8005374:	e011      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x446>
    }
    else
    {
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800537a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800537e:	d10c      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x446>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3304      	adds	r3, #4
 8005384:	2101      	movs	r1, #1
 8005386:	4618      	mov	r0, r3
 8005388:	f000 fdba 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 800538c:	4603      	mov	r3, r0
 800538e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005390:	7cfb      	ldrb	r3, [r7, #19]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x446>
        {
          /* set overall return value */
          status = ret;
 8005396:	7cfb      	ldrb	r3, [r7, #19]
 8005398:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d028      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80053a6:	4923      	ldr	r1, [pc, #140]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80053a8:	4b22      	ldr	r3, [pc, #136]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80053aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053c4:	d106      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x480>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053c6:	4a1b      	ldr	r2, [pc, #108]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80053c8:	4b1a      	ldr	r3, [pc, #104]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80053d0:	60d3      	str	r3, [r2, #12]
 80053d2:	e011      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053dc:	d10c      	bne.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3304      	adds	r3, #4
 80053e2:	2101      	movs	r1, #1
 80053e4:	4618      	mov	r0, r3
 80053e6:	f000 fd8b 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 80053ea:	4603      	mov	r3, r0
 80053ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80053ee:	7cfb      	ldrb	r3, [r7, #19]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d001      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* set overall return value */
        status = ret;
 80053f4:	7cfb      	ldrb	r3, [r7, #19]
 80053f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d02b      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005404:	490b      	ldr	r1, [pc, #44]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005406:	4b0b      	ldr	r3, [pc, #44]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005414:	4313      	orrs	r3, r2
 8005416:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800541e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005422:	d109      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005424:	4a03      	ldr	r2, [pc, #12]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005426:	4b03      	ldr	r3, [pc, #12]	; (8005434 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800542e:	60d3      	str	r3, [r2, #12]
 8005430:	e014      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005432:	bf00      	nop
 8005434:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800543c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005440:	d10c      	bne.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	3304      	adds	r3, #4
 8005446:	2101      	movs	r1, #1
 8005448:	4618      	mov	r0, r3
 800544a:	f000 fd59 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 800544e:	4603      	mov	r3, r0
 8005450:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005452:	7cfb      	ldrb	r3, [r7, #19]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x508>
      {
        /* set overall return value */
        status = ret;
 8005458:	7cfb      	ldrb	r3, [r7, #19]
 800545a:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005464:	2b00      	cmp	r3, #0
 8005466:	d02f      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x574>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005468:	492b      	ldr	r1, [pc, #172]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800546a:	4b2b      	ldr	r3, [pc, #172]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005470:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005478:	4313      	orrs	r3, r2
 800547a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005482:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005486:	d10d      	bne.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3304      	adds	r3, #4
 800548c:	2102      	movs	r1, #2
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fd36 	bl	8005f00 <RCCEx_PLLSAI1_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005498:	7cfb      	ldrb	r3, [r7, #19]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d014      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 800549e:	7cfb      	ldrb	r3, [r7, #19]
 80054a0:	74bb      	strb	r3, [r7, #18]
 80054a2:	e011      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x574>
      }
    }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054ac:	d10c      	bne.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x574>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	3320      	adds	r3, #32
 80054b2:	2102      	movs	r1, #2
 80054b4:	4618      	mov	r0, r3
 80054b6:	f000 fe15 	bl	80060e4 <RCCEx_PLLSAI2_Config>
 80054ba:	4603      	mov	r3, r0
 80054bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80054be:	7cfb      	ldrb	r3, [r7, #19]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x574>
      {
        /* set overall return value */
        status = ret;
 80054c4:	7cfb      	ldrb	r3, [r7, #19]
 80054c6:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00a      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x596>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054d4:	4910      	ldr	r1, [pc, #64]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80054d6:	4b10      	ldr	r3, [pc, #64]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80054d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054dc:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00b      	beq.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80054f6:	4908      	ldr	r1, [pc, #32]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80054f8:	4b07      	ldr	r3, [pc, #28]	; (8005518 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80054fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005508:	4313      	orrs	r3, r2
 800550a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800550e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005510:	4618      	mov	r0, r3
 8005512:	3718      	adds	r7, #24
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	40021000 	.word	0x40021000

0800551c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b088      	sub	sp, #32
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005524:	2300      	movs	r3, #0
 8005526:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8005528:	2300      	movs	r3, #0
 800552a:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco = 0U, plln = 0U, pllp = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]
 8005530:	2300      	movs	r3, #0
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	2300      	movs	r3, #0
 8005536:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800553e:	d138      	bne.n	80055b2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005540:	4bb2      	ldr	r3, [pc, #712]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800554a:	61bb      	str	r3, [r7, #24]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 800554c:	69bb      	ldr	r3, [r7, #24]
 800554e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005552:	d10b      	bne.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 8005554:	4bad      	ldr	r3, [pc, #692]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800555a:	f003 0302 	and.w	r3, r3, #2
 800555e:	2b02      	cmp	r3, #2
 8005560:	d104      	bne.n	800556c <HAL_RCCEx_GetPeriphCLKFreq+0x50>
    {
      frequency = LSE_VALUE;
 8005562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	f000 bcc0 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005572:	d10b      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
 8005574:	4ba5      	ldr	r3, [pc, #660]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005576:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	2b02      	cmp	r3, #2
 8005580:	d104      	bne.n	800558c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
    {
      frequency = LSI_VALUE;
 8005582:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005586:	61fb      	str	r3, [r7, #28]
 8005588:	f000 bcb0 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIV32) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005592:	d10a      	bne.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8005594:	4b9d      	ldr	r3, [pc, #628]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80055a0:	d103      	bne.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
    {
      frequency = HSE_VALUE / 32U;
 80055a2:	4b9b      	ldr	r3, [pc, #620]	; (8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80055a4:	61fb      	str	r3, [r7, #28]
 80055a6:	f000 bca1 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	61fb      	str	r3, [r7, #28]
 80055ae:	f000 bc9d 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)        /* MSI ? */
 80055b2:	4b96      	ldr	r3, [pc, #600]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d11f      	bne.n	80055fe <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80055be:	4b93      	ldr	r3, [pc, #588]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d116      	bne.n	80055f8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80055ca:	4b90      	ldr	r3, [pc, #576]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d005      	beq.n	80055e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
 80055d6:	4b8d      	ldr	r3, [pc, #564]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	091b      	lsrs	r3, r3, #4
 80055dc:	f003 030f 	and.w	r3, r3, #15
 80055e0:	e005      	b.n	80055ee <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 80055e2:	4b8a      	ldr	r3, [pc, #552]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80055e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055e8:	0a1b      	lsrs	r3, r3, #8
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	4a89      	ldr	r2, [pc, #548]	; (8005814 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80055f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055f4:	617b      	str	r3, [r7, #20]
 80055f6:	e02a      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	617b      	str	r3, [r7, #20]
 80055fc:	e027      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */
 80055fe:	4b83      	ldr	r3, [pc, #524]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	f003 0303 	and.w	r3, r3, #3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d10c      	bne.n	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800560a:	4b80      	ldr	r3, [pc, #512]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005612:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005616:	d102      	bne.n	800561e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
      {
        pllvco = HSI_VALUE;
 8005618:	4b7f      	ldr	r3, [pc, #508]	; (8005818 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800561a:	617b      	str	r3, [r7, #20]
 800561c:	e017      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 800561e:	2300      	movs	r3, #0
 8005620:	617b      	str	r3, [r7, #20]
 8005622:	e014      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */
 8005624:	4b79      	ldr	r3, [pc, #484]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f003 0303 	and.w	r3, r3, #3
 800562c:	2b03      	cmp	r3, #3
 800562e:	d10c      	bne.n	800564a <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005630:	4b76      	ldr	r3, [pc, #472]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005638:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800563c:	d102      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
      {
        pllvco = HSE_VALUE;
 800563e:	4b77      	ldr	r3, [pc, #476]	; (800581c <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e004      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
      else
      {
        pllvco = 0U;
 8005644:	2300      	movs	r3, #0
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	e001      	b.n	800564e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      }
    }
    else /* No source */
    {
      pllvco = 0U;
 800564a:	2300      	movs	r3, #0
 800564c:	617b      	str	r3, [r7, #20]
    }

#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) && !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800564e:	4b6f      	ldr	r3, [pc, #444]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	091b      	lsrs	r3, r3, #4
 8005654:	f003 0307 	and.w	r3, r3, #7
 8005658:	3301      	adds	r3, #1
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005660:	617b      	str	r3, [r7, #20]
#endif

    switch(PeriphClk)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005668:	f000 83a5 	beq.w	8005db6 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 800566c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005670:	d829      	bhi.n	80056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8005672:	2b10      	cmp	r3, #16
 8005674:	f000 825a 	beq.w	8005b2c <HAL_RCCEx_GetPeriphCLKFreq+0x610>
 8005678:	2b10      	cmp	r3, #16
 800567a:	d811      	bhi.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 800567c:	2b02      	cmp	r3, #2
 800567e:	f000 81b5 	beq.w	80059ec <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005682:	2b02      	cmp	r3, #2
 8005684:	d804      	bhi.n	8005690 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8005686:	2b01      	cmp	r3, #1
 8005688:	f000 817d 	beq.w	8005986 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      break;

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800568c:	f000 bc2e 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005690:	2b04      	cmp	r3, #4
 8005692:	f000 81de 	beq.w	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x536>
 8005696:	2b08      	cmp	r3, #8
 8005698:	f000 820e 	beq.w	8005ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
      break;
 800569c:	f000 bc26 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80056a0:	2b40      	cmp	r3, #64	; 0x40
 80056a2:	f000 8311 	beq.w	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 80056a6:	2b40      	cmp	r3, #64	; 0x40
 80056a8:	d804      	bhi.n	80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0x198>
 80056aa:	2b20      	cmp	r3, #32
 80056ac:	f000 8274 	beq.w	8005b98 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
      break;
 80056b0:	f000 bc1c 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80056b4:	2b80      	cmp	r3, #128	; 0x80
 80056b6:	f000 832d 	beq.w	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 80056ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056be:	f000 834f 	beq.w	8005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
      break;
 80056c2:	f000 bc13 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80056c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056ca:	f000 829b 	beq.w	8005c04 <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
 80056ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056d2:	d813      	bhi.n	80056fc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80056d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056d8:	d025      	beq.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80056da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056de:	d805      	bhi.n	80056ec <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 80056e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056e4:	f000 83a4 	beq.w	8005e30 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
      break;
 80056e8:	f000 bc00 	b.w	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80056ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f0:	d019      	beq.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80056f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056f6:	f000 80c4 	beq.w	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 80056fa:	e3f7      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 80056fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005700:	f000 82d1 	beq.w	8005ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8005704:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005708:	d804      	bhi.n	8005714 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 800570a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800570e:	f000 83cc 	beq.w	8005eaa <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
      break;
 8005712:	e3eb      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    switch(PeriphClk)
 8005714:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005718:	f000 80b3 	beq.w	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800571c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005720:	f000 80af 	beq.w	8005882 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
      break;
 8005724:	e3e2      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800572c:	d10c      	bne.n	8005748 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800572e:	4b37      	ldr	r3, [pc, #220]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005734:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005738:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005740:	d10e      	bne.n	8005760 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005742:	4b37      	ldr	r3, [pc, #220]	; (8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8005744:	61fb      	str	r3, [r7, #28]
 8005746:	e00b      	b.n	8005760 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8005748:	4b30      	ldr	r3, [pc, #192]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800574a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800574e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8005752:	61bb      	str	r3, [r7, #24]
        if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800575a:	d101      	bne.n	8005760 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
          frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800575c:	4b30      	ldr	r3, [pc, #192]	; (8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800575e:	61fb      	str	r3, [r7, #28]
      if(frequency == 0U)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b00      	cmp	r3, #0
 8005764:	f040 83bf 	bne.w	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
        if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800576e:	d003      	beq.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005776:	d122      	bne.n	80057be <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 8005778:	4b24      	ldr	r3, [pc, #144]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d07d      	beq.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005784:	4b21      	ldr	r3, [pc, #132]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005786:	68db      	ldr	r3, [r3, #12]
 8005788:	0a1b      	lsrs	r3, r3, #8
 800578a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800578e:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10a      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x290>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != RESET)
 8005796:	4b1d      	ldr	r3, [pc, #116]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
                pllp = 17U;
 80057a2:	2311      	movs	r3, #17
 80057a4:	613b      	str	r3, [r7, #16]
 80057a6:	e001      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x290>
                pllp = 7U;
 80057a8:	2307      	movs	r3, #7
 80057aa:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	fb02 f203 	mul.w	r2, r2, r3
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ba:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != RESET)
 80057bc:	e060      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
        else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d12f      	bne.n	8005824 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != RESET)
 80057c4:	4b11      	ldr	r3, [pc, #68]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 838a 	beq.w	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80057d2:	4b0e      	ldr	r3, [pc, #56]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	0a1b      	lsrs	r3, r3, #8
 80057d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80057dc:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10a      	bne.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
              if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != RESET)
 80057e4:	4b09      	ldr	r3, [pc, #36]	; (800580c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80057e6:	691b      	ldr	r3, [r3, #16]
 80057e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_RCCEx_GetPeriphCLKFreq+0x2da>
                pllp = 17U;
 80057f0:	2311      	movs	r3, #17
 80057f2:	613b      	str	r3, [r7, #16]
 80057f4:	e001      	b.n	80057fa <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
                pllp = 7U;
 80057f6:	2307      	movs	r3, #7
 80057f8:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	fb02 f203 	mul.w	r2, r2, r3
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	fbb2 f3f3 	udiv	r3, r2, r3
 8005808:	61fb      	str	r3, [r7, #28]
      break;
 800580a:	e36c      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 800580c:	40021000 	.word	0x40021000
 8005810:	0003d090 	.word	0x0003d090
 8005814:	080084fc 	.word	0x080084fc
 8005818:	00f42400 	.word	0x00f42400
 800581c:	007a1200 	.word	0x007a1200
 8005820:	001fff68 	.word	0x001fff68
        else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800582a:	d003      	beq.n	8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005832:	d122      	bne.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005834:	4ba7      	ldr	r3, [pc, #668]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800583c:	2b00      	cmp	r3, #0
 800583e:	d01f      	beq.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005840:	4ba4      	ldr	r3, [pc, #656]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	0a1b      	lsrs	r3, r3, #8
 8005846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800584a:	60fb      	str	r3, [r7, #12]
            if(pllp == 0U)
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10a      	bne.n	8005868 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
              if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != RESET)
 8005852:	4ba0      	ldr	r3, [pc, #640]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
                pllp = 17U;
 800585e:	2311      	movs	r3, #17
 8005860:	613b      	str	r3, [r7, #16]
 8005862:	e001      	b.n	8005868 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
                pllp = 7U;
 8005864:	2307      	movs	r3, #7
 8005866:	613b      	str	r3, [r7, #16]
            frequency = (pllvco * plln) / pllp;
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	fb02 f203 	mul.w	r2, r2, r3
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	fbb2 f3f3 	udiv	r3, r2, r3
 8005876:	61fb      	str	r3, [r7, #28]
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != RESET)
 8005878:	e002      	b.n	8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x364>
          frequency = 0U;
 800587a:	2300      	movs	r3, #0
 800587c:	61fb      	str	r3, [r7, #28]
      break;
 800587e:	e332      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
 8005880:	e331      	b.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ca>
      srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005882:	4b94      	ldr	r3, [pc, #592]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005884:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005888:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800588c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_CCIPR_CLK48SEL)   /* MSI ? */
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005894:	d11f      	bne.n	80058d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005896:	4b8f      	ldr	r3, [pc, #572]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0302 	and.w	r3, r3, #2
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d116      	bne.n	80058d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80058a2:	4b8c      	ldr	r3, [pc, #560]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0308 	and.w	r3, r3, #8
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d005      	beq.n	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 80058ae:	4b89      	ldr	r3, [pc, #548]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	091b      	lsrs	r3, r3, #4
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	e005      	b.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80058ba:	4b86      	ldr	r3, [pc, #536]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058c0:	0a1b      	lsrs	r3, r3, #8
 80058c2:	f003 030f 	and.w	r3, r3, #15
 80058c6:	4a84      	ldr	r2, [pc, #528]	; (8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>)
 80058c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058cc:	61fb      	str	r3, [r7, #28]
      break;
 80058ce:	e30d      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = 0U;
 80058d0:	2300      	movs	r3, #0
 80058d2:	61fb      	str	r3, [r7, #28]
      break;
 80058d4:	e30a      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_1)  /* PLL ? */
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058dc:	d125      	bne.n	800592a <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80058de:	4b7d      	ldr	r3, [pc, #500]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80058ea:	d11b      	bne.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
 80058ec:	4b79      	ldr	r3, [pc, #484]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058f8:	d114      	bne.n	8005924 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80058fa:	4b76      	ldr	r3, [pc, #472]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	0a1b      	lsrs	r3, r3, #8
 8005900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005904:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	fb02 f203 	mul.w	r2, r2, r3
 800590e:	4b71      	ldr	r3, [pc, #452]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005910:	68db      	ldr	r3, [r3, #12]
 8005912:	0d5b      	lsrs	r3, r3, #21
 8005914:	f003 0303 	and.w	r3, r3, #3
 8005918:	3301      	adds	r3, #1
 800591a:	005b      	lsls	r3, r3, #1
 800591c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005920:	61fb      	str	r3, [r7, #28]
 8005922:	e02f      	b.n	8005984 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	61fb      	str	r3, [r7, #28]
      break;
 8005928:	e2e0      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_CCIPR_CLK48SEL_0)  /* PLLSAI1 ? */
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005930:	d125      	bne.n	800597e <HAL_RCCEx_GetPeriphCLKFreq+0x462>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005932:	4b68      	ldr	r3, [pc, #416]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800593a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800593e:	d11b      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
 8005940:	4b64      	ldr	r3, [pc, #400]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800594c:	d114      	bne.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800594e:	4b61      	ldr	r3, [pc, #388]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	0a1b      	lsrs	r3, r3, #8
 8005954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005958:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	68fa      	ldr	r2, [r7, #12]
 800595e:	fb02 f203 	mul.w	r2, r2, r3
 8005962:	4b5c      	ldr	r3, [pc, #368]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005964:	691b      	ldr	r3, [r3, #16]
 8005966:	0d5b      	lsrs	r3, r3, #21
 8005968:	f003 0303 	and.w	r3, r3, #3
 800596c:	3301      	adds	r3, #1
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	fbb2 f3f3 	udiv	r3, r2, r3
 8005974:	61fb      	str	r3, [r7, #28]
 8005976:	e005      	b.n	8005984 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          frequency = 0U;
 8005978:	2300      	movs	r3, #0
 800597a:	61fb      	str	r3, [r7, #28]
      break;
 800597c:	e2b6      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 800597e:	2300      	movs	r3, #0
 8005980:	61fb      	str	r3, [r7, #28]
      break;
 8005982:	e2b3      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005984:	e2b2      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005986:	4b53      	ldr	r3, [pc, #332]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598c:	f003 0303 	and.w	r3, r3, #3
 8005990:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d103      	bne.n	80059a0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        frequency = HAL_RCC_GetPCLK2Freq();
 8005998:	f7ff fa66 	bl	8004e68 <HAL_RCC_GetPCLK2Freq>
 800599c:	61f8      	str	r0, [r7, #28]
      break;
 800599e:	e2a5      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d103      	bne.n	80059ae <HAL_RCCEx_GetPeriphCLKFreq+0x492>
        frequency = HAL_RCC_GetSysClockFreq();
 80059a6:	f7ff f98f 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 80059aa:	61f8      	str	r0, [r7, #28]
      break;
 80059ac:	e29e      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d109      	bne.n	80059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
 80059b4:	4b47      	ldr	r3, [pc, #284]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059c0:	d102      	bne.n	80059c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
        frequency = HSI_VALUE;
 80059c2:	4b46      	ldr	r3, [pc, #280]	; (8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 80059c4:	61fb      	str	r3, [r7, #28]
 80059c6:	e010      	b.n	80059ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
      else if((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	2b03      	cmp	r3, #3
 80059cc:	d10a      	bne.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
 80059ce:	4b41      	ldr	r3, [pc, #260]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80059d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d103      	bne.n	80059e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4c8>
        frequency = LSE_VALUE;
 80059dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059e0:	61fb      	str	r3, [r7, #28]
 80059e2:	e002      	b.n	80059ea <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
        frequency = 0U;
 80059e4:	2300      	movs	r3, #0
 80059e6:	61fb      	str	r3, [r7, #28]
      break;
 80059e8:	e280      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 80059ea:	e27f      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80059ec:	4b39      	ldr	r3, [pc, #228]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 80059ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f2:	f003 030c 	and.w	r3, r3, #12
 80059f6:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d103      	bne.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        frequency = HAL_RCC_GetPCLK1Freq();
 80059fe:	f7ff fa1f 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005a02:	61f8      	str	r0, [r7, #28]
      break;
 8005a04:	e272      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	2b04      	cmp	r3, #4
 8005a0a:	d103      	bne.n	8005a14 <HAL_RCCEx_GetPeriphCLKFreq+0x4f8>
        frequency = HAL_RCC_GetSysClockFreq();
 8005a0c:	f7ff f95c 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005a10:	61f8      	str	r0, [r7, #28]
      break;
 8005a12:	e26b      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005a14:	69bb      	ldr	r3, [r7, #24]
 8005a16:	2b08      	cmp	r3, #8
 8005a18:	d109      	bne.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
 8005a1a:	4b2e      	ldr	r3, [pc, #184]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a26:	d102      	bne.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x512>
        frequency = HSI_VALUE;
 8005a28:	4b2c      	ldr	r3, [pc, #176]	; (8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8005a2a:	61fb      	str	r3, [r7, #28]
 8005a2c:	e010      	b.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
      else if((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	2b0c      	cmp	r3, #12
 8005a32:	d10a      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 8005a34:	4b27      	ldr	r3, [pc, #156]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a3a:	f003 0302 	and.w	r3, r3, #2
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d103      	bne.n	8005a4a <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
        frequency = LSE_VALUE;
 8005a42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a46:	61fb      	str	r3, [r7, #28]
 8005a48:	e002      	b.n	8005a50 <HAL_RCCEx_GetPeriphCLKFreq+0x534>
        frequency = 0U;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	61fb      	str	r3, [r7, #28]
      break;
 8005a4e:	e24d      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005a50:	e24c      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8005a52:	4b20      	ldr	r3, [pc, #128]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a58:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005a5c:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8005a5e:	69bb      	ldr	r3, [r7, #24]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d103      	bne.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0x550>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005a64:	f7ff f9ec 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005a68:	61f8      	str	r0, [r7, #28]
      break;
 8005a6a:	e23f      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	2b10      	cmp	r3, #16
 8005a70:	d103      	bne.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
        frequency = HAL_RCC_GetSysClockFreq();
 8005a72:	f7ff f929 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005a76:	61f8      	str	r0, [r7, #28]
      break;
 8005a78:	e238      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_USART3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	2b20      	cmp	r3, #32
 8005a7e:	d109      	bne.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8005a80:	4b14      	ldr	r3, [pc, #80]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a8c:	d102      	bne.n	8005a94 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
        frequency = HSI_VALUE;
 8005a8e:	4b13      	ldr	r3, [pc, #76]	; (8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>)
 8005a90:	61fb      	str	r3, [r7, #28]
 8005a92:	e010      	b.n	8005ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
      else if((srcclk == RCC_USART3CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2b30      	cmp	r3, #48	; 0x30
 8005a98:	d10a      	bne.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
 8005a9a:	4b0e      	ldr	r3, [pc, #56]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d103      	bne.n	8005ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
        frequency = LSE_VALUE;
 8005aa8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aac:	61fb      	str	r3, [r7, #28]
 8005aae:	e002      	b.n	8005ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
        frequency = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	61fb      	str	r3, [r7, #28]
      break;
 8005ab4:	e21a      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005ab6:	e219      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005ab8:	4b06      	ldr	r3, [pc, #24]	; (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>)
 8005aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005ac2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10a      	bne.n	8005ae0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005aca:	f7ff f9b9 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005ace:	61f8      	str	r0, [r7, #28]
      break;
 8005ad0:	e20c      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005ad2:	bf00      	nop
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	080084fc 	.word	0x080084fc
 8005adc:	00f42400 	.word	0x00f42400
      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	2b40      	cmp	r3, #64	; 0x40
 8005ae4:	d103      	bne.n	8005aee <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
        frequency = HAL_RCC_GetSysClockFreq();
 8005ae6:	f7ff f8ef 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005aea:	61f8      	str	r0, [r7, #28]
      break;
 8005aec:	e1fe      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART4CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b80      	cmp	r3, #128	; 0x80
 8005af2:	d109      	bne.n	8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8005af4:	4ba5      	ldr	r3, [pc, #660]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b00:	d102      	bne.n	8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
        frequency = HSI_VALUE;
 8005b02:	4ba3      	ldr	r3, [pc, #652]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8005b04:	61fb      	str	r3, [r7, #28]
 8005b06:	e010      	b.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
      else if((srcclk == RCC_UART4CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8005b0c:	d10a      	bne.n	8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
 8005b0e:	4b9f      	ldr	r3, [pc, #636]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d103      	bne.n	8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
        frequency = LSE_VALUE;
 8005b1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b20:	61fb      	str	r3, [r7, #28]
 8005b22:	e002      	b.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        frequency = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	61fb      	str	r3, [r7, #28]
      break;
 8005b28:	e1e0      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005b2a:	e1df      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8005b2c:	4b97      	ldr	r3, [pc, #604]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b36:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d103      	bne.n	8005b46 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005b3e:	f7ff f97f 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005b42:	61f8      	str	r0, [r7, #28]
      break;
 8005b44:	e1d2      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b4c:	d103      	bne.n	8005b56 <HAL_RCCEx_GetPeriphCLKFreq+0x63a>
        frequency = HAL_RCC_GetSysClockFreq();
 8005b4e:	f7ff f8bb 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005b52:	61f8      	str	r0, [r7, #28]
      break;
 8005b54:	e1ca      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_UART5CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b5c:	d109      	bne.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 8005b5e:	4b8b      	ldr	r3, [pc, #556]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b6a:	d102      	bne.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
        frequency = HSI_VALUE;
 8005b6c:	4b88      	ldr	r3, [pc, #544]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8005b6e:	61fb      	str	r3, [r7, #28]
 8005b70:	e011      	b.n	8005b96 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
      else if((srcclk == RCC_UART5CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b78:	d10a      	bne.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 8005b7a:	4b84      	ldr	r3, [pc, #528]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b80:	f003 0302 	and.w	r3, r3, #2
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d103      	bne.n	8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        frequency = LSE_VALUE;
 8005b88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b8c:	61fb      	str	r3, [r7, #28]
 8005b8e:	e002      	b.n	8005b96 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        frequency = 0U;
 8005b90:	2300      	movs	r3, #0
 8005b92:	61fb      	str	r3, [r7, #28]
      break;
 8005b94:	e1aa      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005b96:	e1a9      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005b98:	4b7c      	ldr	r3, [pc, #496]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ba2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d103      	bne.n	8005bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005baa:	f7ff f949 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005bae:	61f8      	str	r0, [r7, #28]
      break;
 8005bb0:	e19c      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bb8:	d103      	bne.n	8005bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
        frequency = HAL_RCC_GetSysClockFreq();
 8005bba:	f7ff f885 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005bbe:	61f8      	str	r0, [r7, #28]
      break;
 8005bc0:	e194      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bc8:	d109      	bne.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
 8005bca:	4b70      	ldr	r3, [pc, #448]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bd6:	d102      	bne.n	8005bde <HAL_RCCEx_GetPeriphCLKFreq+0x6c2>
        frequency = HSI_VALUE;
 8005bd8:	4b6d      	ldr	r3, [pc, #436]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8005bda:	61fb      	str	r3, [r7, #28]
 8005bdc:	e011      	b.n	8005c02 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
      else if((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005bde:	69bb      	ldr	r3, [r7, #24]
 8005be0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005be4:	d10a      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8005be6:	4b69      	ldr	r3, [pc, #420]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d103      	bne.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
        frequency = LSE_VALUE;
 8005bf4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bf8:	61fb      	str	r3, [r7, #28]
 8005bfa:	e002      	b.n	8005c02 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
        frequency = 0U;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	61fb      	str	r3, [r7, #28]
      break;
 8005c00:	e174      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005c02:	e173      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005c04:	4b61      	ldr	r3, [pc, #388]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c0e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c16:	d103      	bne.n	8005c20 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        frequency = HAL_RCC_GetSysClockFreq();
 8005c18:	f7ff f856 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005c1c:	61f8      	str	r0, [r7, #28]
      break;
 8005c1e:	e164      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI1)
 8005c20:	69bb      	ldr	r3, [r7, #24]
 8005c22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c26:	d11b      	bne.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
        if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != RESET)
 8005c28:	4b58      	ldr	r3, [pc, #352]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	f000 815a 	beq.w	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005c36:	4b55      	ldr	r3, [pc, #340]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c38:	691b      	ldr	r3, [r3, #16]
 8005c3a:	0a1b      	lsrs	r3, r3, #8
 8005c3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c40:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	68fa      	ldr	r2, [r7, #12]
 8005c46:	fb02 f203 	mul.w	r2, r2, r3
 8005c4a:	4b50      	ldr	r3, [pc, #320]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	0e5b      	lsrs	r3, r3, #25
 8005c50:	f003 0303 	and.w	r3, r3, #3
 8005c54:	3301      	adds	r3, #1
 8005c56:	005b      	lsls	r3, r3, #1
 8005c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c5c:	61fb      	str	r3, [r7, #28]
      break;
 8005c5e:	e144      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      else if(srcclk == RCC_ADCCLKSOURCE_PLLSAI2)
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c66:	d11b      	bne.n	8005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
        if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != RESET)
 8005c68:	4b48      	ldr	r3, [pc, #288]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f000 813a 	beq.w	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005c76:	4b45      	ldr	r3, [pc, #276]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	0a1b      	lsrs	r3, r3, #8
 8005c7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c80:	60fb      	str	r3, [r7, #12]
          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	fb02 f203 	mul.w	r2, r2, r3
 8005c8a:	4b40      	ldr	r3, [pc, #256]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	0e5b      	lsrs	r3, r3, #25
 8005c90:	f003 0303 	and.w	r3, r3, #3
 8005c94:	3301      	adds	r3, #1
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c9c:	61fb      	str	r3, [r7, #28]
      break;
 8005c9e:	e124      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
        frequency = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
      break;
 8005ca4:	e121      	b.n	8005eea <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
      srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005ca6:	4b39      	ldr	r3, [pc, #228]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005cb0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d103      	bne.n	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
        frequency = HAL_RCC_GetPCLK2Freq();
 8005cb8:	f7ff f8d6 	bl	8004e68 <HAL_RCC_GetPCLK2Freq>
 8005cbc:	61f8      	str	r0, [r7, #28]
      break;
 8005cbe:	e115      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = HAL_RCC_GetSysClockFreq();
 8005cc0:	f7ff f802 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005cc4:	61f8      	str	r0, [r7, #28]
      break;
 8005cc6:	e111      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005cc8:	4b30      	ldr	r3, [pc, #192]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cce:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005cd2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d103      	bne.n	8005ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005cda:	f7ff f8b1 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005cde:	61f8      	str	r0, [r7, #28]
      break;
 8005ce0:	e104      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ce8:	d103      	bne.n	8005cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        frequency = HAL_RCC_GetSysClockFreq();
 8005cea:	f7fe ffed 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005cee:	61f8      	str	r0, [r7, #28]
      break;
 8005cf0:	e0fc      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cf8:	d109      	bne.n	8005d0e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005cfa:	4b24      	ldr	r3, [pc, #144]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d06:	d102      	bne.n	8005d0e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
        frequency = HSI_VALUE;
 8005d08:	4b21      	ldr	r3, [pc, #132]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8005d0a:	61fb      	str	r3, [r7, #28]
      break;
 8005d0c:	e0ee      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	61fb      	str	r3, [r7, #28]
      break;
 8005d12:	e0eb      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005d14:	4b1d      	ldr	r3, [pc, #116]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d1a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005d1e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d103      	bne.n	8005d2e <HAL_RCCEx_GetPeriphCLKFreq+0x812>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005d26:	f7ff f88b 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005d2a:	61f8      	str	r0, [r7, #28]
      break;
 8005d2c:	e0de      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8005d2e:	69bb      	ldr	r3, [r7, #24]
 8005d30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d34:	d103      	bne.n	8005d3e <HAL_RCCEx_GetPeriphCLKFreq+0x822>
        frequency = HAL_RCC_GetSysClockFreq();
 8005d36:	f7fe ffc7 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005d3a:	61f8      	str	r0, [r7, #28]
      break;
 8005d3c:	e0d6      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_I2C2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d44:	d109      	bne.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
 8005d46:	4b11      	ldr	r3, [pc, #68]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d52:	d102      	bne.n	8005d5a <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
        frequency = HSI_VALUE;
 8005d54:	4b0e      	ldr	r3, [pc, #56]	; (8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x874>)
 8005d56:	61fb      	str	r3, [r7, #28]
      break;
 8005d58:	e0c8      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
      break;
 8005d5e:	e0c5      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005d60:	4b0a      	ldr	r3, [pc, #40]	; (8005d8c <HAL_RCCEx_GetPeriphCLKFreq+0x870>)
 8005d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d66:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d6a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d103      	bne.n	8005d7a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005d72:	f7ff f865 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005d76:	61f8      	str	r0, [r7, #28]
      break;
 8005d78:	e0b8      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d80:	d108      	bne.n	8005d94 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
        frequency = HAL_RCC_GetSysClockFreq();
 8005d82:	f7fe ffa1 	bl	8004cc8 <HAL_RCC_GetSysClockFreq>
 8005d86:	61f8      	str	r0, [r7, #28]
      break;
 8005d88:	e0b0      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005d8a:	bf00      	nop
 8005d8c:	40021000 	.word	0x40021000
 8005d90:	00f42400 	.word	0x00f42400
      else if((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d9a:	d109      	bne.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8005d9c:	4b56      	ldr	r3, [pc, #344]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da8:	d102      	bne.n	8005db0 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
        frequency = HSI_VALUE;
 8005daa:	4b54      	ldr	r3, [pc, #336]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8005dac:	61fb      	str	r3, [r7, #28]
      break;
 8005dae:	e09d      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8005db0:	2300      	movs	r3, #0
 8005db2:	61fb      	str	r3, [r7, #28]
      break;
 8005db4:	e09a      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005db6:	4b50      	ldr	r3, [pc, #320]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005dc0:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d103      	bne.n	8005dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005dc8:	f7ff f83a 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005dcc:	61f8      	str	r0, [r7, #28]
      break;
 8005dce:	e08d      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005dd6:	d10a      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 8005dd8:	4b47      	ldr	r3, [pc, #284]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d103      	bne.n	8005dee <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
        frequency = LSI_VALUE;
 8005de6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005dea:	61fb      	str	r3, [r7, #28]
 8005dec:	e01f      	b.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if((srcclk == RCC_LPTIM1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005dee:	69bb      	ldr	r3, [r7, #24]
 8005df0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005df4:	d109      	bne.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
 8005df6:	4b40      	ldr	r3, [pc, #256]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005dfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e02:	d102      	bne.n	8005e0a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = HSI_VALUE;
 8005e04:	4b3d      	ldr	r3, [pc, #244]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8005e06:	61fb      	str	r3, [r7, #28]
 8005e08:	e011      	b.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
      else if ((srcclk == RCC_LPTIM1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005e10:	d10a      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
 8005e12:	4b39      	ldr	r3, [pc, #228]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d103      	bne.n	8005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>
        frequency = LSE_VALUE;
 8005e20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e24:	61fb      	str	r3, [r7, #28]
 8005e26:	e002      	b.n	8005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x912>
        frequency = 0U;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	61fb      	str	r3, [r7, #28]
      break;
 8005e2c:	e05e      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005e2e:	e05d      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005e30:	4b31      	ldr	r3, [pc, #196]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e36:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005e3a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d103      	bne.n	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005e42:	f7fe fffd 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005e46:	61f8      	str	r0, [r7, #28]
      break;
 8005e48:	e050      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e50:	d10a      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 8005e52:	4b29      	ldr	r3, [pc, #164]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d103      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
        frequency = LSI_VALUE;
 8005e60:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005e64:	61fb      	str	r3, [r7, #28]
 8005e66:	e01f      	b.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if((srcclk == RCC_LPTIM2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e6e:	d109      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
 8005e70:	4b21      	ldr	r3, [pc, #132]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e7c:	d102      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x968>
        frequency = HSI_VALUE;
 8005e7e:	4b1f      	ldr	r3, [pc, #124]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8005e80:	61fb      	str	r3, [r7, #28]
 8005e82:	e011      	b.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
      else if ((srcclk == RCC_LPTIM2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)))
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e8a:	d10a      	bne.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005e8c:	4b1a      	ldr	r3, [pc, #104]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b02      	cmp	r3, #2
 8005e98:	d103      	bne.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
        frequency = LSE_VALUE;
 8005e9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e9e:	61fb      	str	r3, [r7, #28]
 8005ea0:	e002      	b.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
        frequency = 0U;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	61fb      	str	r3, [r7, #28]
      break;
 8005ea6:	e021      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005ea8:	e020      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005eaa:	4b13      	ldr	r3, [pc, #76]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005eb4:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SWPMI1CLKSOURCE_PCLK1)
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d103      	bne.n	8005ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a8>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005ebc:	f7fe ffc0 	bl	8004e40 <HAL_RCC_GetPCLK1Freq>
 8005ec0:	61f8      	str	r0, [r7, #28]
      break;
 8005ec2:	e013      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      else if((srcclk == RCC_SWPMI1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eca:	d109      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8005ecc:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ed4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ed8:	d102      	bne.n	8005ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
        frequency = HSI_VALUE;
 8005eda:	4b08      	ldr	r3, [pc, #32]	; (8005efc <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>)
 8005edc:	61fb      	str	r3, [r7, #28]
      break;
 8005ede:	e005      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
        frequency = 0U;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	61fb      	str	r3, [r7, #28]
      break;
 8005ee4:	e002      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8005ee6:	bf00      	nop
 8005ee8:	e000      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
      break;
 8005eea:	bf00      	nop
    }
  }

  return(frequency);
 8005eec:	69fb      	ldr	r3, [r7, #28]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3720      	adds	r7, #32
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	00f42400 	.word	0x00f42400

08005f00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005f12:	4b73      	ldr	r3, [pc, #460]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	f003 0303 	and.w	r3, r3, #3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d018      	beq.n	8005f50 <RCCEx_PLLSAI1_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005f1e:	4b70      	ldr	r3, [pc, #448]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f003 0203 	and.w	r2, r3, #3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d10d      	bne.n	8005f4a <RCCEx_PLLSAI1_Config+0x4a>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
       ||
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d009      	beq.n	8005f4a <RCCEx_PLLSAI1_Config+0x4a>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005f36:	4b6a      	ldr	r3, [pc, #424]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	091b      	lsrs	r3, r3, #4
 8005f3c:	f003 0307 	and.w	r3, r3, #7
 8005f40:	1c5a      	adds	r2, r3, #1
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	685b      	ldr	r3, [r3, #4]
       ||
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d044      	beq.n	8005fd4 <RCCEx_PLLSAI1_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	73fb      	strb	r3, [r7, #15]
 8005f4e:	e041      	b.n	8005fd4 <RCCEx_PLLSAI1_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d00c      	beq.n	8005f72 <RCCEx_PLLSAI1_Config+0x72>
 8005f58:	2b03      	cmp	r3, #3
 8005f5a:	d013      	beq.n	8005f84 <RCCEx_PLLSAI1_Config+0x84>
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d120      	bne.n	8005fa2 <RCCEx_PLLSAI1_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f60:	4b5f      	ldr	r3, [pc, #380]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d11d      	bne.n	8005fa8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f70:	e01a      	b.n	8005fa8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f72:	4b5b      	ldr	r3, [pc, #364]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d116      	bne.n	8005fac <RCCEx_PLLSAI1_Config+0xac>
      {
        status = HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f82:	e013      	b.n	8005fac <RCCEx_PLLSAI1_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f84:	4b56      	ldr	r3, [pc, #344]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10f      	bne.n	8005fb0 <RCCEx_PLLSAI1_Config+0xb0>
 8005f90:	4b53      	ldr	r3, [pc, #332]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d109      	bne.n	8005fb0 <RCCEx_PLLSAI1_Config+0xb0>
      {
        status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fa0:	e006      	b.n	8005fb0 <RCCEx_PLLSAI1_Config+0xb0>
    default:
      status = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa6:	e004      	b.n	8005fb2 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8005fa8:	bf00      	nop
 8005faa:	e002      	b.n	8005fb2 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8005fac:	bf00      	nop
 8005fae:	e000      	b.n	8005fb2 <RCCEx_PLLSAI1_Config+0xb2>
      break;
 8005fb0:	bf00      	nop
    }

    if(status == HAL_OK)
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10d      	bne.n	8005fd4 <RCCEx_PLLSAI1_Config+0xd4>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005fb8:	4849      	ldr	r0, [pc, #292]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fba:	4b49      	ldr	r3, [pc, #292]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6819      	ldr	r1, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	011b      	lsls	r3, r3, #4
 8005fce:	430b      	orrs	r3, r1
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d17d      	bne.n	80060d6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005fda:	4a41      	ldr	r2, [pc, #260]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fdc:	4b40      	ldr	r3, [pc, #256]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005fe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fe6:	f7fb fcfb 	bl	80019e0 <HAL_GetTick>
 8005fea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8005fec:	e009      	b.n	8006002 <RCCEx_PLLSAI1_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fee:	f7fb fcf7 	bl	80019e0 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d902      	bls.n	8006002 <RCCEx_PLLSAI1_Config+0x102>
      {
        status = HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	73fb      	strb	r3, [r7, #15]
        break;
 8006000:	e005      	b.n	800600e <RCCEx_PLLSAI1_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8006002:	4b37      	ldr	r3, [pc, #220]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1ef      	bne.n	8005fee <RCCEx_PLLSAI1_Config+0xee>
      }
    }

    if(status == HAL_OK)
 800600e:	7bfb      	ldrb	r3, [r7, #15]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d160      	bne.n	80060d6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d111      	bne.n	800603e <RCCEx_PLLSAI1_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800601a:	4831      	ldr	r0, [pc, #196]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800601c:	4b30      	ldr	r3, [pc, #192]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	6892      	ldr	r2, [r2, #8]
 800602c:	0211      	lsls	r1, r2, #8
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	68d2      	ldr	r2, [r2, #12]
 8006032:	0912      	lsrs	r2, r2, #4
 8006034:	0452      	lsls	r2, r2, #17
 8006036:	430a      	orrs	r2, r1
 8006038:	4313      	orrs	r3, r2
 800603a:	6103      	str	r3, [r0, #16]
 800603c:	e027      	b.n	800608e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d112      	bne.n	800606a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006044:	4826      	ldr	r0, [pc, #152]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006046:	4b26      	ldr	r3, [pc, #152]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800604e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	6892      	ldr	r2, [r2, #8]
 8006056:	0211      	lsls	r1, r2, #8
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	6912      	ldr	r2, [r2, #16]
 800605c:	0852      	lsrs	r2, r2, #1
 800605e:	3a01      	subs	r2, #1
 8006060:	0552      	lsls	r2, r2, #21
 8006062:	430a      	orrs	r2, r1
 8006064:	4313      	orrs	r3, r2
 8006066:	6103      	str	r3, [r0, #16]
 8006068:	e011      	b.n	800608e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800606a:	481d      	ldr	r0, [pc, #116]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800606c:	4b1c      	ldr	r3, [pc, #112]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800606e:	691b      	ldr	r3, [r3, #16]
 8006070:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006074:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	6892      	ldr	r2, [r2, #8]
 800607c:	0211      	lsls	r1, r2, #8
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	6952      	ldr	r2, [r2, #20]
 8006082:	0852      	lsrs	r2, r2, #1
 8006084:	3a01      	subs	r2, #1
 8006086:	0652      	lsls	r2, r2, #25
 8006088:	430a      	orrs	r2, r1
 800608a:	4313      	orrs	r3, r2
 800608c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800608e:	4a14      	ldr	r2, [pc, #80]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006090:	4b13      	ldr	r3, [pc, #76]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006098:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609a:	f7fb fca1 	bl	80019e0 <HAL_GetTick>
 800609e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80060a0:	e009      	b.n	80060b6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80060a2:	f7fb fc9d 	bl	80019e0 <HAL_GetTick>
 80060a6:	4602      	mov	r2, r0
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	1ad3      	subs	r3, r2, r3
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d902      	bls.n	80060b6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	73fb      	strb	r3, [r7, #15]
          break;
 80060b4:	e005      	b.n	80060c2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80060b6:	4b0a      	ldr	r3, [pc, #40]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d0ef      	beq.n	80060a2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80060c2:	7bfb      	ldrb	r3, [r7, #15]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d106      	bne.n	80060d6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80060c8:	4905      	ldr	r1, [pc, #20]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060ca:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060cc:	691a      	ldr	r2, [r3, #16]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}
 80060e0:	40021000 	.word	0x40021000

080060e4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80060f2:	2300      	movs	r3, #0
 80060f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80060f6:	4b68      	ldr	r3, [pc, #416]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 80060f8:	68db      	ldr	r3, [r3, #12]
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d018      	beq.n	8006134 <RCCEx_PLLSAI2_Config+0x50>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006102:	4b65      	ldr	r3, [pc, #404]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f003 0203 	and.w	r2, r3, #3
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	429a      	cmp	r2, r3
 8006110:	d10d      	bne.n	800612e <RCCEx_PLLSAI2_Config+0x4a>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
       ||
 8006116:	2b00      	cmp	r3, #0
 8006118:	d009      	beq.n	800612e <RCCEx_PLLSAI2_Config+0x4a>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800611a:	4b5f      	ldr	r3, [pc, #380]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	091b      	lsrs	r3, r3, #4
 8006120:	f003 0307 	and.w	r3, r3, #7
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
       ||
 800612a:	429a      	cmp	r2, r3
 800612c:	d044      	beq.n	80061b8 <RCCEx_PLLSAI2_Config+0xd4>
#endif
      )
    {
      status = HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	73fb      	strb	r3, [r7, #15]
 8006132:	e041      	b.n	80061b8 <RCCEx_PLLSAI2_Config+0xd4>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d00c      	beq.n	8006156 <RCCEx_PLLSAI2_Config+0x72>
 800613c:	2b03      	cmp	r3, #3
 800613e:	d013      	beq.n	8006168 <RCCEx_PLLSAI2_Config+0x84>
 8006140:	2b01      	cmp	r3, #1
 8006142:	d120      	bne.n	8006186 <RCCEx_PLLSAI2_Config+0xa2>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006144:	4b54      	ldr	r3, [pc, #336]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d11d      	bne.n	800618c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006154:	e01a      	b.n	800618c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006156:	4b50      	ldr	r3, [pc, #320]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800615e:	2b00      	cmp	r3, #0
 8006160:	d116      	bne.n	8006190 <RCCEx_PLLSAI2_Config+0xac>
      {
        status = HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006166:	e013      	b.n	8006190 <RCCEx_PLLSAI2_Config+0xac>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006168:	4b4b      	ldr	r3, [pc, #300]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10f      	bne.n	8006194 <RCCEx_PLLSAI2_Config+0xb0>
 8006174:	4b48      	ldr	r3, [pc, #288]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800617c:	2b00      	cmp	r3, #0
 800617e:	d109      	bne.n	8006194 <RCCEx_PLLSAI2_Config+0xb0>
      {
        status = HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006184:	e006      	b.n	8006194 <RCCEx_PLLSAI2_Config+0xb0>
    default:
      status = HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	73fb      	strb	r3, [r7, #15]
      break;
 800618a:	e004      	b.n	8006196 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 800618c:	bf00      	nop
 800618e:	e002      	b.n	8006196 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8006190:	bf00      	nop
 8006192:	e000      	b.n	8006196 <RCCEx_PLLSAI2_Config+0xb2>
      break;
 8006194:	bf00      	nop
    }

    if(status == HAL_OK)
 8006196:	7bfb      	ldrb	r3, [r7, #15]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10d      	bne.n	80061b8 <RCCEx_PLLSAI2_Config+0xd4>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800619c:	483e      	ldr	r0, [pc, #248]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 800619e:	4b3e      	ldr	r3, [pc, #248]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6819      	ldr	r1, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	011b      	lsls	r3, r3, #4
 80061b2:	430b      	orrs	r3, r1
 80061b4:	4313      	orrs	r3, r2
 80061b6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80061b8:	7bfb      	ldrb	r3, [r7, #15]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d167      	bne.n	800628e <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80061be:	4a36      	ldr	r2, [pc, #216]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 80061c0:	4b35      	ldr	r3, [pc, #212]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061ca:	f7fb fc09 	bl	80019e0 <HAL_GetTick>
 80061ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 80061d0:	e009      	b.n	80061e6 <RCCEx_PLLSAI2_Config+0x102>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80061d2:	f7fb fc05 	bl	80019e0 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b02      	cmp	r3, #2
 80061de:	d902      	bls.n	80061e6 <RCCEx_PLLSAI2_Config+0x102>
      {
        status = HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	73fb      	strb	r3, [r7, #15]
        break;
 80061e4:	e005      	b.n	80061f2 <RCCEx_PLLSAI2_Config+0x10e>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != RESET)
 80061e6:	4b2c      	ldr	r3, [pc, #176]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1ef      	bne.n	80061d2 <RCCEx_PLLSAI2_Config+0xee>
      }
    }

    if(status == HAL_OK)
 80061f2:	7bfb      	ldrb	r3, [r7, #15]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d14a      	bne.n	800628e <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d111      	bne.n	8006222 <RCCEx_PLLSAI2_Config+0x13e>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80061fe:	4826      	ldr	r0, [pc, #152]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006200:	4b25      	ldr	r3, [pc, #148]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006208:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6892      	ldr	r2, [r2, #8]
 8006210:	0211      	lsls	r1, r2, #8
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	68d2      	ldr	r2, [r2, #12]
 8006216:	0912      	lsrs	r2, r2, #4
 8006218:	0452      	lsls	r2, r2, #17
 800621a:	430a      	orrs	r2, r1
 800621c:	4313      	orrs	r3, r2
 800621e:	6143      	str	r3, [r0, #20]
 8006220:	e011      	b.n	8006246 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006222:	481d      	ldr	r0, [pc, #116]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006224:	4b1c      	ldr	r3, [pc, #112]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800622c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6892      	ldr	r2, [r2, #8]
 8006234:	0211      	lsls	r1, r2, #8
 8006236:	687a      	ldr	r2, [r7, #4]
 8006238:	6912      	ldr	r2, [r2, #16]
 800623a:	0852      	lsrs	r2, r2, #1
 800623c:	3a01      	subs	r2, #1
 800623e:	0652      	lsls	r2, r2, #25
 8006240:	430a      	orrs	r2, r1
 8006242:	4313      	orrs	r3, r2
 8006244:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006246:	4a14      	ldr	r2, [pc, #80]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006248:	4b13      	ldr	r3, [pc, #76]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006250:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006252:	f7fb fbc5 	bl	80019e0 <HAL_GetTick>
 8006256:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 8006258:	e009      	b.n	800626e <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800625a:	f7fb fbc1 	bl	80019e0 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d902      	bls.n	800626e <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	73fb      	strb	r3, [r7, #15]
          break;
 800626c:	e005      	b.n	800627a <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
 800626e:	4b0a      	ldr	r3, [pc, #40]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0ef      	beq.n	800625a <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800627a:	7bfb      	ldrb	r3, [r7, #15]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d106      	bne.n	800628e <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006280:	4905      	ldr	r1, [pc, #20]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006282:	4b05      	ldr	r3, [pc, #20]	; (8006298 <RCCEx_PLLSAI2_Config+0x1b4>)
 8006284:	695a      	ldr	r2, [r3, #20]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	4313      	orrs	r3, r2
 800628c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800628e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40021000 	.word	0x40021000

0800629c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b088      	sub	sp, #32
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits  = 0;
 80062a8:	2300      	movs	r3, #0
 80062aa:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 80062ac:	2300      	movs	r3, #0
 80062ae:	617b      	str	r3, [r7, #20]
  
  /* Check the SAI handle allocation */
  if(hsai == NULL)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e14a      	b.n	8006550 <HAL_SAI_Init+0x2b4>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->State == HAL_SAI_STATE_RESET)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d106      	bne.n	80062d4 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f001 fa88 	bl	80077e4 <HAL_SAI_MspInit>
  }
  
  hsai->State = HAL_SAI_STATE_BUSY;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2202      	movs	r2, #2
 80062d8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 fbdd 	bl	8006a9c <SAI_Disable>
  
  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch(hsai->Init.SynchroExt)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d007      	beq.n	80062fa <HAL_SAI_Init+0x5e>
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d302      	bcc.n	80062f4 <HAL_SAI_Init+0x58>
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d006      	beq.n	8006300 <HAL_SAI_Init+0x64>
 80062f2:	e008      	b.n	8006306 <HAL_SAI_Init+0x6a>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80062f4:	2300      	movs	r3, #0
 80062f6:	61fb      	str	r3, [r7, #28]
      break;
 80062f8:	e005      	b.n	8006306 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80062fa:	2310      	movs	r3, #16
 80062fc:	61fb      	str	r3, [r7, #28]
      break;
 80062fe:	e002      	b.n	8006306 <HAL_SAI_Init+0x6a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8006300:	2320      	movs	r3, #32
 8006302:	61fb      	str	r3, [r7, #28]
      break;
 8006304:	bf00      	nop
  }
  
  switch(hsai->Init.Synchro)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	2b03      	cmp	r3, #3
 800630c:	d81d      	bhi.n	800634a <HAL_SAI_Init+0xae>
 800630e:	a201      	add	r2, pc, #4	; (adr r2, 8006314 <HAL_SAI_Init+0x78>)
 8006310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006314:	08006325 	.word	0x08006325
 8006318:	0800632b 	.word	0x0800632b
 800631c:	08006333 	.word	0x08006333
 8006320:	0800633b 	.word	0x0800633b
  {
    case SAI_ASYNCHRONOUS :
      {
        syncen_bits = 0;
 8006324:	2300      	movs	r3, #0
 8006326:	617b      	str	r3, [r7, #20]
      }
      break;
 8006328:	e00f      	b.n	800634a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS :
      {
        syncen_bits = SAI_xCR1_SYNCEN_0;
 800632a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800632e:	617b      	str	r3, [r7, #20]
      }
      break;
 8006330:	e00b      	b.n	800634a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 8006332:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006336:	617b      	str	r3, [r7, #20]
      }
      break;
 8006338:	e007      	b.n	800634a <HAL_SAI_Init+0xae>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      {
        syncen_bits = SAI_xCR1_SYNCEN_1;
 800633a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800633e:	617b      	str	r3, [r7, #20]
        tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	f043 0301 	orr.w	r3, r3, #1
 8006346:	61fb      	str	r3, [r7, #28]
      }
      break;
 8006348:	bf00      	nop
  
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  
  if((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a82      	ldr	r2, [pc, #520]	; (8006558 <HAL_SAI_Init+0x2bc>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d004      	beq.n	800635e <HAL_SAI_Init+0xc2>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a80      	ldr	r2, [pc, #512]	; (800655c <HAL_SAI_Init+0x2c0>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d103      	bne.n	8006366 <HAL_SAI_Init+0xca>
  {
    SAI1->GCR = tmpregisterGCR;
 800635e:	4a80      	ldr	r2, [pc, #512]	; (8006560 <HAL_SAI_Init+0x2c4>)
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	6013      	str	r3, [r2, #0]
 8006364:	e002      	b.n	800636c <HAL_SAI_Init+0xd0>
  }
  else 
  {
    SAI2->GCR = tmpregisterGCR;
 8006366:	4a7f      	ldr	r2, [pc, #508]	; (8006564 <HAL_SAI_Init+0x2c8>)
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	6013      	str	r3, [r2, #0]
  
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
       /* STM32L496xx || STM32L4A6xx || */
       /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  if(hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d043      	beq.n	80063fc <HAL_SAI_Init+0x160>
  {
    uint32_t freq = 0;
 8006374:	2300      	movs	r3, #0
 8006376:	613b      	str	r3, [r7, #16]
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    
    if((hsai->Instance == SAI1_Block_A ) || (hsai->Instance == SAI1_Block_B ))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a76      	ldr	r2, [pc, #472]	; (8006558 <HAL_SAI_Init+0x2bc>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d004      	beq.n	800638c <HAL_SAI_Init+0xf0>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a75      	ldr	r2, [pc, #468]	; (800655c <HAL_SAI_Init+0x2c0>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d104      	bne.n	8006396 <HAL_SAI_Init+0xfa>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800638c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006390:	f7ff f8c4 	bl	800551c <HAL_RCCEx_GetPeriphCLKFreq>
 8006394:	6138      	str	r0, [r7, #16]
    }
    if((hsai->Instance == SAI2_Block_A ) || (hsai->Instance == SAI2_Block_B ))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a73      	ldr	r2, [pc, #460]	; (8006568 <HAL_SAI_Init+0x2cc>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d004      	beq.n	80063aa <HAL_SAI_Init+0x10e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a71      	ldr	r2, [pc, #452]	; (800656c <HAL_SAI_Init+0x2d0>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d104      	bne.n	80063b4 <HAL_SAI_Init+0x118>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80063aa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80063ae:	f7ff f8b5 	bl	800551c <HAL_RCCEx_GetPeriphCLKFreq>
 80063b2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	4613      	mov	r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	4413      	add	r3, r2
 80063bc:	005b      	lsls	r3, r3, #1
 80063be:	461a      	mov	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	69db      	ldr	r3, [r3, #28]
 80063c4:	025b      	lsls	r3, r3, #9
 80063c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ca:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	4a68      	ldr	r2, [pc, #416]	; (8006570 <HAL_SAI_Init+0x2d4>)
 80063d0:	fba2 2303 	umull	r2, r3, r2, r3
 80063d4:	08da      	lsrs	r2, r3, #3
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	621a      	str	r2, [r3, #32]
    
    /* Round result to the nearest integer */
    if((tmpval % 10) > 8)
 80063da:	68f9      	ldr	r1, [r7, #12]
 80063dc:	4b64      	ldr	r3, [pc, #400]	; (8006570 <HAL_SAI_Init+0x2d4>)
 80063de:	fba3 2301 	umull	r2, r3, r3, r1
 80063e2:	08da      	lsrs	r2, r3, #3
 80063e4:	4613      	mov	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	4413      	add	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	1aca      	subs	r2, r1, r3
 80063ee:	2a08      	cmp	r2, #8
 80063f0:	d904      	bls.n	80063fc <HAL_SAI_Init+0x160>
    {
      hsai->Init.Mckdiv+= 1;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a1b      	ldr	r3, [r3, #32]
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  
  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d003      	beq.n	800640c <HAL_SAI_Init+0x170>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d109      	bne.n	8006420 <HAL_SAI_Init+0x184>
  { /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006410:	2b01      	cmp	r3, #1
 8006412:	d101      	bne.n	8006418 <HAL_SAI_Init+0x17c>
 8006414:	2300      	movs	r3, #0
 8006416:	e001      	b.n	800641c <HAL_SAI_Init+0x180>
 8006418:	f44f 7300 	mov.w	r3, #512	; 0x200
 800641c:	61bb      	str	r3, [r7, #24]
 800641e:	e008      	b.n	8006432 <HAL_SAI_Init+0x196>
  }
  else
  { /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006424:	2b01      	cmp	r3, #1
 8006426:	d102      	bne.n	800642e <HAL_SAI_Init+0x192>
 8006428:	f44f 7300 	mov.w	r3, #512	; 0x200
 800642c:	e000      	b.n	8006430 <HAL_SAI_Init+0x194>
 800642e:	2300      	movs	r3, #0
 8006430:	61bb      	str	r3, [r7, #24]
                        ckstr_bits | syncen_bits |                             \
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                        hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1&=~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6819      	ldr	r1, [r3, #0]
 800643c:	4b4d      	ldr	r3, [pc, #308]	; (8006574 <HAL_SAI_Init+0x2d8>)
 800643e:	400b      	ands	r3, r1
 8006440:	6013      	str	r3, [r2, #0]
                         SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN |\
                         SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                         SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);
  
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6812      	ldr	r2, [r2, #0]
 800644a:	6811      	ldr	r1, [r2, #0]
 800644c:	687a      	ldr	r2, [r7, #4]
 800644e:	6850      	ldr	r0, [r2, #4]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006454:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006456:	687a      	ldr	r2, [r7, #4]
 8006458:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800645a:	4310      	orrs	r0, r2
                        hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006460:	4310      	orrs	r0, r2
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	4310      	orrs	r0, r2
                        ckstr_bits | syncen_bits |                             \
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800646a:	687a      	ldr	r2, [r7, #4]
 800646c:	6a52      	ldr	r2, [r2, #36]	; 0x24
                        ckstr_bits | syncen_bits |                             \
 800646e:	4310      	orrs	r0, r2
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6912      	ldr	r2, [r2, #16]
 8006474:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6952      	ldr	r2, [r2, #20]
                        hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800647a:	4310      	orrs	r0, r2
                        hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800647c:	687a      	ldr	r2, [r7, #4]
 800647e:	6a12      	ldr	r2, [r2, #32]
 8006480:	0512      	lsls	r2, r2, #20
 8006482:	4302      	orrs	r2, r0
  hsai->Instance->CR1|=(hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006484:	430a      	orrs	r2, r1
 8006486:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* SAI CR2 Configuration */
  hsai->Instance->CR2&= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8006496:	f023 030f 	bic.w	r3, r3, #15
 800649a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2|=  (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	6812      	ldr	r2, [r2, #0]
 80064a4:	6851      	ldr	r1, [r2, #4]
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	6990      	ldr	r0, [r2, #24]
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80064ae:	4310      	orrs	r0, r2
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80064b4:	4302      	orrs	r2, r0
 80064b6:	430a      	orrs	r2, r1
 80064b8:	605a      	str	r2, [r3, #4]
  
  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR&=(~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	6899      	ldr	r1, [r3, #8]
 80064c4:	4b2c      	ldr	r3, [pc, #176]	; (8006578 <HAL_SAI_Init+0x2dc>)
 80064c6:	400b      	ands	r3, r1
 80064c8:	6093      	str	r3, [r2, #8]
                           SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	6812      	ldr	r2, [r2, #0]
 80064d2:	6891      	ldr	r1, [r2, #8]
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80064d8:	1e50      	subs	r0, r2, #1
                          hsai->FrameInit.FSOffset |
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 80064de:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSDefinition |
 80064e0:	687a      	ldr	r2, [r7, #4]
 80064e2:	6c92      	ldr	r2, [r2, #72]	; 0x48
                          hsai->FrameInit.FSOffset |
 80064e4:	4310      	orrs	r0, r2
                          hsai->FrameInit.FSPolarity   |
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                          hsai->FrameInit.FSDefinition |
 80064ea:	4310      	orrs	r0, r2
                          ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064f0:	3a01      	subs	r2, #1
 80064f2:	0212      	lsls	r2, r2, #8
                          hsai->FrameInit.FSPolarity   |
 80064f4:	4302      	orrs	r2, r0
  hsai->Instance->FRCR|=((hsai->FrameInit.FrameLength - 1) |
 80064f6:	430a      	orrs	r2, r1
 80064f8:	609a      	str	r2, [r3, #8]
  
  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR&= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68d9      	ldr	r1, [r3, #12]
 8006504:	f24f 0320 	movw	r3, #61472	; 0xf020
 8006508:	400b      	ands	r3, r1
 800650a:	60d3      	str	r3, [r2, #12]
                             SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN ));
  
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	68d1      	ldr	r1, [r2, #12]
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	6d50      	ldr	r0, [r2, #84]	; 0x54
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800651e:	4310      	orrs	r0, r2
                          | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8006524:	0412      	lsls	r2, r2, #16
 8006526:	4310      	orrs	r0, r2
 8006528:	687a      	ldr	r2, [r7, #4]
 800652a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800652c:	3a01      	subs	r2, #1
 800652e:	0212      	lsls	r2, r2, #8
 8006530:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR|=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 8006532:	430a      	orrs	r2, r1
 8006534:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Initialize the SAI state */
  hsai->State= HAL_SAI_STATE_READY;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800654e:	2300      	movs	r3, #0
}
 8006550:	4618      	mov	r0, r3
 8006552:	3720      	adds	r7, #32
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	40015404 	.word	0x40015404
 800655c:	40015424 	.word	0x40015424
 8006560:	40015400 	.word	0x40015400
 8006564:	40015800 	.word	0x40015800
 8006568:	40015804 	.word	0x40015804
 800656c:	40015824 	.word	0x40015824
 8006570:	cccccccd 	.word	0xcccccccd
 8006574:	ff05c010 	.word	0xff05c010
 8006578:	fff88000 	.word	0xfff88000

0800657c <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hsai);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <HAL_SAI_Abort+0x16>
 800658e:	2302      	movs	r3, #2
 8006590:	e04c      	b.n	800662c <HAL_SAI_Abort+0xb0>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  /* Check SAI DMA is enabled or not */
  if((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80065a8:	d123      	bne.n	80065f2 <HAL_SAI_Abort+0x76>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	687a      	ldr	r2, [r7, #4]
 80065b0:	6812      	ldr	r2, [r2, #0]
 80065b2:	6812      	ldr	r2, [r2, #0]
 80065b4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80065b8:	601a      	str	r2, [r3, #0]
    
    /* Abort the SAI DMA Streams */
    if(hsai->hdmatx != NULL)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <HAL_SAI_Abort+0x5a>
    {
      if(HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fc f808 	bl	80025dc <HAL_DMA_Abort>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <HAL_SAI_Abort+0x5a>
      {
        return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e02a      	b.n	800662c <HAL_SAI_Abort+0xb0>
      }
    }
    
    if(hsai->hdmarx != NULL)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d009      	beq.n	80065f2 <HAL_SAI_Abort+0x76>
    {
      if(HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fb fffa 	bl	80025dc <HAL_DMA_Abort>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <HAL_SAI_Abort+0x76>
      {
        return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e01c      	b.n	800662c <HAL_SAI_Abort+0xb0>
      }
    }
  }
  
  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2200      	movs	r2, #0
 80065f8:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006602:	619a      	str	r2, [r3, #24]
  
  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fa49 	bl	8006a9c <SAI_Disable>
  
  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6812      	ldr	r2, [r2, #0]
 8006612:	6852      	ldr	r2, [r2, #4]
 8006614:	f042 0208 	orr.w	r2, r2, #8
 8006618:	605a      	str	r2, [r3, #4]
  
  hsai->State = HAL_SAI_STATE_READY;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2201      	movs	r2, #1
 800661e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
  
  return HAL_OK;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	3708      	adds	r7, #8
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b086      	sub	sp, #24
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	4613      	mov	r3, r2
 8006640:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006642:	f7fb f9cd 	bl	80019e0 <HAL_GetTick>
 8006646:	6178      	str	r0, [r7, #20]

  if((pData == NULL) || (Size == 0))
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d002      	beq.n	8006654 <HAL_SAI_Transmit_DMA+0x20>
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e093      	b.n	8006780 <HAL_SAI_Transmit_DMA+0x14c>
  }
  
  if(hsai->State == HAL_SAI_STATE_READY)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800665e:	b2db      	uxtb	r3, r3
 8006660:	2b01      	cmp	r3, #1
 8006662:	f040 808c 	bne.w	800677e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800666c:	2b01      	cmp	r3, #1
 800666e:	d101      	bne.n	8006674 <HAL_SAI_Transmit_DMA+0x40>
 8006670:	2302      	movs	r3, #2
 8006672:	e085      	b.n	8006780 <HAL_SAI_Transmit_DMA+0x14c>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    hsai->pBuffPtr = pData;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	68ba      	ldr	r2, [r7, #8]
 8006680:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	88fa      	ldrh	r2, [r7, #6]
 8006686:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	88fa      	ldrh	r2, [r7, #6]
 800668e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2212      	movs	r2, #18
 800669e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    
    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066a6:	4a38      	ldr	r2, [pc, #224]	; (8006788 <HAL_SAI_Transmit_DMA+0x154>)
 80066a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066ae:	4a37      	ldr	r2, [pc, #220]	; (800678c <HAL_SAI_Transmit_DMA+0x158>)
 80066b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066b6:	4a36      	ldr	r2, [pc, #216]	; (8006790 <HAL_SAI_Transmit_DMA+0x15c>)
 80066b8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066be:	2200      	movs	r2, #0
 80066c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Enable the Tx DMA Stream */
    if(HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80066ca:	4619      	mov	r1, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	331c      	adds	r3, #28
 80066d2:	461a      	mov	r2, r3
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80066da:	f7fb ff1f 	bl	800251c <HAL_DMA_Start_IT>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d005      	beq.n	80066f0 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e047      	b.n	8006780 <HAL_SAI_Transmit_DMA+0x14c>
    }
    
    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80066f0:	2100      	movs	r1, #0
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f000 f99c 	bl	8006a30 <SAI_InterruptFlag>
 80066f8:	4601      	mov	r1, r0
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	6812      	ldr	r2, [r2, #0]
 8006702:	6912      	ldr	r2, [r2, #16]
 8006704:	430a      	orrs	r2, r1
 8006706:	611a      	str	r2, [r3, #16]
    
    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	68fa      	ldr	r2, [r7, #12]
 800670e:	6812      	ldr	r2, [r2, #0]
 8006710:	6812      	ldr	r2, [r2, #0]
 8006712:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006716:	601a      	str	r2, [r3, #0]
    
    /* Wait untill FIFO is not empty */
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006718:	e015      	b.n	8006746 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800671a:	f7fb f961 	bl	80019e0 <HAL_GetTick>
 800671e:	4602      	mov	r2, r0
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	1ad3      	subs	r3, r2, r3
 8006724:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006728:	d90d      	bls.n	8006746 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006730:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        
        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e01c      	b.n	8006780 <HAL_SAI_Transmit_DMA+0x14c>
    while((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8006750:	2b00      	cmp	r3, #0
 8006752:	d0e2      	beq.n	800671a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }
    
    /* Check if the SAI is already enabled */
    if((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d107      	bne.n	8006772 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	6812      	ldr	r2, [r2, #0]
 800676a:	6812      	ldr	r2, [r2, #0]
 800676c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006770:	601a      	str	r2, [r3, #0]
    }
    
    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    
    return HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	e000      	b.n	8006780 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800677e:	2302      	movs	r3, #2
  }
}
 8006780:	4618      	mov	r0, r3
 8006782:	3718      	adds	r7, #24
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	08006b5f 	.word	0x08006b5f
 800678c:	08006afb 	.word	0x08006afb
 8006790:	08006b7b 	.word	0x08006b7b

08006794 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  if(hsai->State != HAL_SAI_STATE_RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80067a2:	b2db      	uxtb	r3, r3
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 8132 	beq.w	8006a0e <HAL_SAI_IRQHandler+0x27a>
  {
    uint32_t itflags = hsai->Instance->SR;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	691b      	ldr	r3, [r3, #16]
 80067b8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;
    
    /* SAI Fifo request interrupt occured ------------------------------------*/
    if(((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d009      	beq.n	80067e0 <HAL_SAI_IRQHandler+0x4c>
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d004      	beq.n	80067e0 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	4798      	blx	r3
 80067de:	e116      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	f003 0301 	and.w	r3, r3, #1
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d01e      	beq.n	8006828 <HAL_SAI_IRQHandler+0x94>
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d019      	beq.n	8006828 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2201      	movs	r2, #1
 80067fa:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8006802:	b2db      	uxtb	r3, r3
 8006804:	2b22      	cmp	r3, #34	; 0x22
 8006806:	d101      	bne.n	800680c <HAL_SAI_IRQHandler+0x78>
 8006808:	2301      	movs	r3, #1
 800680a:	e000      	b.n	800680e <HAL_SAI_IRQHandler+0x7a>
 800680c:	2302      	movs	r3, #2
 800680e:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	431a      	orrs	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f000 f8fb 	bl	8006a1c <HAL_SAI_ErrorCallback>
 8006826:	e0f2      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d011      	beq.n	8006856 <HAL_SAI_IRQHandler+0xc2>
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	f003 0302 	and.w	r3, r3, #2
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00c      	beq.n	8006856 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	2202      	movs	r2, #2
 8006842:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 80e0 	beq.w	8006a0e <HAL_SAI_IRQHandler+0x27a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006852:	4798      	blx	r3
      if(hsai->mutecallback != (SAIcallback)NULL)
 8006854:	e0db      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f003 0320 	and.w	r3, r3, #32
 800685c:	2b00      	cmp	r3, #0
 800685e:	d035      	beq.n	80068cc <HAL_SAI_IRQHandler+0x138>
 8006860:	693b      	ldr	r3, [r7, #16]
 8006862:	f003 0320 	and.w	r3, r3, #32
 8006866:	2b00      	cmp	r3, #0
 8006868:	d030      	beq.n	80068cc <HAL_SAI_IRQHandler+0x138>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006870:	f043 0204 	orr.w	r2, r3, #4
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006880:	2b00      	cmp	r3, #0
 8006882:	d01c      	beq.n	80068be <HAL_SAI_IRQHandler+0x12a>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006888:	2b00      	cmp	r3, #0
 800688a:	d009      	beq.n	80068a0 <HAL_SAI_IRQHandler+0x10c>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006890:	4a61      	ldr	r2, [pc, #388]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 8006892:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006898:	4618      	mov	r0, r3
 800689a:	f7fb fed1 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800689e:	e0b1      	b.n	8006a04 <HAL_SAI_IRQHandler+0x270>
        }
        else if(hsai->hdmarx != NULL)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 80ad 	beq.w	8006a04 <HAL_SAI_IRQHandler+0x270>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ae:	4a5a      	ldr	r2, [pc, #360]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 80068b0:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7fb fec2 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068bc:	e0a2      	b.n	8006a04 <HAL_SAI_IRQHandler+0x270>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7ff fe5c 	bl	800657c <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);          
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f8a9 	bl	8006a1c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068ca:	e09b      	b.n	8006a04 <HAL_SAI_IRQHandler+0x270>
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d034      	beq.n	8006940 <HAL_SAI_IRQHandler+0x1ac>
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d02f      	beq.n	8006940 <HAL_SAI_IRQHandler+0x1ac>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068e6:	f043 0208 	orr.w	r2, r3, #8
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d01b      	beq.n	8006932 <HAL_SAI_IRQHandler+0x19e>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d009      	beq.n	8006916 <HAL_SAI_IRQHandler+0x182>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006906:	4a44      	ldr	r2, [pc, #272]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 8006908:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800690e:	4618      	mov	r0, r3
 8006910:	f7fb fe96 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006914:	e078      	b.n	8006a08 <HAL_SAI_IRQHandler+0x274>
        }
        else if(hsai->hdmarx != NULL)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800691a:	2b00      	cmp	r3, #0
 800691c:	d074      	beq.n	8006a08 <HAL_SAI_IRQHandler+0x274>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006922:	4a3d      	ldr	r2, [pc, #244]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 8006924:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800692a:	4618      	mov	r0, r3
 800692c:	f7fb fe88 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006930:	e06a      	b.n	8006a08 <HAL_SAI_IRQHandler+0x274>
        }
      }
      else
      {
        /* Abort SAI */ 
        HAL_SAI_Abort(hsai);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff fe22 	bl	800657c <HAL_SAI_Abort>
        
        /* Set error callback */
        HAL_SAI_ErrorCallback(hsai);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 f86f 	bl	8006a1c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800693e:	e063      	b.n	8006a08 <HAL_SAI_IRQHandler+0x274>
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f003 0304 	and.w	r3, r3, #4
 8006946:	2b00      	cmp	r3, #0
 8006948:	d042      	beq.n	80069d0 <HAL_SAI_IRQHandler+0x23c>
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d03d      	beq.n	80069d0 <HAL_SAI_IRQHandler+0x23c>
    {
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800695a:	f043 0220 	orr.w	r2, r3, #32
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      /* Check SAI DMA is enabled or not */
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d01b      	beq.n	80069a6 <HAL_SAI_IRQHandler+0x212>
      {
        /* Abort the SAI DMA Streams */
        if(hsai->hdmatx != NULL)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006972:	2b00      	cmp	r3, #0
 8006974:	d009      	beq.n	800698a <HAL_SAI_IRQHandler+0x1f6>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800697a:	4a27      	ldr	r2, [pc, #156]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 800697c:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmatx);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006982:	4618      	mov	r0, r3
 8006984:	f7fb fe5c 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006988:	e040      	b.n	8006a0c <HAL_SAI_IRQHandler+0x278>
        }
        else if(hsai->hdmarx != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800698e:	2b00      	cmp	r3, #0
 8006990:	d03c      	beq.n	8006a0c <HAL_SAI_IRQHandler+0x278>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006996:	4a20      	ldr	r2, [pc, #128]	; (8006a18 <HAL_SAI_IRQHandler+0x284>)
 8006998:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Abort DMA in IT mode */
          HAL_DMA_Abort_IT(hsai->hdmarx);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fb fe4e 	bl	8002640 <HAL_DMA_Abort_IT>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069a4:	e032      	b.n	8006a0c <HAL_SAI_IRQHandler+0x278>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2200      	movs	r2, #0
 80069ac:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f04f 32ff 	mov.w	r2, #4294967295
 80069b6:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
        
        /* Initialize XferCount */
        hsai->XferCount = 0U;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        
        /* SAI error Callback */
        HAL_SAI_ErrorCallback(hsai);        
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f827 	bl	8006a1c <HAL_SAI_ErrorCallback>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069ce:	e01d      	b.n	8006a0c <HAL_SAI_IRQHandler+0x278>
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if(((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f003 0310 	and.w	r3, r3, #16
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d019      	beq.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	f003 0310 	and.w	r3, r3, #16
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d014      	beq.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2210      	movs	r2, #16
 80069ea:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069f2:	f043 0210 	orr.w	r2, r3, #16
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
      HAL_SAI_ErrorCallback(hsai);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f80d 	bl	8006a1c <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8006a02:	e004      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a04:	bf00      	nop
 8006a06:	e002      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a08:	bf00      	nop
 8006a0a:	e000      	b.n	8006a0e <HAL_SAI_IRQHandler+0x27a>
      if((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a0c:	bf00      	nop
}
 8006a0e:	bf00      	nop
 8006a10:	3718      	adds	r7, #24
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bd80      	pop	{r7, pc}
 8006a16:	bf00      	nop
 8006a18:	08006bcd 	.word	0x08006bcd

08006a1c <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);
  
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(SAI_HandleTypeDef *hsai, uint32_t mode)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	60fb      	str	r3, [r7, #12]
  
  if(mode == SAI_MODE_IT)
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d103      	bne.n	8006a4c <SAI_InterruptFlag+0x1c>
  {
    tmpIT|= SAI_IT_FREQ;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	f043 0308 	orr.w	r3, r3, #8
 8006a4a:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	2b08      	cmp	r3, #8
 8006a52:	d10b      	bne.n	8006a6c <SAI_InterruptFlag+0x3c>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
  if((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006a58:	2b03      	cmp	r3, #3
 8006a5a:	d003      	beq.n	8006a64 <SAI_InterruptFlag+0x34>
    ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d103      	bne.n	8006a6c <SAI_InterruptFlag+0x3c>
  {
    tmpIT|= SAI_IT_CNRDY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f043 0310 	orr.w	r3, r3, #16
 8006a6a:	60fb      	str	r3, [r7, #12]
  }
  
  if((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	2b03      	cmp	r3, #3
 8006a72:	d003      	beq.n	8006a7c <SAI_InterruptFlag+0x4c>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d104      	bne.n	8006a86 <SAI_InterruptFlag+0x56>
  {
    tmpIT|= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006a82:	60fb      	str	r3, [r7, #12]
 8006a84:	e003      	b.n	8006a8e <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT|= SAI_IT_WCKCFG;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f043 0304 	orr.w	r3, r3, #4
 8006a8c:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3714      	adds	r7, #20
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr

08006a9c <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b084      	sub	sp, #16
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006aa4:	f7fa ff9c 	bl	80019e0 <HAL_GetTick>
 8006aa8:	60f8      	str	r0, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	72fb      	strb	r3, [r7, #11]
  
  __HAL_SAI_DISABLE(hsai);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	6812      	ldr	r2, [r2, #0]
 8006ab6:	6812      	ldr	r2, [r2, #0]
 8006ab8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006abc:	601a      	str	r2, [r3, #0]
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8006abe:	e010      	b.n	8006ae2 <SAI_Disable+0x46>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart) > SAI_DEFAULT_TIMEOUT)
 8006ac0:	f7fa ff8e 	bl	80019e0 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d909      	bls.n	8006ae2 <SAI_Disable+0x46>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ad4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      
      return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e007      	b.n	8006af2 <SAI_Disable+0x56>
  while((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d1e7      	bne.n	8006ac0 <SAI_Disable+0x24>
    }
  }
  return status;
 8006af0:	7afb      	ldrb	r3, [r7, #11]
}
 8006af2:	4618      	mov	r0, r3
 8006af4:	3710      	adds	r7, #16
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bd80      	pop	{r7, pc}

08006afa <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b084      	sub	sp, #16
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef* )hdma)->Parent;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b06:	60fb      	str	r3, [r7, #12]
  
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 0320 	and.w	r3, r3, #32
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d11c      	bne.n	8006b50 <SAI_DMATxCplt+0x56>
  {
    hsai->XferCount = 0;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    
    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	6812      	ldr	r2, [r2, #0]
 8006b26:	6812      	ldr	r2, [r2, #0]
 8006b28:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006b2c:	601a      	str	r2, [r3, #0]
    
    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006b2e:	2100      	movs	r1, #0
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	f7ff ff7d 	bl	8006a30 <SAI_InterruptFlag>
 8006b36:	4603      	mov	r3, r0
 8006b38:	43da      	mvns	r2, r3
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68f9      	ldr	r1, [r7, #12]
 8006b40:	6809      	ldr	r1, [r1, #0]
 8006b42:	6909      	ldr	r1, [r1, #16]
 8006b44:	400a      	ands	r2, r1
 8006b46:	611a      	str	r2, [r3, #16]
    
    hsai->State= HAL_SAI_STATE_READY;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
  HAL_SAI_TxCpltCallback(hsai);
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 fcc9 	bl	80074e8 <HAL_SAI_TxCpltCallback>
}
 8006b56:	bf00      	nop
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b084      	sub	sp, #16
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = (SAI_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b6a:	60fb      	str	r3, [r7, #12]
  
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f000 fccb 	bl	8007508 <HAL_SAI_TxHalfCpltCallback>
}
 8006b72:	bf00      	nop
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b084      	sub	sp, #16
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b8e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  
  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	6812      	ldr	r2, [r2, #0]
 8006ba0:	6812      	ldr	r2, [r2, #0]
 8006ba2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006ba6:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  SAI_Disable(hsai);
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f7ff ff77 	bl	8006a9c <SAI_Disable>
    
  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */ 
  HAL_SAI_ErrorCallback(hsai);
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f7ff ff2c 	bl	8006a1c <HAL_SAI_ErrorCallback>
}
 8006bc4:	bf00      	nop
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef* hsai = ( SAI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd8:	60fb      	str	r3, [r7, #12]
  
  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	6812      	ldr	r2, [r2, #0]
 8006be2:	6812      	ldr	r2, [r2, #0]
 8006be4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006be8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8006bfa:	619a      	str	r2, [r3, #24]
  
  if(hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006c02:	2b20      	cmp	r3, #32
 8006c04:	d00a      	beq.n	8006c1c <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 8006c06:	68f8      	ldr	r0, [r7, #12]
 8006c08:	f7ff ff48 	bl	8006a9c <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	6812      	ldr	r2, [r2, #0]
 8006c14:	6852      	ldr	r2, [r2, #4]
 8006c16:	f042 0208 	orr.w	r2, r2, #8
 8006c1a:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  
  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
  HAL_SAI_ErrorCallback(hsai);
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f7ff fef5 	bl	8006a1c <HAL_SAI_ErrorCallback>
}
 8006c32:	bf00      	nop
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
	...

08006c3c <MX_DFSDM1_Init>:
DFSDM_Filter_HandleTypeDef hdfsdm1_filter0;
DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	af00      	add	r7, sp, #0

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8006c40:	4b2f      	ldr	r3, [pc, #188]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c42:	4a30      	ldr	r2, [pc, #192]	; (8006d04 <MX_DFSDM1_Init+0xc8>)
 8006c44:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8006c46:	4b2e      	ldr	r3, [pc, #184]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = DISABLE;
 8006c4c:	4b2c      	ldr	r3, [pc, #176]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = DISABLE;
 8006c52:	4b2b      	ldr	r3, [pc, #172]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8006c58:	4b29      	ldr	r3, [pc, #164]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 1;
 8006c5e:	4b28      	ldr	r3, [pc, #160]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c60:	2201      	movs	r2, #1
 8006c62:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8006c64:	4b26      	ldr	r3, [pc, #152]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c66:	2201      	movs	r2, #1
 8006c68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8006c6a:	4825      	ldr	r0, [pc, #148]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006c6c:	f7fb f900 	bl	8001e70 <HAL_DFSDM_FilterInit>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d003      	beq.n	8006c7e <MX_DFSDM1_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006c76:	213f      	movs	r1, #63	; 0x3f
 8006c78:	4823      	ldr	r0, [pc, #140]	; (8006d08 <MX_DFSDM1_Init+0xcc>)
 8006c7a:	f000 fced 	bl	8007658 <_Error_Handler>
  }

  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8006c7e:	4b23      	ldr	r3, [pc, #140]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006c80:	4a23      	ldr	r2, [pc, #140]	; (8006d10 <MX_DFSDM1_Init+0xd4>)
 8006c82:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8006c84:	4b21      	ldr	r3, [pc, #132]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8006c8a:	4b20      	ldr	r3, [pc, #128]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8006c90:	4b1e      	ldr	r3, [pc, #120]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006c92:	2202      	movs	r2, #2
 8006c94:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_INTERNAL_REGISTER;
 8006c96:	4b1d      	ldr	r3, [pc, #116]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006c98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006c9c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8006c9e:	4b1b      	ldr	r3, [pc, #108]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8006ca4:	4b19      	ldr	r3, [pc, #100]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8006caa:	4b18      	ldr	r3, [pc, #96]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8006cb0:	4b16      	ldr	r3, [pc, #88]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8006cb6:	4b15      	ldr	r3, [pc, #84]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cb8:	2200      	movs	r2, #0
 8006cba:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8006cbc:	4b13      	ldr	r3, [pc, #76]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 8006cc2:	4b12      	ldr	r3, [pc, #72]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 8006cc8:	4b10      	ldr	r3, [pc, #64]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cca:	2200      	movs	r2, #0
 8006ccc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8006cce:	480f      	ldr	r0, [pc, #60]	; (8006d0c <MX_DFSDM1_Init+0xd0>)
 8006cd0:	f7fb f80e 	bl	8001cf0 <HAL_DFSDM_ChannelInit>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d003      	beq.n	8006ce2 <MX_DFSDM1_Init+0xa6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cda:	2151      	movs	r1, #81	; 0x51
 8006cdc:	480a      	ldr	r0, [pc, #40]	; (8006d08 <MX_DFSDM1_Init+0xcc>)
 8006cde:	f000 fcbb 	bl	8007658 <_Error_Handler>
  }

  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	4806      	ldr	r0, [pc, #24]	; (8006d00 <MX_DFSDM1_Init+0xc4>)
 8006ce8:	f7fb f99c 	bl	8002024 <HAL_DFSDM_FilterConfigRegChannel>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <MX_DFSDM1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006cf2:	2156      	movs	r1, #86	; 0x56
 8006cf4:	4804      	ldr	r0, [pc, #16]	; (8006d08 <MX_DFSDM1_Init+0xcc>)
 8006cf6:	f000 fcaf 	bl	8007658 <_Error_Handler>
  }

}
 8006cfa:	bf00      	nop
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	200001bc 	.word	0x200001bc
 8006d04:	40016100 	.word	0x40016100
 8006d08:	080083e4 	.word	0x080083e4
 8006d0c:	20000210 	.word	0x20000210
 8006d10:	40016000 	.word	0x40016000

08006d14 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b085      	sub	sp, #20
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8006d1c:	4b11      	ldr	r3, [pc, #68]	; (8006d64 <HAL_DFSDM_FilterMspInit+0x50>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d119      	bne.n	8006d58 <HAL_DFSDM_FilterMspInit+0x44>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8006d24:	4b10      	ldr	r3, [pc, #64]	; (8006d68 <HAL_DFSDM_FilterMspInit+0x54>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	3301      	adds	r3, #1
 8006d2a:	4a0f      	ldr	r2, [pc, #60]	; (8006d68 <HAL_DFSDM_FilterMspInit+0x54>)
 8006d2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8006d2e:	4b0e      	ldr	r3, [pc, #56]	; (8006d68 <HAL_DFSDM_FilterMspInit+0x54>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d10b      	bne.n	8006d4e <HAL_DFSDM_FilterMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8006d36:	4a0d      	ldr	r2, [pc, #52]	; (8006d6c <HAL_DFSDM_FilterMspInit+0x58>)
 8006d38:	4b0c      	ldr	r3, [pc, #48]	; (8006d6c <HAL_DFSDM_FilterMspInit+0x58>)
 8006d3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d40:	6613      	str	r3, [r2, #96]	; 0x60
 8006d42:	4b0a      	ldr	r3, [pc, #40]	; (8006d6c <HAL_DFSDM_FilterMspInit+0x58>)
 8006d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d4a:	60fb      	str	r3, [r7, #12]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8006d4e:	4b05      	ldr	r3, [pc, #20]	; (8006d64 <HAL_DFSDM_FilterMspInit+0x50>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	3301      	adds	r3, #1
 8006d54:	4a03      	ldr	r2, [pc, #12]	; (8006d64 <HAL_DFSDM_FilterMspInit+0x50>)
 8006d56:	6013      	str	r3, [r2, #0]
  }
}
 8006d58:	bf00      	nop
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr
 8006d64:	20000148 	.word	0x20000148
 8006d68:	20000144 	.word	0x20000144
 8006d6c:	40021000 	.word	0x40021000

08006d70 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]

  if(DFSDM1_Init == 0)
 8006d78:	4b11      	ldr	r3, [pc, #68]	; (8006dc0 <HAL_DFSDM_ChannelMspInit+0x50>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d119      	bne.n	8006db4 <HAL_DFSDM_ChannelMspInit+0x44>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8006d80:	4b10      	ldr	r3, [pc, #64]	; (8006dc4 <HAL_DFSDM_ChannelMspInit+0x54>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	3301      	adds	r3, #1
 8006d86:	4a0f      	ldr	r2, [pc, #60]	; (8006dc4 <HAL_DFSDM_ChannelMspInit+0x54>)
 8006d88:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8006d8a:	4b0e      	ldr	r3, [pc, #56]	; (8006dc4 <HAL_DFSDM_ChannelMspInit+0x54>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b01      	cmp	r3, #1
 8006d90:	d10b      	bne.n	8006daa <HAL_DFSDM_ChannelMspInit+0x3a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8006d92:	4a0d      	ldr	r2, [pc, #52]	; (8006dc8 <HAL_DFSDM_ChannelMspInit+0x58>)
 8006d94:	4b0c      	ldr	r3, [pc, #48]	; (8006dc8 <HAL_DFSDM_ChannelMspInit+0x58>)
 8006d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d9c:	6613      	str	r3, [r2, #96]	; 0x60
 8006d9e:	4b0a      	ldr	r3, [pc, #40]	; (8006dc8 <HAL_DFSDM_ChannelMspInit+0x58>)
 8006da0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006da2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	68fb      	ldr	r3, [r7, #12]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8006daa:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <HAL_DFSDM_ChannelMspInit+0x50>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3301      	adds	r3, #1
 8006db0:	4a03      	ldr	r2, [pc, #12]	; (8006dc0 <HAL_DFSDM_ChannelMspInit+0x50>)
 8006db2:	6013      	str	r3, [r2, #0]
  }
}
 8006db4:	bf00      	nop
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	20000148 	.word	0x20000148
 8006dc4:	20000144 	.word	0x20000144
 8006dc8:	40021000 	.word	0x40021000

08006dcc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006dd2:	4a0c      	ldr	r2, [pc, #48]	; (8006e04 <MX_DMA_Init+0x38>)
 8006dd4:	4b0b      	ldr	r3, [pc, #44]	; (8006e04 <MX_DMA_Init+0x38>)
 8006dd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006dd8:	f043 0302 	orr.w	r3, r3, #2
 8006ddc:	6493      	str	r3, [r2, #72]	; 0x48
 8006dde:	4b09      	ldr	r3, [pc, #36]	; (8006e04 <MX_DMA_Init+0x38>)
 8006de0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006de2:	f003 0302 	and.w	r3, r3, #2
 8006de6:	607b      	str	r3, [r7, #4]
 8006de8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8006dea:	2200      	movs	r2, #0
 8006dec:	2100      	movs	r1, #0
 8006dee:	2038      	movs	r0, #56	; 0x38
 8006df0:	f7fa ff0f 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8006df4:	2038      	movs	r0, #56	; 0x38
 8006df6:	f7fa ff28 	bl	8001c4a <HAL_NVIC_EnableIRQ>

}
 8006dfa:	bf00      	nop
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40021000 	.word	0x40021000

08006e08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b088      	sub	sp, #32
 8006e0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006e0e:	4a2e      	ldr	r2, [pc, #184]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e10:	4b2d      	ldr	r3, [pc, #180]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e14:	f043 0310 	orr.w	r3, r3, #16
 8006e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e1a:	4b2b      	ldr	r3, [pc, #172]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e1e:	f003 0310 	and.w	r3, r3, #16
 8006e22:	60bb      	str	r3, [r7, #8]
 8006e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e26:	4a28      	ldr	r2, [pc, #160]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e28:	4b27      	ldr	r3, [pc, #156]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e2c:	f043 0304 	orr.w	r3, r3, #4
 8006e30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e32:	4b25      	ldr	r3, [pc, #148]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e36:	f003 0304 	and.w	r3, r3, #4
 8006e3a:	607b      	str	r3, [r7, #4]
 8006e3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e3e:	4a22      	ldr	r2, [pc, #136]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e40:	4b21      	ldr	r3, [pc, #132]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e44:	f043 0301 	orr.w	r3, r3, #1
 8006e48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006e4a:	4b1f      	ldr	r3, [pc, #124]	; (8006ec8 <MX_GPIO_Init+0xc0>)
 8006e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e4e:	f003 0301 	and.w	r3, r3, #1
 8006e52:	603b      	str	r3, [r7, #0]
 8006e54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = joy_center_Pin|joy_left_Pin|joy_right_Pin|joy_up_Pin 
 8006e56:	232f      	movs	r3, #47	; 0x2f
 8006e58:	60fb      	str	r3, [r7, #12]
                          |joy_down_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8006e5a:	4b1c      	ldr	r3, [pc, #112]	; (8006ecc <MX_GPIO_Init+0xc4>)
 8006e5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8006e5e:	2302      	movs	r3, #2
 8006e60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e62:	f107 030c 	add.w	r3, r7, #12
 8006e66:	4619      	mov	r1, r3
 8006e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e6c:	f7fb fcf8 	bl	8002860 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8006e70:	2200      	movs	r2, #0
 8006e72:	2100      	movs	r1, #0
 8006e74:	2006      	movs	r0, #6
 8006e76:	f7fa fecc 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006e7a:	2006      	movs	r0, #6
 8006e7c:	f7fa fee5 	bl	8001c4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8006e80:	2200      	movs	r2, #0
 8006e82:	2100      	movs	r1, #0
 8006e84:	2007      	movs	r0, #7
 8006e86:	f7fa fec4 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8006e8a:	2007      	movs	r0, #7
 8006e8c:	f7fa fedd 	bl	8001c4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8006e90:	2200      	movs	r2, #0
 8006e92:	2100      	movs	r1, #0
 8006e94:	2008      	movs	r0, #8
 8006e96:	f7fa febc 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8006e9a:	2008      	movs	r0, #8
 8006e9c:	f7fa fed5 	bl	8001c4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	2009      	movs	r0, #9
 8006ea6:	f7fa feb4 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8006eaa:	2009      	movs	r0, #9
 8006eac:	f7fa fecd 	bl	8001c4a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	2100      	movs	r1, #0
 8006eb4:	2017      	movs	r0, #23
 8006eb6:	f7fa feac 	bl	8001c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006eba:	2017      	movs	r0, #23
 8006ebc:	f7fa fec5 	bl	8001c4a <HAL_NVIC_EnableIRQ>

}
 8006ec0:	bf00      	nop
 8006ec2:	3720      	adds	r7, #32
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	40021000 	.word	0x40021000
 8006ecc:	10210000 	.word	0x10210000

08006ed0 <HAL_LCD_MspInit>:
  }

}

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b088      	sub	sp, #32
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(lcdHandle->Instance==LCD)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a1a      	ldr	r2, [pc, #104]	; (8006f48 <HAL_LCD_MspInit+0x78>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d12d      	bne.n	8006f3e <HAL_LCD_MspInit+0x6e>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8006ee2:	4a1a      	ldr	r2, [pc, #104]	; (8006f4c <HAL_LCD_MspInit+0x7c>)
 8006ee4:	4b19      	ldr	r3, [pc, #100]	; (8006f4c <HAL_LCD_MspInit+0x7c>)
 8006ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006eec:	6593      	str	r3, [r2, #88]	; 0x58
 8006eee:	4b17      	ldr	r3, [pc, #92]	; (8006f4c <HAL_LCD_MspInit+0x7c>)
 8006ef0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ef2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ef6:	60bb      	str	r3, [r7, #8]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
  
    /**LCD GPIO Configuration    
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006efa:	2308      	movs	r3, #8
 8006efc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006efe:	2302      	movs	r3, #2
 8006f00:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f02:	2300      	movs	r3, #0
 8006f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f06:	2300      	movs	r3, #0
 8006f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8006f0a:	230b      	movs	r3, #11
 8006f0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f0e:	f107 030c 	add.w	r3, r7, #12
 8006f12:	4619      	mov	r1, r3
 8006f14:	480e      	ldr	r0, [pc, #56]	; (8006f50 <HAL_LCD_MspInit+0x80>)
 8006f16:	f7fb fca3 	bl	8002860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006f1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f20:	2302      	movs	r3, #2
 8006f22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f24:	2300      	movs	r3, #0
 8006f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8006f2c:	230b      	movs	r3, #11
 8006f2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f30:	f107 030c 	add.w	r3, r7, #12
 8006f34:	4619      	mov	r1, r3
 8006f36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f3a:	f7fb fc91 	bl	8002860 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8006f3e:	bf00      	nop
 8006f40:	3720      	adds	r7, #32
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	40002400 	.word	0x40002400
 8006f4c:	40021000 	.word	0x40021000
 8006f50:	48000800 	.word	0x48000800

08006f54 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006f5a:	f7fa fd09 	bl	8001970 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006f5e:	f000 f8e1 	bl	8007124 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006f62:	f7ff ff51 	bl	8006e08 <MX_GPIO_Init>
  MX_DMA_Init();
 8006f66:	f7ff ff31 	bl	8006dcc <MX_DMA_Init>
  //MX_LCD_Init();
  MX_SAI1_Init();
 8006f6a:	f000 fbdd 	bl	8007728 <MX_SAI1_Init>
  MX_QUADSPI_Init();
 8006f6e:	f000 fb79 	bl	8007664 <MX_QUADSPI_Init>
  MX_DFSDM1_Init();
 8006f72:	f7ff fe63 	bl	8006c3c <MX_DFSDM1_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_Init();
 8006f76:	f7f9 fec9 	bl	8000d0c <BSP_LCD_GLASS_Init>
  //qspi_test();
  audio_codec_init();
 8006f7a:	f000 fa1f 	bl	80073bc <audio_codec_init>
  audio_buffer_init();
 8006f7e:	f000 fa7f 	bl	8007480 <audio_buffer_init>

  BSP_LCD_GLASS_ScrollSentence("--AUTOMATYCZNA SEKRETARKA AS--AUTORZY--ANGELIKA KOPACZEWSKA--JAKUB SOBOCKI--",1,SCROLL_SPEED_HIGH);
 8006f82:	2296      	movs	r2, #150	; 0x96
 8006f84:	2101      	movs	r1, #1
 8006f86:	485a      	ldr	r0, [pc, #360]	; (80070f0 <main+0x19c>)
 8006f88:	f7f9 ff32 	bl	8000df0 <BSP_LCD_GLASS_ScrollSentence>
  BSP_LCD_GLASS_Clear();
 8006f8c:	f7f9 ff26 	bl	8000ddc <BSP_LCD_GLASS_Clear>
  BSP_LCD_GLASS_DisplayString(menu_opts[menu_curr_opt]);
 8006f90:	4b58      	ldr	r3, [pc, #352]	; (80070f4 <main+0x1a0>)
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	461a      	mov	r2, r3
 8006f96:	4b58      	ldr	r3, [pc, #352]	; (80070f8 <main+0x1a4>)
 8006f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7f9 feef 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>

  if(HAL_OK != HAL_DFSDM_FilterRegularStart_DMA(&DfsdmFilterHandle, RecBuff, 2048))
 8006fa2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fa6:	4955      	ldr	r1, [pc, #340]	; (80070fc <main+0x1a8>)
 8006fa8:	4855      	ldr	r0, [pc, #340]	; (8007100 <main+0x1ac>)
 8006faa:	f7fb f881 	bl	80020b0 <HAL_DFSDM_FilterRegularStart_DMA>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d003      	beq.n	8006fbc <main+0x68>
   {
     Error_Handler();
 8006fb4:	21bf      	movs	r1, #191	; 0xbf
 8006fb6:	4853      	ldr	r0, [pc, #332]	; (8007104 <main+0x1b0>)
 8006fb8:	f000 fb4e 	bl	8007658 <_Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(app_state == state_menu_enter){ //wykryto wybor podmenu
 8006fbc:	4b52      	ldr	r3, [pc, #328]	; (8007108 <main+0x1b4>)
 8006fbe:	781b      	ldrb	r3, [r3, #0]
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d101      	bne.n	8006fc8 <main+0x74>
		  app_do_action();
 8006fc4:	f000 f94e 	bl	8007264 <app_do_action>
	  }

	  if(DmaRecHalfBuffCplt == 1)
 8006fc8:	4b50      	ldr	r3, [pc, #320]	; (800710c <main+0x1b8>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d155      	bne.n	800707c <main+0x128>
	      {
	        /* Store values on Play buff */
	        for(int i = 0; i < 1024; i++)
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	607b      	str	r3, [r7, #4]
 8006fd4:	e028      	b.n	8007028 <main+0xd4>
	        {
	          PlayBuff[2*i]     = SaturaLH((RecBuff[i] >> 8), -32768, 32767);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	005b      	lsls	r3, r3, #1
 8006fda:	4948      	ldr	r1, [pc, #288]	; (80070fc <main+0x1a8>)
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006fe2:	1212      	asrs	r2, r2, #8
 8006fe4:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 8006fe8:	db0b      	blt.n	8007002 <main+0xae>
 8006fea:	4944      	ldr	r1, [pc, #272]	; (80070fc <main+0x1a8>)
 8006fec:	687a      	ldr	r2, [r7, #4]
 8006fee:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8006ff2:	1212      	asrs	r2, r2, #8
 8006ff4:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8006ff8:	428a      	cmp	r2, r1
 8006ffa:	bfa8      	it	ge
 8006ffc:	460a      	movge	r2, r1
 8006ffe:	b292      	uxth	r2, r2
 8007000:	e001      	b.n	8007006 <main+0xb2>
 8007002:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007006:	4942      	ldr	r1, [pc, #264]	; (8007110 <main+0x1bc>)
 8007008:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	          PlayBuff[(2*i)+1] = PlayBuff[2*i];
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	3301      	adds	r3, #1
 8007012:	687a      	ldr	r2, [r7, #4]
 8007014:	0052      	lsls	r2, r2, #1
 8007016:	493e      	ldr	r1, [pc, #248]	; (8007110 <main+0x1bc>)
 8007018:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800701c:	4a3c      	ldr	r2, [pc, #240]	; (8007110 <main+0x1bc>)
 800701e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	        for(int i = 0; i < 1024; i++)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	3301      	adds	r3, #1
 8007026:	607b      	str	r3, [r7, #4]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800702e:	dbd2      	blt.n	8006fd6 <main+0x82>
	        }
	        if(PlaybackStarted == 0)
 8007030:	4b38      	ldr	r3, [pc, #224]	; (8007114 <main+0x1c0>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d11e      	bne.n	8007076 <main+0x122>
	        {
	          if(0 != audio_drv->Play(AUDIO_I2C_ADDRESS, (uint16_t *) &PlayBuff[0], 4096))
 8007038:	4b37      	ldr	r3, [pc, #220]	; (8007118 <main+0x1c4>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007042:	4933      	ldr	r1, [pc, #204]	; (8007110 <main+0x1bc>)
 8007044:	2094      	movs	r0, #148	; 0x94
 8007046:	4798      	blx	r3
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	d003      	beq.n	8007056 <main+0x102>
	          {
	            Error_Handler();
 800704e:	21d8      	movs	r1, #216	; 0xd8
 8007050:	482c      	ldr	r0, [pc, #176]	; (8007104 <main+0x1b0>)
 8007052:	f000 fb01 	bl	8007658 <_Error_Handler>
	          }
	          if(HAL_OK != HAL_SAI_Transmit_DMA(&SaiHandle, (uint8_t *) &PlayBuff[0], 4096))
 8007056:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800705a:	492d      	ldr	r1, [pc, #180]	; (8007110 <main+0x1bc>)
 800705c:	482f      	ldr	r0, [pc, #188]	; (800711c <main+0x1c8>)
 800705e:	f7ff fae9 	bl	8006634 <HAL_SAI_Transmit_DMA>
 8007062:	4603      	mov	r3, r0
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <main+0x11c>
	          {
	            Error_Handler();
 8007068:	21dc      	movs	r1, #220	; 0xdc
 800706a:	4826      	ldr	r0, [pc, #152]	; (8007104 <main+0x1b0>)
 800706c:	f000 faf4 	bl	8007658 <_Error_Handler>
	          }
	          PlaybackStarted = 1;
 8007070:	4b28      	ldr	r3, [pc, #160]	; (8007114 <main+0x1c0>)
 8007072:	2201      	movs	r2, #1
 8007074:	601a      	str	r2, [r3, #0]
	        }
	        DmaRecHalfBuffCplt  = 0;
 8007076:	4b25      	ldr	r3, [pc, #148]	; (800710c <main+0x1b8>)
 8007078:	2200      	movs	r2, #0
 800707a:	601a      	str	r2, [r3, #0]
	      }
	      if(DmaRecBuffCplt == 1)
 800707c:	4b28      	ldr	r3, [pc, #160]	; (8007120 <main+0x1cc>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d19b      	bne.n	8006fbc <main+0x68>
	      {
	        /* Store values on Play buff */
	        for(int i = 1024; i < 2048; i++)
 8007084:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007088:	603b      	str	r3, [r7, #0]
 800708a:	e028      	b.n	80070de <main+0x18a>
	        {
	          PlayBuff[2*i]     = SaturaLH((RecBuff[i] >> 8), -32768, 32767);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	005b      	lsls	r3, r3, #1
 8007090:	491a      	ldr	r1, [pc, #104]	; (80070fc <main+0x1a8>)
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007098:	1212      	asrs	r2, r2, #8
 800709a:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 800709e:	db0b      	blt.n	80070b8 <main+0x164>
 80070a0:	4916      	ldr	r1, [pc, #88]	; (80070fc <main+0x1a8>)
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80070a8:	1212      	asrs	r2, r2, #8
 80070aa:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80070ae:	428a      	cmp	r2, r1
 80070b0:	bfa8      	it	ge
 80070b2:	460a      	movge	r2, r1
 80070b4:	b292      	uxth	r2, r2
 80070b6:	e001      	b.n	80070bc <main+0x168>
 80070b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80070bc:	4914      	ldr	r1, [pc, #80]	; (8007110 <main+0x1bc>)
 80070be:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	          PlayBuff[(2*i)+1] = PlayBuff[2*i];
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	005b      	lsls	r3, r3, #1
 80070c6:	3301      	adds	r3, #1
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	0052      	lsls	r2, r2, #1
 80070cc:	4910      	ldr	r1, [pc, #64]	; (8007110 <main+0x1bc>)
 80070ce:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80070d2:	4a0f      	ldr	r2, [pc, #60]	; (8007110 <main+0x1bc>)
 80070d4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	        for(int i = 1024; i < 2048; i++)
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	3301      	adds	r3, #1
 80070dc:	603b      	str	r3, [r7, #0]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070e4:	dbd2      	blt.n	800708c <main+0x138>
	        }
	        DmaRecBuffCplt  = 0;
 80070e6:	4b0e      	ldr	r3, [pc, #56]	; (8007120 <main+0x1cc>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	601a      	str	r2, [r3, #0]
	  if(app_state == state_menu_enter){ //wykryto wybor podmenu
 80070ec:	e766      	b.n	8006fbc <main+0x68>
 80070ee:	bf00      	nop
 80070f0:	08008400 	.word	0x08008400
 80070f4:	20000159 	.word	0x20000159
 80070f8:	20000040 	.word	0x20000040
 80070fc:	20000480 	.word	0x20000480
 8007100:	20004708 	.word	0x20004708
 8007104:	08008450 	.word	0x08008450
 8007108:	20000158 	.word	0x20000158
 800710c:	2000014c 	.word	0x2000014c
 8007110:	20002680 	.word	0x20002680
 8007114:	20000154 	.word	0x20000154
 8007118:	20004704 	.word	0x20004704
 800711c:	20004680 	.word	0x20004680
 8007120:	20000150 	.word	0x20000150

08007124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b0b8      	sub	sp, #224	; 0xe0
 8007128:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800712a:	2318      	movs	r3, #24
 800712c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007130:	2301      	movs	r3, #1
 8007132:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007136:	2301      	movs	r3, #1
 8007138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800713c:	2300      	movs	r3, #0
 800713e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8007142:	2360      	movs	r3, #96	; 0x60
 8007144:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007148:	2302      	movs	r3, #2
 800714a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800714e:	2301      	movs	r3, #1
 8007150:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLN = 40;
 8007154:	2328      	movs	r3, #40	; 0x28
 8007156:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLM = 1;
 800715a:	2301      	movs	r3, #1
 800715c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8007160:	2307      	movs	r3, #7
 8007162:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8007166:	2302      	movs	r3, #2
 8007168:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800716c:	2302      	movs	r3, #2
 800716e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007172:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007176:	4618      	mov	r0, r3
 8007178:	f7fd f92c 	bl	80043d4 <HAL_RCC_OscConfig>
 800717c:	4603      	mov	r3, r0
 800717e:	2b00      	cmp	r3, #0
 8007180:	d004      	beq.n	800718c <SystemClock_Config+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007182:	f44f 7189 	mov.w	r1, #274	; 0x112
 8007186:	4835      	ldr	r0, [pc, #212]	; (800725c <SystemClock_Config+0x138>)
 8007188:	f000 fa66 	bl	8007658 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800718c:	230f      	movs	r3, #15
 800718e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007192:	2303      	movs	r3, #3
 8007194:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007198:	2300      	movs	r3, #0
 800719a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800719e:	2300      	movs	r3, #0
 80071a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80071a4:	2300      	movs	r3, #0
 80071a6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80071aa:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80071ae:	2104      	movs	r1, #4
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fd fc71 	bl	8004a98 <HAL_RCC_ClockConfig>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d004      	beq.n	80071c6 <SystemClock_Config+0xa2>
  {
    _Error_Handler(__FILE__, __LINE__);
 80071bc:	f44f 7190 	mov.w	r1, #288	; 0x120
 80071c0:	4826      	ldr	r0, [pc, #152]	; (800725c <SystemClock_Config+0x138>)
 80071c2:	f000 fa49 	bl	8007658 <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SAI1
 80071c6:	f44f 3342 	mov.w	r3, #198656	; 0x30800
 80071ca:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80071cc:	2300      	movs	r3, #0
 80071ce:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80071d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80071de:	2301      	movs	r3, #1
 80071e0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80071e2:	2301      	movs	r3, #1
 80071e4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80071e6:	2318      	movs	r3, #24
 80071e8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 80071ea:	2311      	movs	r3, #17
 80071ec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80071ee:	2302      	movs	r3, #2
 80071f0:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80071f2:	2302      	movs	r3, #2
 80071f4:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 80071f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80071fa:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80071fc:	463b      	mov	r3, r7
 80071fe:	4618      	mov	r0, r3
 8007200:	f7fd fea8 	bl	8004f54 <HAL_RCCEx_PeriphCLKConfig>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d004      	beq.n	8007214 <SystemClock_Config+0xf0>
  {
    _Error_Handler(__FILE__, __LINE__);
 800720a:	f240 1131 	movw	r1, #305	; 0x131
 800720e:	4813      	ldr	r0, [pc, #76]	; (800725c <SystemClock_Config+0x138>)
 8007210:	f000 fa22 	bl	8007658 <_Error_Handler>
  }

    /**Configure the main internal regulator output voltage 
    */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8007214:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007218:	f7fc fd28 	bl	8003c6c <HAL_PWREx_ControlVoltageScaling>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d004      	beq.n	800722c <SystemClock_Config+0x108>
  {
    _Error_Handler(__FILE__, __LINE__);
 8007222:	f44f 719c 	mov.w	r1, #312	; 0x138
 8007226:	480d      	ldr	r0, [pc, #52]	; (800725c <SystemClock_Config+0x138>)
 8007228:	f000 fa16 	bl	8007658 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800722c:	f7fd fdfc 	bl	8004e28 <HAL_RCC_GetHCLKFreq>
 8007230:	4602      	mov	r2, r0
 8007232:	4b0b      	ldr	r3, [pc, #44]	; (8007260 <SystemClock_Config+0x13c>)
 8007234:	fba3 2302 	umull	r2, r3, r3, r2
 8007238:	099b      	lsrs	r3, r3, #6
 800723a:	4618      	mov	r0, r3
 800723c:	f7fa fd21 	bl	8001c82 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007240:	2004      	movs	r0, #4
 8007242:	f7fa fd2b 	bl	8001c9c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007246:	2200      	movs	r2, #0
 8007248:	2100      	movs	r1, #0
 800724a:	f04f 30ff 	mov.w	r0, #4294967295
 800724e:	f7fa fce0 	bl	8001c12 <HAL_NVIC_SetPriority>
}
 8007252:	bf00      	nop
 8007254:	37e0      	adds	r7, #224	; 0xe0
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	08008450 	.word	0x08008450
 8007260:	10624dd3 	.word	0x10624dd3

08007264 <app_do_action>:

/* USER CODE BEGIN 4 */
//APP ---------------------------------------------------------------------------------------------
//wykonuje wybrane zadanie z menu glownego
void app_do_action(){
 8007264:	b580      	push	{r7, lr}
 8007266:	af00      	add	r7, sp, #0
	switch(menu_curr_opt){
 8007268:	4b13      	ldr	r3, [pc, #76]	; (80072b8 <app_do_action+0x54>)
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d11d      	bne.n	80072ac <app_do_action+0x48>
	case play_audio: //wybrano odtwarzanie audio
		app_state = state_audio_play;
 8007270:	4b12      	ldr	r3, [pc, #72]	; (80072bc <app_do_action+0x58>)
 8007272:	2201      	movs	r2, #1
 8007274:	701a      	strb	r2, [r3, #0]
		BSP_LCD_GLASS_Clear();
 8007276:	f7f9 fdb1 	bl	8000ddc <BSP_LCD_GLASS_Clear>
		sprintf(audio_volume_chr,"%d", audio_volume);
 800727a:	4b11      	ldr	r3, [pc, #68]	; (80072c0 <app_do_action+0x5c>)
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	4910      	ldr	r1, [pc, #64]	; (80072c4 <app_do_action+0x60>)
 8007282:	4811      	ldr	r0, [pc, #68]	; (80072c8 <app_do_action+0x64>)
 8007284:	f000 fc76 	bl	8007b74 <siprintf>
		BSP_LCD_GLASS_DisplayString(audio_volume_chr); //wyswietl akutalny poziom glosnosci
 8007288:	480f      	ldr	r0, [pc, #60]	; (80072c8 <app_do_action+0x64>)
 800728a:	f7f9 fd79 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		audio_play();									//graj audio
 800728e:	f000 f81f 	bl	80072d0 <audio_play>
		app_state = state_menu;							//wroc do menu
 8007292:	4b0a      	ldr	r3, [pc, #40]	; (80072bc <app_do_action+0x58>)
 8007294:	2200      	movs	r2, #0
 8007296:	701a      	strb	r2, [r3, #0]
		BSP_LCD_GLASS_DisplayString(menu_opts[menu_curr_opt]);//zaktualizuj etykiete
 8007298:	4b07      	ldr	r3, [pc, #28]	; (80072b8 <app_do_action+0x54>)
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	461a      	mov	r2, r3
 800729e:	4b0b      	ldr	r3, [pc, #44]	; (80072cc <app_do_action+0x68>)
 80072a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072a4:	4618      	mov	r0, r3
 80072a6:	f7f9 fd6b 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		break;
 80072aa:	e003      	b.n	80072b4 <app_do_action+0x50>

	default:
		app_state = state_menu;
 80072ac:	4b03      	ldr	r3, [pc, #12]	; (80072bc <app_do_action+0x58>)
 80072ae:	2200      	movs	r2, #0
 80072b0:	701a      	strb	r2, [r3, #0]
		break;
 80072b2:	bf00      	nop
	}
}
 80072b4:	bf00      	nop
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	20000159 	.word	0x20000159
 80072bc:	20000158 	.word	0x20000158
 80072c0:	20000038 	.word	0x20000038
 80072c4:	08008460 	.word	0x08008460
 80072c8:	2000475c 	.word	0x2000475c
 80072cc:	20000040 	.word	0x20000040

080072d0 <audio_play>:
		BSP_LCD_GLASS_DisplayString("OK2");
}
//QSPI_END --------------------------------------------------------------------------------------
//AUDIO -----------------------------------------------------------------------------------------
//odtwarza audio w petli dopoki nie wykryto akcji powrotu
void audio_play(){
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
	audio_codec_resume();
 80072d6:	f000 f8c7 	bl	8007468 <audio_codec_resume>
	while(app_state != state_menu_leave){
 80072da:	e03f      	b.n	800735c <audio_play+0x8c>
			while (UpdatePointer == -1)
 80072dc:	bf00      	nop
 80072de:	4b24      	ldr	r3, [pc, #144]	; (8007370 <audio_play+0xa0>)
 80072e0:	881b      	ldrh	r3, [r3, #0]
 80072e2:	b21b      	sxth	r3, r3
 80072e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e8:	d0f9      	beq.n	80072de <audio_play+0xe>
				;
			//
			int position = UpdatePointer;
 80072ea:	4b21      	ldr	r3, [pc, #132]	; (8007370 <audio_play+0xa0>)
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	b21b      	sxth	r3, r3
 80072f0:	603b      	str	r3, [r7, #0]
			UpdatePointer = -1;
 80072f2:	4b1f      	ldr	r3, [pc, #124]	; (8007370 <audio_play+0xa0>)
 80072f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80072f8:	801a      	strh	r2, [r3, #0]
			//
			/* Upate the first or the second part of the buffer */
			for (int i = 0; i < PLAY_BUFF_SIZE / 2; i++) {
 80072fa:	2300      	movs	r3, #0
 80072fc:	607b      	str	r3, [r7, #4]
 80072fe:	e014      	b.n	800732a <audio_play+0x5a>
				PlayBuff[i + position] = *(uint16_t *) (AUDIO_FILE_ADDRESS
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	441a      	add	r2, r3
						+ PlaybackPosition);
 8007306:	4b1b      	ldr	r3, [pc, #108]	; (8007374 <audio_play+0xa4>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800730e:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
				PlayBuff[i + position] = *(uint16_t *) (AUDIO_FILE_ADDRESS
 8007312:	8819      	ldrh	r1, [r3, #0]
 8007314:	4b18      	ldr	r3, [pc, #96]	; (8007378 <audio_play+0xa8>)
 8007316:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				PlaybackPosition += 2;
 800731a:	4b16      	ldr	r3, [pc, #88]	; (8007374 <audio_play+0xa4>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	3302      	adds	r3, #2
 8007320:	4a14      	ldr	r2, [pc, #80]	; (8007374 <audio_play+0xa4>)
 8007322:	6013      	str	r3, [r2, #0]
			for (int i = 0; i < PLAY_BUFF_SIZE / 2; i++) {
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	3301      	adds	r3, #1
 8007328:	607b      	str	r3, [r7, #4]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007330:	dbe6      	blt.n	8007300 <audio_play+0x30>
			}

			//    /* check the end of the file */
			if ((PlaybackPosition + PLAY_BUFF_SIZE / 2) > AUDIO_FILE_SIZE) {
 8007332:	4b10      	ldr	r3, [pc, #64]	; (8007374 <audio_play+0xa4>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800733a:	f5b3 3f34 	cmp.w	r3, #184320	; 0x2d000
 800733e:	d902      	bls.n	8007346 <audio_play+0x76>
				PlaybackPosition = PLAY_HEADER;
 8007340:	4b0c      	ldr	r3, [pc, #48]	; (8007374 <audio_play+0xa4>)
 8007342:	222c      	movs	r2, #44	; 0x2c
 8007344:	601a      	str	r2, [r3, #0]
			}

			if (UpdatePointer != -1) {
 8007346:	4b0a      	ldr	r3, [pc, #40]	; (8007370 <audio_play+0xa0>)
 8007348:	881b      	ldrh	r3, [r3, #0]
 800734a:	b21b      	sxth	r3, r3
 800734c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007350:	d004      	beq.n	800735c <audio_play+0x8c>
				/* Buffer update time is too long compare to the data transfer time */
				Error_Handler();
 8007352:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8007356:	4809      	ldr	r0, [pc, #36]	; (800737c <audio_play+0xac>)
 8007358:	f000 f97e 	bl	8007658 <_Error_Handler>
	while(app_state != state_menu_leave){
 800735c:	4b08      	ldr	r3, [pc, #32]	; (8007380 <audio_play+0xb0>)
 800735e:	781b      	ldrb	r3, [r3, #0]
 8007360:	2b03      	cmp	r3, #3
 8007362:	d1bb      	bne.n	80072dc <audio_play+0xc>
			}
	}
	audio_codec_pause();
 8007364:	f000 f80e 	bl	8007384 <audio_codec_pause>

}
 8007368:	bf00      	nop
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}
 8007370:	2000003a 	.word	0x2000003a
 8007374:	2000003c 	.word	0x2000003c
 8007378:	20002680 	.word	0x20002680
 800737c:	08008450 	.word	0x08008450
 8007380:	20000158 	.word	0x20000158

08007384 <audio_codec_pause>:
//pauzuje odtwarzanie audio
void audio_codec_pause(){
 8007384:	b580      	push	{r7, lr}
 8007386:	af00      	add	r7, sp, #0
	audio_drv->Pause(AUDIO_I2C_ADDRESS);
 8007388:	4b03      	ldr	r3, [pc, #12]	; (8007398 <audio_codec_pause+0x14>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	691b      	ldr	r3, [r3, #16]
 800738e:	2094      	movs	r0, #148	; 0x94
 8007390:	4798      	blx	r3
}
 8007392:	bf00      	nop
 8007394:	bd80      	pop	{r7, pc}
 8007396:	bf00      	nop
 8007398:	20004704 	.word	0x20004704

0800739c <audio_codec_update_volume>:
//aktualizuje glosnosc audio
void audio_codec_update_volume(){
 800739c:	b580      	push	{r7, lr}
 800739e:	af00      	add	r7, sp, #0
	audio_drv->SetVolume(AUDIO_I2C_ADDRESS,audio_volume);
 80073a0:	4b04      	ldr	r3, [pc, #16]	; (80073b4 <audio_codec_update_volume+0x18>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	4a04      	ldr	r2, [pc, #16]	; (80073b8 <audio_codec_update_volume+0x1c>)
 80073a8:	7812      	ldrb	r2, [r2, #0]
 80073aa:	4611      	mov	r1, r2
 80073ac:	2094      	movs	r0, #148	; 0x94
 80073ae:	4798      	blx	r3
}
 80073b0:	bf00      	nop
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	20004704 	.word	0x20004704
 80073b8:	20000038 	.word	0x20000038

080073bc <audio_codec_init>:
//inicjalizuje codec i wlacza odtwarzanie audio, po czym je pauzuje
void audio_codec_init(){
 80073bc:	b598      	push	{r3, r4, r7, lr}
 80073be:	af00      	add	r7, sp, #0
	if (CS43L22_ID != cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) {
 80073c0:	4b23      	ldr	r3, [pc, #140]	; (8007450 <audio_codec_init+0x94>)
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	2094      	movs	r0, #148	; 0x94
 80073c6:	4798      	blx	r3
 80073c8:	4603      	mov	r3, r0
 80073ca:	2be0      	cmp	r3, #224	; 0xe0
 80073cc:	d004      	beq.n	80073d8 <audio_codec_init+0x1c>
		Error_Handler();
 80073ce:	f240 11b1 	movw	r1, #433	; 0x1b1
 80073d2:	4820      	ldr	r0, [pc, #128]	; (8007454 <audio_codec_init+0x98>)
 80073d4:	f000 f940 	bl	8007658 <_Error_Handler>
	}

	audio_drv = &cs43l22_drv;
 80073d8:	4b1f      	ldr	r3, [pc, #124]	; (8007458 <audio_codec_init+0x9c>)
 80073da:	4a1d      	ldr	r2, [pc, #116]	; (8007450 <audio_codec_init+0x94>)
 80073dc:	601a      	str	r2, [r3, #0]
	audio_drv->Reset(AUDIO_I2C_ADDRESS);
 80073de:	4b1e      	ldr	r3, [pc, #120]	; (8007458 <audio_codec_init+0x9c>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e4:	2094      	movs	r0, #148	; 0x94
 80073e6:	4798      	blx	r3
	if (audio_drv->Init(AUDIO_I2C_ADDRESS, OUTPUT_DEVICE_HEADPHONE, audio_volume, AUDIO_FREQUENCY_22K) != 0) {
 80073e8:	4b1b      	ldr	r3, [pc, #108]	; (8007458 <audio_codec_init+0x9c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681c      	ldr	r4, [r3, #0]
 80073ee:	4b1b      	ldr	r3, [pc, #108]	; (800745c <audio_codec_init+0xa0>)
 80073f0:	781a      	ldrb	r2, [r3, #0]
 80073f2:	f245 6322 	movw	r3, #22050	; 0x5622
 80073f6:	2102      	movs	r1, #2
 80073f8:	2094      	movs	r0, #148	; 0x94
 80073fa:	47a0      	blx	r4
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d004      	beq.n	800740c <audio_codec_init+0x50>
		Error_Handler();
 8007402:	f240 11b7 	movw	r1, #439	; 0x1b7
 8007406:	4813      	ldr	r0, [pc, #76]	; (8007454 <audio_codec_init+0x98>)
 8007408:	f000 f926 	bl	8007658 <_Error_Handler>
	}
	if (0 != audio_drv->Play(AUDIO_I2C_ADDRESS, NULL, 0)) {
 800740c:	4b12      	ldr	r3, [pc, #72]	; (8007458 <audio_codec_init+0x9c>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	2200      	movs	r2, #0
 8007414:	2100      	movs	r1, #0
 8007416:	2094      	movs	r0, #148	; 0x94
 8007418:	4798      	blx	r3
 800741a:	4603      	mov	r3, r0
 800741c:	2b00      	cmp	r3, #0
 800741e:	d004      	beq.n	800742a <audio_codec_init+0x6e>
		Error_Handler();
 8007420:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 8007424:	480b      	ldr	r0, [pc, #44]	; (8007454 <audio_codec_init+0x98>)
 8007426:	f000 f917 	bl	8007658 <_Error_Handler>
	}
	if (HAL_OK
			!= HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *) PlayBuff,
 800742a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800742e:	490c      	ldr	r1, [pc, #48]	; (8007460 <audio_codec_init+0xa4>)
 8007430:	480c      	ldr	r0, [pc, #48]	; (8007464 <audio_codec_init+0xa8>)
 8007432:	f7ff f8ff 	bl	8006634 <HAL_SAI_Transmit_DMA>
 8007436:	4603      	mov	r3, r0
	if (HAL_OK
 8007438:	2b00      	cmp	r3, #0
 800743a:	d004      	beq.n	8007446 <audio_codec_init+0x8a>
					PLAY_BUFF_SIZE)) {
		Error_Handler();
 800743c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8007440:	4804      	ldr	r0, [pc, #16]	; (8007454 <audio_codec_init+0x98>)
 8007442:	f000 f909 	bl	8007658 <_Error_Handler>
	}
	audio_codec_pause();
 8007446:	f7ff ff9d 	bl	8007384 <audio_codec_pause>

}
 800744a:	bf00      	nop
 800744c:	bd98      	pop	{r3, r4, r7, pc}
 800744e:	bf00      	nop
 8007450:	20000000 	.word	0x20000000
 8007454:	08008450 	.word	0x08008450
 8007458:	20004704 	.word	0x20004704
 800745c:	20000038 	.word	0x20000038
 8007460:	20002680 	.word	0x20002680
 8007464:	200047ec 	.word	0x200047ec

08007468 <audio_codec_resume>:
//wznawia odtwarzanie audio
void audio_codec_resume(){
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
	audio_drv->Resume(AUDIO_I2C_ADDRESS);
 800746c:	4b03      	ldr	r3, [pc, #12]	; (800747c <audio_codec_resume+0x14>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	2094      	movs	r0, #148	; 0x94
 8007474:	4798      	blx	r3
}
 8007476:	bf00      	nop
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	20004704 	.word	0x20004704

08007480 <audio_buffer_init>:
//inicjalizuje pierwsza czesc bufora audio
void audio_buffer_init(){
 8007480:	b590      	push	{r4, r7, lr}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
	if(*((uint64_t *)AUDIO_FILE_ADDRESS) != 0x017EFE2446464952 ) Error_Handler(); // czy wplik wgrany we flashu jest prawidlowy
 8007486:	4b14      	ldr	r3, [pc, #80]	; (80074d8 <audio_buffer_init+0x58>)
 8007488:	cb18      	ldmia	r3, {r3, r4}
 800748a:	a211      	add	r2, pc, #68	; (adr r2, 80074d0 <audio_buffer_init+0x50>)
 800748c:	ca06      	ldmia	r2, {r1, r2}
 800748e:	4294      	cmp	r4, r2
 8007490:	bf08      	it	eq
 8007492:	428b      	cmpeq	r3, r1
 8007494:	d004      	beq.n	80074a0 <audio_buffer_init+0x20>
 8007496:	f44f 71e5 	mov.w	r1, #458	; 0x1ca
 800749a:	4810      	ldr	r0, [pc, #64]	; (80074dc <audio_buffer_init+0x5c>)
 800749c:	f000 f8dc 	bl	8007658 <_Error_Handler>
	  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 80074a0:	2300      	movs	r3, #0
 80074a2:	607b      	str	r3, [r7, #4]
 80074a4:	e00b      	b.n	80074be <audio_buffer_init+0x3e>
	   {
	     PlayBuff[i]=*((__IO uint16_t *)(AUDIO_FILE_ADDRESS + PLAY_HEADER + i));
 80074a6:	687a      	ldr	r2, [r7, #4]
 80074a8:	4b0d      	ldr	r3, [pc, #52]	; (80074e0 <audio_buffer_init+0x60>)
 80074aa:	4413      	add	r3, r2
 80074ac:	881b      	ldrh	r3, [r3, #0]
 80074ae:	b299      	uxth	r1, r3
 80074b0:	4a0c      	ldr	r2, [pc, #48]	; (80074e4 <audio_buffer_init+0x64>)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for(int i=0; i < PLAY_BUFF_SIZE; i+=2)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	3302      	adds	r3, #2
 80074bc:	607b      	str	r3, [r7, #4]
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074c4:	dbef      	blt.n	80074a6 <audio_buffer_init+0x26>
	   }
}
 80074c6:	bf00      	nop
 80074c8:	370c      	adds	r7, #12
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd90      	pop	{r4, r7, pc}
 80074ce:	bf00      	nop
 80074d0:	46464952 	.word	0x46464952
 80074d4:	017efe24 	.word	0x017efe24
 80074d8:	08080000 	.word	0x08080000
 80074dc:	08008450 	.word	0x08008450
 80074e0:	0808002c 	.word	0x0808002c
 80074e4:	20002680 	.word	0x20002680

080074e8 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]

  UpdatePointer = PLAY_BUFF_SIZE/2;
 80074f0:	4b04      	ldr	r3, [pc, #16]	; (8007504 <HAL_SAI_TxCpltCallback+0x1c>)
 80074f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074f6:	801a      	strh	r2, [r3, #0]
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr
 8007504:	2000003a 	.word	0x2000003a

08007508 <HAL_SAI_TxHalfCpltCallback>:


void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]

  UpdatePointer = 0;
 8007510:	4b04      	ldr	r3, [pc, #16]	; (8007524 <HAL_SAI_TxHalfCpltCallback+0x1c>)
 8007512:	2200      	movs	r2, #0
 8007514:	801a      	strh	r2, [r3, #0]
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	2000003a 	.word	0x2000003a

08007528 <HAL_GPIO_EXTI_Callback>:
//AUDIO_END -----------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	4603      	mov	r3, r0
 8007530:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == joy_center_Pin){
 8007532:	88fb      	ldrh	r3, [r7, #6]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d10a      	bne.n	800754e <HAL_GPIO_EXTI_Callback+0x26>
		if(app_state == state_menu){	//wejsc do menu
 8007538:	4b41      	ldr	r3, [pc, #260]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d103      	bne.n	8007548 <HAL_GPIO_EXTI_Callback+0x20>
			app_state = state_menu_enter;
 8007540:	4b3f      	ldr	r3, [pc, #252]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 8007542:	2202      	movs	r2, #2
 8007544:	701a      	strb	r2, [r3, #0]
 8007546:	e002      	b.n	800754e <HAL_GPIO_EXTI_Callback+0x26>
		}
		else						//wyjdz z menu
		{
			app_state = state_menu_leave;
 8007548:	4b3d      	ldr	r3, [pc, #244]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 800754a:	2203      	movs	r2, #3
 800754c:	701a      	strb	r2, [r3, #0]
		}
	}

	if (GPIO_Pin == joy_down_Pin) {
 800754e:	88fb      	ldrh	r3, [r7, #6]
 8007550:	2b20      	cmp	r3, #32
 8007552:	d136      	bne.n	80075c2 <HAL_GPIO_EXTI_Callback+0x9a>
		if (app_state == state_menu) { //zmien etykiete o jedna w dol
 8007554:	4b3a      	ldr	r3, [pc, #232]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 8007556:	781b      	ldrb	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d11c      	bne.n	8007596 <HAL_GPIO_EXTI_Callback+0x6e>
			BSP_LCD_GLASS_Clear();
 800755c:	f7f9 fc3e 	bl	8000ddc <BSP_LCD_GLASS_Clear>
			if (menu_curr_opt == 0)
 8007560:	4b38      	ldr	r3, [pc, #224]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d102      	bne.n	800756e <HAL_GPIO_EXTI_Callback+0x46>
				menu_curr_opt = MENU_MAIN_OPTS_SIZE;
 8007568:	4b36      	ldr	r3, [pc, #216]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 800756a:	2202      	movs	r2, #2
 800756c:	701a      	strb	r2, [r3, #0]
			menu_curr_opt = (menu_curr_opt - 1) % MENU_MAIN_OPTS_SIZE;
 800756e:	4b35      	ldr	r3, [pc, #212]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007570:	781b      	ldrb	r3, [r3, #0]
 8007572:	3b01      	subs	r3, #1
 8007574:	2b00      	cmp	r3, #0
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	bfb8      	it	lt
 800757c:	425b      	neglt	r3, r3
 800757e:	b2da      	uxtb	r2, r3
 8007580:	4b30      	ldr	r3, [pc, #192]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007582:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_DisplayString(menu_opts[menu_curr_opt]);
 8007584:	4b2f      	ldr	r3, [pc, #188]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 8007586:	781b      	ldrb	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	4b2f      	ldr	r3, [pc, #188]	; (8007648 <HAL_GPIO_EXTI_Callback+0x120>)
 800758c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007590:	4618      	mov	r0, r3
 8007592:	f7f9 fbf5 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>

		}
		if (app_state == state_audio_play) { //scisz o 10 procent
 8007596:	4b2a      	ldr	r3, [pc, #168]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d111      	bne.n	80075c2 <HAL_GPIO_EXTI_Callback+0x9a>
			audio_volume -= 10;
 800759e:	4b2b      	ldr	r3, [pc, #172]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	3b0a      	subs	r3, #10
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	4b29      	ldr	r3, [pc, #164]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 80075a8:	701a      	strb	r2, [r3, #0]
			if (audio_volume < 0)
				audio_volume = 0;
			sprintf(audio_volume_chr, "%d", audio_volume);
 80075aa:	4b28      	ldr	r3, [pc, #160]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	461a      	mov	r2, r3
 80075b0:	4927      	ldr	r1, [pc, #156]	; (8007650 <HAL_GPIO_EXTI_Callback+0x128>)
 80075b2:	4828      	ldr	r0, [pc, #160]	; (8007654 <HAL_GPIO_EXTI_Callback+0x12c>)
 80075b4:	f000 fade 	bl	8007b74 <siprintf>
			BSP_LCD_GLASS_DisplayString(audio_volume_chr);
 80075b8:	4826      	ldr	r0, [pc, #152]	; (8007654 <HAL_GPIO_EXTI_Callback+0x12c>)
 80075ba:	f7f9 fbe1 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
			audio_codec_update_volume();
 80075be:	f7ff feed 	bl	800739c <audio_codec_update_volume>
		}
	}

	if(GPIO_Pin == joy_up_Pin){
 80075c2:	88fb      	ldrh	r3, [r7, #6]
 80075c4:	2b08      	cmp	r3, #8
 80075c6:	d136      	bne.n	8007636 <HAL_GPIO_EXTI_Callback+0x10e>
		if(app_state == state_menu){ //zmien etykiete o jedna w gore
 80075c8:	4b1d      	ldr	r3, [pc, #116]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d115      	bne.n	80075fc <HAL_GPIO_EXTI_Callback+0xd4>
			BSP_LCD_GLASS_Clear();
 80075d0:	f7f9 fc04 	bl	8000ddc <BSP_LCD_GLASS_Clear>
			menu_curr_opt = (menu_curr_opt + 1) % MENU_MAIN_OPTS_SIZE;
 80075d4:	4b1b      	ldr	r3, [pc, #108]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 80075d6:	781b      	ldrb	r3, [r3, #0]
 80075d8:	3301      	adds	r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	f003 0301 	and.w	r3, r3, #1
 80075e0:	bfb8      	it	lt
 80075e2:	425b      	neglt	r3, r3
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	4b17      	ldr	r3, [pc, #92]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 80075e8:	701a      	strb	r2, [r3, #0]
			BSP_LCD_GLASS_DisplayString(menu_opts[menu_curr_opt]);
 80075ea:	4b16      	ldr	r3, [pc, #88]	; (8007644 <HAL_GPIO_EXTI_Callback+0x11c>)
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	4b15      	ldr	r3, [pc, #84]	; (8007648 <HAL_GPIO_EXTI_Callback+0x120>)
 80075f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7f9 fbc2 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
		}
		if(app_state == state_audio_play){ //podglos o 10 procent
 80075fc:	4b10      	ldr	r3, [pc, #64]	; (8007640 <HAL_GPIO_EXTI_Callback+0x118>)
 80075fe:	781b      	ldrb	r3, [r3, #0]
 8007600:	2b01      	cmp	r3, #1
 8007602:	d118      	bne.n	8007636 <HAL_GPIO_EXTI_Callback+0x10e>
			audio_volume += 10;
 8007604:	4b11      	ldr	r3, [pc, #68]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 8007606:	781b      	ldrb	r3, [r3, #0]
 8007608:	330a      	adds	r3, #10
 800760a:	b2da      	uxtb	r2, r3
 800760c:	4b0f      	ldr	r3, [pc, #60]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 800760e:	701a      	strb	r2, [r3, #0]
			if(audio_volume > 90)
 8007610:	4b0e      	ldr	r3, [pc, #56]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	2b5a      	cmp	r3, #90	; 0x5a
 8007616:	d902      	bls.n	800761e <HAL_GPIO_EXTI_Callback+0xf6>
				audio_volume = 90;
 8007618:	4b0c      	ldr	r3, [pc, #48]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 800761a:	225a      	movs	r2, #90	; 0x5a
 800761c:	701a      	strb	r2, [r3, #0]
			sprintf(audio_volume_chr,"%d",audio_volume);
 800761e:	4b0b      	ldr	r3, [pc, #44]	; (800764c <HAL_GPIO_EXTI_Callback+0x124>)
 8007620:	781b      	ldrb	r3, [r3, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	490a      	ldr	r1, [pc, #40]	; (8007650 <HAL_GPIO_EXTI_Callback+0x128>)
 8007626:	480b      	ldr	r0, [pc, #44]	; (8007654 <HAL_GPIO_EXTI_Callback+0x12c>)
 8007628:	f000 faa4 	bl	8007b74 <siprintf>
			BSP_LCD_GLASS_DisplayString(audio_volume_chr);
 800762c:	4809      	ldr	r0, [pc, #36]	; (8007654 <HAL_GPIO_EXTI_Callback+0x12c>)
 800762e:	f7f9 fba7 	bl	8000d80 <BSP_LCD_GLASS_DisplayString>
			audio_codec_update_volume();
 8007632:	f7ff feb3 	bl	800739c <audio_codec_update_volume>
		}
	}

}
 8007636:	bf00      	nop
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	20000158 	.word	0x20000158
 8007644:	20000159 	.word	0x20000159
 8007648:	20000040 	.word	0x20000040
 800764c:	20000038 	.word	0x20000038
 8007650:	08008460 	.word	0x08008460
 8007654:	2000475c 	.word	0x2000475c

08007658 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8007662:	e7fe      	b.n	8007662 <_Error_Handler+0xa>

08007664 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8007668:	4b10      	ldr	r3, [pc, #64]	; (80076ac <MX_QUADSPI_Init+0x48>)
 800766a:	4a11      	ldr	r2, [pc, #68]	; (80076b0 <MX_QUADSPI_Init+0x4c>)
 800766c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800766e:	4b0f      	ldr	r3, [pc, #60]	; (80076ac <MX_QUADSPI_Init+0x48>)
 8007670:	22ff      	movs	r2, #255	; 0xff
 8007672:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8007674:	4b0d      	ldr	r3, [pc, #52]	; (80076ac <MX_QUADSPI_Init+0x48>)
 8007676:	2201      	movs	r2, #1
 8007678:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800767a:	4b0c      	ldr	r3, [pc, #48]	; (80076ac <MX_QUADSPI_Init+0x48>)
 800767c:	2200      	movs	r2, #0
 800767e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8007680:	4b0a      	ldr	r3, [pc, #40]	; (80076ac <MX_QUADSPI_Init+0x48>)
 8007682:	2201      	movs	r2, #1
 8007684:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8007686:	4b09      	ldr	r3, [pc, #36]	; (80076ac <MX_QUADSPI_Init+0x48>)
 8007688:	2200      	movs	r2, #0
 800768a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800768c:	4b07      	ldr	r3, [pc, #28]	; (80076ac <MX_QUADSPI_Init+0x48>)
 800768e:	2200      	movs	r2, #0
 8007690:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8007692:	4806      	ldr	r0, [pc, #24]	; (80076ac <MX_QUADSPI_Init+0x48>)
 8007694:	f7fc fb60 	bl	8003d58 <HAL_QSPI_Init>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <MX_QUADSPI_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 800769e:	2140      	movs	r1, #64	; 0x40
 80076a0:	4804      	ldr	r0, [pc, #16]	; (80076b4 <MX_QUADSPI_Init+0x50>)
 80076a2:	f7ff ffd9 	bl	8007658 <_Error_Handler>
  }

}
 80076a6:	bf00      	nop
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20004760 	.word	0x20004760
 80076b0:	a0001000 	.word	0xa0001000
 80076b4:	08008478 	.word	0x08008478

080076b8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b088      	sub	sp, #32
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(qspiHandle->Instance==QUADSPI)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a15      	ldr	r2, [pc, #84]	; (800771c <HAL_QSPI_MspInit+0x64>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d124      	bne.n	8007714 <HAL_QSPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80076ca:	4a15      	ldr	r2, [pc, #84]	; (8007720 <HAL_QSPI_MspInit+0x68>)
 80076cc:	4b14      	ldr	r3, [pc, #80]	; (8007720 <HAL_QSPI_MspInit+0x68>)
 80076ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80076d4:	6513      	str	r3, [r2, #80]	; 0x50
 80076d6:	4b12      	ldr	r3, [pc, #72]	; (8007720 <HAL_QSPI_MspInit+0x68>)
 80076d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076de:	60bb      	str	r3, [r7, #8]
 80076e0:	68bb      	ldr	r3, [r7, #8]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 80076e2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80076e6:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80076e8:	2302      	movs	r3, #2
 80076ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076ec:	2300      	movs	r3, #0
 80076ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80076f0:	2303      	movs	r3, #3
 80076f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80076f4:	230a      	movs	r3, #10
 80076f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80076f8:	f107 030c 	add.w	r3, r7, #12
 80076fc:	4619      	mov	r1, r3
 80076fe:	4809      	ldr	r0, [pc, #36]	; (8007724 <HAL_QSPI_MspInit+0x6c>)
 8007700:	f7fb f8ae 	bl	8002860 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 0, 0);
 8007704:	2200      	movs	r2, #0
 8007706:	2100      	movs	r1, #0
 8007708:	2047      	movs	r0, #71	; 0x47
 800770a:	f7fa fa82 	bl	8001c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 800770e:	2047      	movs	r0, #71	; 0x47
 8007710:	f7fa fa9b 	bl	8001c4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8007714:	bf00      	nop
 8007716:	3720      	adds	r7, #32
 8007718:	46bd      	mov	sp, r7
 800771a:	bd80      	pop	{r7, pc}
 800771c:	a0001000 	.word	0xa0001000
 8007720:	40021000 	.word	0x40021000
 8007724:	48001000 	.word	0x48001000

08007728 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 800772c:	4b2a      	ldr	r3, [pc, #168]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800772e:	4a2b      	ldr	r2, [pc, #172]	; (80077dc <MX_SAI1_Init+0xb4>)
 8007730:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8007732:	4b29      	ldr	r3, [pc, #164]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007734:	2200      	movs	r2, #0
 8007736:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8007738:	4b27      	ldr	r3, [pc, #156]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800773a:	2200      	movs	r2, #0
 800773c:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 800773e:	4b26      	ldr	r3, [pc, #152]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007740:	2280      	movs	r2, #128	; 0x80
 8007742:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8007744:	4b24      	ldr	r3, [pc, #144]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007746:	2200      	movs	r2, #0
 8007748:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 800774a:	4b23      	ldr	r3, [pc, #140]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800774c:	2200      	movs	r2, #0
 800774e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8007750:	4b21      	ldr	r3, [pc, #132]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007752:	2200      	movs	r2, #0
 8007754:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8007756:	4b20      	ldr	r3, [pc, #128]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007758:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800775c:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800775e:	4b1e      	ldr	r3, [pc, #120]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007760:	2200      	movs	r2, #0
 8007762:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8007764:	4b1c      	ldr	r3, [pc, #112]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007766:	2201      	movs	r2, #1
 8007768:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_22K;
 800776a:	4b1b      	ldr	r3, [pc, #108]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800776c:	f245 6222 	movw	r2, #22050	; 0x5622
 8007770:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8007772:	4b19      	ldr	r3, [pc, #100]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007774:	2200      	movs	r2, #0
 8007776:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8007778:	4b17      	ldr	r3, [pc, #92]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800777a:	2200      	movs	r2, #0
 800777c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 800777e:	4b16      	ldr	r3, [pc, #88]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007780:	2200      	movs	r2, #0
 8007782:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8007784:	4b14      	ldr	r3, [pc, #80]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007786:	2200      	movs	r2, #0
 8007788:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 32;
 800778a:	4b13      	ldr	r3, [pc, #76]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800778c:	2220      	movs	r2, #32
 800778e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 8007790:	4b11      	ldr	r3, [pc, #68]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007792:	2210      	movs	r2, #16
 8007794:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8007796:	4b10      	ldr	r3, [pc, #64]	; (80077d8 <MX_SAI1_Init+0xb0>)
 8007798:	2200      	movs	r2, #0
 800779a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800779c:	4b0e      	ldr	r3, [pc, #56]	; (80077d8 <MX_SAI1_Init+0xb0>)
 800779e:	2200      	movs	r2, #0
 80077a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80077a2:	4b0d      	ldr	r3, [pc, #52]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077a4:	2200      	movs	r2, #0
 80077a6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80077a8:	4b0b      	ldr	r3, [pc, #44]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80077ae:	4b0a      	ldr	r3, [pc, #40]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 80077b4:	4b08      	ldr	r3, [pc, #32]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077b6:	2202      	movs	r2, #2
 80077b8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 80077ba:	4b07      	ldr	r3, [pc, #28]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077bc:	2203      	movs	r2, #3
 80077be:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80077c0:	4805      	ldr	r0, [pc, #20]	; (80077d8 <MX_SAI1_Init+0xb0>)
 80077c2:	f7fe fd6b 	bl	800629c <HAL_SAI_Init>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <MX_SAI1_Init+0xac>
  {
    _Error_Handler(__FILE__, __LINE__);
 80077cc:	2152      	movs	r1, #82	; 0x52
 80077ce:	4804      	ldr	r0, [pc, #16]	; (80077e0 <MX_SAI1_Init+0xb8>)
 80077d0:	f7ff ff42 	bl	8007658 <_Error_Handler>
  }

}
 80077d4:	bf00      	nop
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	200047ec 	.word	0x200047ec
 80077dc:	40015404 	.word	0x40015404
 80077e0:	0800848c 	.word	0x0800848c

080077e4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b088      	sub	sp, #32
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a33      	ldr	r2, [pc, #204]	; (80078c0 <HAL_SAI_MspInit+0xdc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d160      	bne.n	80078b8 <HAL_SAI_MspInit+0xd4>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80077f6:	4b33      	ldr	r3, [pc, #204]	; (80078c4 <HAL_SAI_MspInit+0xe0>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d113      	bne.n	8007826 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80077fe:	4a32      	ldr	r2, [pc, #200]	; (80078c8 <HAL_SAI_MspInit+0xe4>)
 8007800:	4b31      	ldr	r3, [pc, #196]	; (80078c8 <HAL_SAI_MspInit+0xe4>)
 8007802:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007804:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007808:	6613      	str	r3, [r2, #96]	; 0x60
 800780a:	4b2f      	ldr	r3, [pc, #188]	; (80078c8 <HAL_SAI_MspInit+0xe4>)
 800780c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800780e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007812:	60bb      	str	r3, [r7, #8]
 8007814:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 0, 0);
 8007816:	2200      	movs	r2, #0
 8007818:	2100      	movs	r1, #0
 800781a:	204a      	movs	r0, #74	; 0x4a
 800781c:	f7fa f9f9 	bl	8001c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8007820:	204a      	movs	r0, #74	; 0x4a
 8007822:	f7fa fa12 	bl	8001c4a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8007826:	4b27      	ldr	r3, [pc, #156]	; (80078c4 <HAL_SAI_MspInit+0xe0>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3301      	adds	r3, #1
 800782c:	4a25      	ldr	r2, [pc, #148]	; (80078c4 <HAL_SAI_MspInit+0xe0>)
 800782e:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8007830:	2374      	movs	r3, #116	; 0x74
 8007832:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007834:	2302      	movs	r3, #2
 8007836:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007838:	2300      	movs	r3, #0
 800783a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800783c:	2300      	movs	r3, #0
 800783e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8007840:	230d      	movs	r3, #13
 8007842:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007844:	f107 030c 	add.w	r3, r7, #12
 8007848:	4619      	mov	r1, r3
 800784a:	4820      	ldr	r0, [pc, #128]	; (80078cc <HAL_SAI_MspInit+0xe8>)
 800784c:	f7fb f808 	bl	8002860 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA2_Channel1;
 8007850:	4b1f      	ldr	r3, [pc, #124]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007852:	4a20      	ldr	r2, [pc, #128]	; (80078d4 <HAL_SAI_MspInit+0xf0>)
 8007854:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8007856:	4b1e      	ldr	r3, [pc, #120]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007858:	2201      	movs	r2, #1
 800785a:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800785c:	4b1c      	ldr	r3, [pc, #112]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 800785e:	2210      	movs	r2, #16
 8007860:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8007862:	4b1b      	ldr	r3, [pc, #108]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007864:	2200      	movs	r2, #0
 8007866:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8007868:	4b19      	ldr	r3, [pc, #100]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 800786a:	2280      	movs	r2, #128	; 0x80
 800786c:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800786e:	4b18      	ldr	r3, [pc, #96]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007870:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007874:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007876:	4b16      	ldr	r3, [pc, #88]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007878:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800787c:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 800787e:	4b14      	ldr	r3, [pc, #80]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007880:	2220      	movs	r2, #32
 8007882:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8007884:	4b12      	ldr	r3, [pc, #72]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 8007886:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800788a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 800788c:	4810      	ldr	r0, [pc, #64]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 800788e:	f7fa fd87 	bl	80023a0 <HAL_DMA_Init>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d003      	beq.n	80078a0 <HAL_SAI_MspInit+0xbc>
    {
      _Error_Handler(__FILE__, __LINE__);
 8007898:	2184      	movs	r1, #132	; 0x84
 800789a:	480f      	ldr	r0, [pc, #60]	; (80078d8 <HAL_SAI_MspInit+0xf4>)
 800789c:	f7ff fedc 	bl	8007658 <_Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a0b      	ldr	r2, [pc, #44]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 80078a4:	671a      	str	r2, [r3, #112]	; 0x70
 80078a6:	4a0a      	ldr	r2, [pc, #40]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a08      	ldr	r2, [pc, #32]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 80078b0:	66da      	str	r2, [r3, #108]	; 0x6c
 80078b2:	4a07      	ldr	r2, [pc, #28]	; (80078d0 <HAL_SAI_MspInit+0xec>)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6293      	str	r3, [r2, #40]	; 0x28
    }
}
 80078b8:	bf00      	nop
 80078ba:	3720      	adds	r7, #32
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	40015404 	.word	0x40015404
 80078c4:	2000015c 	.word	0x2000015c
 80078c8:	40021000 	.word	0x40021000
 80078cc:	48001000 	.word	0x48001000
 80078d0:	200047a4 	.word	0x200047a4
 80078d4:	40020408 	.word	0x40020408
 80078d8:	0800848c 	.word	0x0800848c

080078dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b082      	sub	sp, #8
 80078e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80078e2:	4a24      	ldr	r2, [pc, #144]	; (8007974 <HAL_MspInit+0x98>)
 80078e4:	4b23      	ldr	r3, [pc, #140]	; (8007974 <HAL_MspInit+0x98>)
 80078e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078e8:	f043 0301 	orr.w	r3, r3, #1
 80078ec:	6613      	str	r3, [r2, #96]	; 0x60
 80078ee:	4b21      	ldr	r3, [pc, #132]	; (8007974 <HAL_MspInit+0x98>)
 80078f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	607b      	str	r3, [r7, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80078fa:	4a1e      	ldr	r2, [pc, #120]	; (8007974 <HAL_MspInit+0x98>)
 80078fc:	4b1d      	ldr	r3, [pc, #116]	; (8007974 <HAL_MspInit+0x98>)
 80078fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007904:	6593      	str	r3, [r2, #88]	; 0x58
 8007906:	4b1b      	ldr	r3, [pc, #108]	; (8007974 <HAL_MspInit+0x98>)
 8007908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800790a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800790e:	603b      	str	r3, [r7, #0]
 8007910:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007912:	2003      	movs	r0, #3
 8007914:	f7fa f972 	bl	8001bfc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007918:	2200      	movs	r2, #0
 800791a:	2100      	movs	r1, #0
 800791c:	f06f 000b 	mvn.w	r0, #11
 8007920:	f7fa f977 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8007924:	2200      	movs	r2, #0
 8007926:	2100      	movs	r1, #0
 8007928:	f06f 000a 	mvn.w	r0, #10
 800792c:	f7fa f971 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8007930:	2200      	movs	r2, #0
 8007932:	2100      	movs	r1, #0
 8007934:	f06f 0009 	mvn.w	r0, #9
 8007938:	f7fa f96b 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800793c:	2200      	movs	r2, #0
 800793e:	2100      	movs	r1, #0
 8007940:	f06f 0004 	mvn.w	r0, #4
 8007944:	f7fa f965 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8007948:	2200      	movs	r2, #0
 800794a:	2100      	movs	r1, #0
 800794c:	f06f 0003 	mvn.w	r0, #3
 8007950:	f7fa f95f 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8007954:	2200      	movs	r2, #0
 8007956:	2100      	movs	r1, #0
 8007958:	f06f 0001 	mvn.w	r0, #1
 800795c:	f7fa f959 	bl	8001c12 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007960:	2200      	movs	r2, #0
 8007962:	2100      	movs	r1, #0
 8007964:	f04f 30ff 	mov.w	r0, #4294967295
 8007968:	f7fa f953 	bl	8001c12 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800796c:	bf00      	nop
 800796e:	3708      	adds	r7, #8
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	40021000 	.word	0x40021000

08007978 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800797c:	bf00      	nop
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr

08007986 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8007986:	b480      	push	{r7}
 8007988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800798a:	e7fe      	b.n	800798a <HardFault_Handler+0x4>

0800798c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800798c:	b480      	push	{r7}
 800798e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007990:	e7fe      	b.n	8007990 <MemManage_Handler+0x4>

08007992 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8007992:	b480      	push	{r7}
 8007994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007996:	e7fe      	b.n	8007996 <BusFault_Handler+0x4>

08007998 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8007998:	b480      	push	{r7}
 800799a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800799c:	e7fe      	b.n	800799c <UsageFault_Handler+0x4>

0800799e <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 800799e:	b480      	push	{r7}
 80079a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80079a2:	bf00      	nop
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80079b0:	bf00      	nop
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80079ba:	b480      	push	{r7}
 80079bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80079be:	bf00      	nop
 80079c0:	46bd      	mov	sp, r7
 80079c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c6:	4770      	bx	lr

080079c8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80079cc:	f7f9 fffa 	bl	80019c4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80079d0:	f7fa f980 	bl	8001cd4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80079d4:	bf00      	nop
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80079dc:	2001      	movs	r0, #1
 80079de:	f7fb f9fb 	bl	8002dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80079e2:	bf00      	nop
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <EXTI1_IRQHandler>:

/**
* @brief This function handles EXTI line1 interrupt.
*/
void EXTI1_IRQHandler(void)
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80079ea:	2002      	movs	r0, #2
 80079ec:	f7fb f9f4 	bl	8002dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80079f0:	bf00      	nop
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <EXTI2_IRQHandler>:

/**
* @brief This function handles EXTI line2 interrupt.
*/
void EXTI2_IRQHandler(void)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80079f8:	2004      	movs	r0, #4
 80079fa:	f7fb f9ed 	bl	8002dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80079fe:	bf00      	nop
 8007a00:	bd80      	pop	{r7, pc}

08007a02 <EXTI3_IRQHandler>:

/**
* @brief This function handles EXTI line3 interrupt.
*/
void EXTI3_IRQHandler(void)
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8007a06:	2008      	movs	r0, #8
 8007a08:	f7fb f9e6 	bl	8002dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8007a0c:	bf00      	nop
 8007a0e:	bd80      	pop	{r7, pc}

08007a10 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8007a14:	2020      	movs	r0, #32
 8007a16:	f7fb f9df 	bl	8002dd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8007a1a:	bf00      	nop
 8007a1c:	bd80      	pop	{r7, pc}
	...

08007a20 <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8007a24:	4802      	ldr	r0, [pc, #8]	; (8007a30 <DMA2_Channel1_IRQHandler+0x10>)
 8007a26:	f7fa fe4a 	bl	80026be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8007a2a:	bf00      	nop
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	200047a4 	.word	0x200047a4

08007a34 <QUADSPI_IRQHandler>:

/**
* @brief This function handles QUADSPI global interrupt.
*/
void QUADSPI_IRQHandler(void)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8007a38:	4802      	ldr	r0, [pc, #8]	; (8007a44 <QUADSPI_IRQHandler+0x10>)
 8007a3a:	f7fc fa11 	bl	8003e60 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 8007a3e:	bf00      	nop
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	20004760 	.word	0x20004760

08007a48 <SAI1_IRQHandler>:

/**
* @brief This function handles SAI1 global interrupt.
*/
void SAI1_IRQHandler(void)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8007a4c:	4802      	ldr	r0, [pc, #8]	; (8007a58 <SAI1_IRQHandler+0x10>)
 8007a4e:	f7fe fea1 	bl	8006794 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8007a52:	bf00      	nop
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	200047ec 	.word	0x200047ec

08007a5c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007a5c:	b480      	push	{r7}
 8007a5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007a60:	4a17      	ldr	r2, [pc, #92]	; (8007ac0 <SystemInit+0x64>)
 8007a62:	4b17      	ldr	r3, [pc, #92]	; (8007ac0 <SystemInit+0x64>)
 8007a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007a6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007a70:	4a14      	ldr	r2, [pc, #80]	; (8007ac4 <SystemInit+0x68>)
 8007a72:	4b14      	ldr	r3, [pc, #80]	; (8007ac4 <SystemInit+0x68>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f043 0301 	orr.w	r3, r3, #1
 8007a7a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007a7c:	4b11      	ldr	r3, [pc, #68]	; (8007ac4 <SystemInit+0x68>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8007a82:	4a10      	ldr	r2, [pc, #64]	; (8007ac4 <SystemInit+0x68>)
 8007a84:	4b0f      	ldr	r3, [pc, #60]	; (8007ac4 <SystemInit+0x68>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007a8c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007a90:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8007a92:	4b0c      	ldr	r3, [pc, #48]	; (8007ac4 <SystemInit+0x68>)
 8007a94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007a98:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007a9a:	4a0a      	ldr	r2, [pc, #40]	; (8007ac4 <SystemInit+0x68>)
 8007a9c:	4b09      	ldr	r3, [pc, #36]	; (8007ac4 <SystemInit+0x68>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007aa4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8007aa6:	4b07      	ldr	r3, [pc, #28]	; (8007ac4 <SystemInit+0x68>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007aac:	4b04      	ldr	r3, [pc, #16]	; (8007ac0 <SystemInit+0x64>)
 8007aae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007ab2:	609a      	str	r2, [r3, #8]
#endif
}
 8007ab4:	bf00      	nop
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	e000ed00 	.word	0xe000ed00
 8007ac4:	40021000 	.word	0x40021000

08007ac8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007ac8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007b00 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007acc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007ace:	e003      	b.n	8007ad8 <LoopCopyDataInit>

08007ad0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007ad0:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8007ad2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8007ad4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8007ad6:	3104      	adds	r1, #4

08007ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007ad8:	480b      	ldr	r0, [pc, #44]	; (8007b08 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007ada:	4b0c      	ldr	r3, [pc, #48]	; (8007b0c <LoopForever+0xe>)
	adds	r2, r0, r1
 8007adc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007ade:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007ae0:	d3f6      	bcc.n	8007ad0 <CopyDataInit>
	ldr	r2, =_sbss
 8007ae2:	4a0b      	ldr	r2, [pc, #44]	; (8007b10 <LoopForever+0x12>)
	b	LoopFillZerobss
 8007ae4:	e002      	b.n	8007aec <LoopFillZerobss>

08007ae6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8007ae6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007ae8:	f842 3b04 	str.w	r3, [r2], #4

08007aec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007aec:	4b09      	ldr	r3, [pc, #36]	; (8007b14 <LoopForever+0x16>)
	cmp	r2, r3
 8007aee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007af0:	d3f9      	bcc.n	8007ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007af2:	f7ff ffb3 	bl	8007a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007af6:	f000 f811 	bl	8007b1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007afa:	f7ff fa2b 	bl	8006f54 <main>

08007afe <LoopForever>:

LoopForever:
    b LoopForever
 8007afe:	e7fe      	b.n	8007afe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007b00:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8007b04:	08008568 	.word	0x08008568
	ldr	r0, =_sdata
 8007b08:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007b0c:	200000b0 	.word	0x200000b0
	ldr	r2, =_sbss
 8007b10:	200000b0 	.word	0x200000b0
	ldr	r3, = _ebss
 8007b14:	20004874 	.word	0x20004874

08007b18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007b18:	e7fe      	b.n	8007b18 <ADC1_2_IRQHandler>
	...

08007b1c <__libc_init_array>:
 8007b1c:	b570      	push	{r4, r5, r6, lr}
 8007b1e:	4e0d      	ldr	r6, [pc, #52]	; (8007b54 <__libc_init_array+0x38>)
 8007b20:	4c0d      	ldr	r4, [pc, #52]	; (8007b58 <__libc_init_array+0x3c>)
 8007b22:	1ba4      	subs	r4, r4, r6
 8007b24:	10a4      	asrs	r4, r4, #2
 8007b26:	2500      	movs	r5, #0
 8007b28:	42a5      	cmp	r5, r4
 8007b2a:	d109      	bne.n	8007b40 <__libc_init_array+0x24>
 8007b2c:	4e0b      	ldr	r6, [pc, #44]	; (8007b5c <__libc_init_array+0x40>)
 8007b2e:	4c0c      	ldr	r4, [pc, #48]	; (8007b60 <__libc_init_array+0x44>)
 8007b30:	f000 fc4c 	bl	80083cc <_init>
 8007b34:	1ba4      	subs	r4, r4, r6
 8007b36:	10a4      	asrs	r4, r4, #2
 8007b38:	2500      	movs	r5, #0
 8007b3a:	42a5      	cmp	r5, r4
 8007b3c:	d105      	bne.n	8007b4a <__libc_init_array+0x2e>
 8007b3e:	bd70      	pop	{r4, r5, r6, pc}
 8007b40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b44:	4798      	blx	r3
 8007b46:	3501      	adds	r5, #1
 8007b48:	e7ee      	b.n	8007b28 <__libc_init_array+0xc>
 8007b4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007b4e:	4798      	blx	r3
 8007b50:	3501      	adds	r5, #1
 8007b52:	e7f2      	b.n	8007b3a <__libc_init_array+0x1e>
 8007b54:	08008560 	.word	0x08008560
 8007b58:	08008560 	.word	0x08008560
 8007b5c:	08008560 	.word	0x08008560
 8007b60:	08008564 	.word	0x08008564

08007b64 <memset>:
 8007b64:	4402      	add	r2, r0
 8007b66:	4603      	mov	r3, r0
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d100      	bne.n	8007b6e <memset+0xa>
 8007b6c:	4770      	bx	lr
 8007b6e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b72:	e7f9      	b.n	8007b68 <memset+0x4>

08007b74 <siprintf>:
 8007b74:	b40e      	push	{r1, r2, r3}
 8007b76:	b500      	push	{lr}
 8007b78:	b09c      	sub	sp, #112	; 0x70
 8007b7a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8007b7e:	ab1d      	add	r3, sp, #116	; 0x74
 8007b80:	f8ad 1014 	strh.w	r1, [sp, #20]
 8007b84:	9002      	str	r0, [sp, #8]
 8007b86:	9006      	str	r0, [sp, #24]
 8007b88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b8c:	480a      	ldr	r0, [pc, #40]	; (8007bb8 <siprintf+0x44>)
 8007b8e:	9104      	str	r1, [sp, #16]
 8007b90:	9107      	str	r1, [sp, #28]
 8007b92:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007b96:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b9a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8007b9e:	6800      	ldr	r0, [r0, #0]
 8007ba0:	9301      	str	r3, [sp, #4]
 8007ba2:	a902      	add	r1, sp, #8
 8007ba4:	f000 f866 	bl	8007c74 <_svfiprintf_r>
 8007ba8:	9b02      	ldr	r3, [sp, #8]
 8007baa:	2200      	movs	r2, #0
 8007bac:	701a      	strb	r2, [r3, #0]
 8007bae:	b01c      	add	sp, #112	; 0x70
 8007bb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bb4:	b003      	add	sp, #12
 8007bb6:	4770      	bx	lr
 8007bb8:	2000004c 	.word	0x2000004c

08007bbc <__ssputs_r>:
 8007bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc0:	688e      	ldr	r6, [r1, #8]
 8007bc2:	429e      	cmp	r6, r3
 8007bc4:	4682      	mov	sl, r0
 8007bc6:	460c      	mov	r4, r1
 8007bc8:	4691      	mov	r9, r2
 8007bca:	4698      	mov	r8, r3
 8007bcc:	d835      	bhi.n	8007c3a <__ssputs_r+0x7e>
 8007bce:	898a      	ldrh	r2, [r1, #12]
 8007bd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007bd4:	d031      	beq.n	8007c3a <__ssputs_r+0x7e>
 8007bd6:	6825      	ldr	r5, [r4, #0]
 8007bd8:	6909      	ldr	r1, [r1, #16]
 8007bda:	1a6f      	subs	r7, r5, r1
 8007bdc:	6965      	ldr	r5, [r4, #20]
 8007bde:	2302      	movs	r3, #2
 8007be0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007be4:	fb95 f5f3 	sdiv	r5, r5, r3
 8007be8:	f108 0301 	add.w	r3, r8, #1
 8007bec:	443b      	add	r3, r7
 8007bee:	429d      	cmp	r5, r3
 8007bf0:	bf38      	it	cc
 8007bf2:	461d      	movcc	r5, r3
 8007bf4:	0553      	lsls	r3, r2, #21
 8007bf6:	d531      	bpl.n	8007c5c <__ssputs_r+0xa0>
 8007bf8:	4629      	mov	r1, r5
 8007bfa:	f000 fb39 	bl	8008270 <_malloc_r>
 8007bfe:	4606      	mov	r6, r0
 8007c00:	b950      	cbnz	r0, 8007c18 <__ssputs_r+0x5c>
 8007c02:	230c      	movs	r3, #12
 8007c04:	f8ca 3000 	str.w	r3, [sl]
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c0e:	81a3      	strh	r3, [r4, #12]
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295
 8007c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c18:	463a      	mov	r2, r7
 8007c1a:	6921      	ldr	r1, [r4, #16]
 8007c1c:	f000 fab4 	bl	8008188 <memcpy>
 8007c20:	89a3      	ldrh	r3, [r4, #12]
 8007c22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c2a:	81a3      	strh	r3, [r4, #12]
 8007c2c:	6126      	str	r6, [r4, #16]
 8007c2e:	6165      	str	r5, [r4, #20]
 8007c30:	443e      	add	r6, r7
 8007c32:	1bed      	subs	r5, r5, r7
 8007c34:	6026      	str	r6, [r4, #0]
 8007c36:	60a5      	str	r5, [r4, #8]
 8007c38:	4646      	mov	r6, r8
 8007c3a:	4546      	cmp	r6, r8
 8007c3c:	bf28      	it	cs
 8007c3e:	4646      	movcs	r6, r8
 8007c40:	4632      	mov	r2, r6
 8007c42:	4649      	mov	r1, r9
 8007c44:	6820      	ldr	r0, [r4, #0]
 8007c46:	f000 faaa 	bl	800819e <memmove>
 8007c4a:	68a3      	ldr	r3, [r4, #8]
 8007c4c:	1b9b      	subs	r3, r3, r6
 8007c4e:	60a3      	str	r3, [r4, #8]
 8007c50:	6823      	ldr	r3, [r4, #0]
 8007c52:	441e      	add	r6, r3
 8007c54:	6026      	str	r6, [r4, #0]
 8007c56:	2000      	movs	r0, #0
 8007c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c5c:	462a      	mov	r2, r5
 8007c5e:	f000 fb65 	bl	800832c <_realloc_r>
 8007c62:	4606      	mov	r6, r0
 8007c64:	2800      	cmp	r0, #0
 8007c66:	d1e1      	bne.n	8007c2c <__ssputs_r+0x70>
 8007c68:	6921      	ldr	r1, [r4, #16]
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	f000 fab2 	bl	80081d4 <_free_r>
 8007c70:	e7c7      	b.n	8007c02 <__ssputs_r+0x46>
	...

08007c74 <_svfiprintf_r>:
 8007c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	b09d      	sub	sp, #116	; 0x74
 8007c7a:	4680      	mov	r8, r0
 8007c7c:	9303      	str	r3, [sp, #12]
 8007c7e:	898b      	ldrh	r3, [r1, #12]
 8007c80:	061c      	lsls	r4, r3, #24
 8007c82:	460d      	mov	r5, r1
 8007c84:	4616      	mov	r6, r2
 8007c86:	d50f      	bpl.n	8007ca8 <_svfiprintf_r+0x34>
 8007c88:	690b      	ldr	r3, [r1, #16]
 8007c8a:	b96b      	cbnz	r3, 8007ca8 <_svfiprintf_r+0x34>
 8007c8c:	2140      	movs	r1, #64	; 0x40
 8007c8e:	f000 faef 	bl	8008270 <_malloc_r>
 8007c92:	6028      	str	r0, [r5, #0]
 8007c94:	6128      	str	r0, [r5, #16]
 8007c96:	b928      	cbnz	r0, 8007ca4 <_svfiprintf_r+0x30>
 8007c98:	230c      	movs	r3, #12
 8007c9a:	f8c8 3000 	str.w	r3, [r8]
 8007c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca2:	e0c5      	b.n	8007e30 <_svfiprintf_r+0x1bc>
 8007ca4:	2340      	movs	r3, #64	; 0x40
 8007ca6:	616b      	str	r3, [r5, #20]
 8007ca8:	2300      	movs	r3, #0
 8007caa:	9309      	str	r3, [sp, #36]	; 0x24
 8007cac:	2320      	movs	r3, #32
 8007cae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cb2:	2330      	movs	r3, #48	; 0x30
 8007cb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007cb8:	f04f 0b01 	mov.w	fp, #1
 8007cbc:	4637      	mov	r7, r6
 8007cbe:	463c      	mov	r4, r7
 8007cc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d13c      	bne.n	8007d42 <_svfiprintf_r+0xce>
 8007cc8:	ebb7 0a06 	subs.w	sl, r7, r6
 8007ccc:	d00b      	beq.n	8007ce6 <_svfiprintf_r+0x72>
 8007cce:	4653      	mov	r3, sl
 8007cd0:	4632      	mov	r2, r6
 8007cd2:	4629      	mov	r1, r5
 8007cd4:	4640      	mov	r0, r8
 8007cd6:	f7ff ff71 	bl	8007bbc <__ssputs_r>
 8007cda:	3001      	adds	r0, #1
 8007cdc:	f000 80a3 	beq.w	8007e26 <_svfiprintf_r+0x1b2>
 8007ce0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ce2:	4453      	add	r3, sl
 8007ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ce6:	783b      	ldrb	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 809c 	beq.w	8007e26 <_svfiprintf_r+0x1b2>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	9307      	str	r3, [sp, #28]
 8007cf8:	9205      	str	r2, [sp, #20]
 8007cfa:	9306      	str	r3, [sp, #24]
 8007cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d00:	931a      	str	r3, [sp, #104]	; 0x68
 8007d02:	2205      	movs	r2, #5
 8007d04:	7821      	ldrb	r1, [r4, #0]
 8007d06:	4850      	ldr	r0, [pc, #320]	; (8007e48 <_svfiprintf_r+0x1d4>)
 8007d08:	f7f8 fa62 	bl	80001d0 <memchr>
 8007d0c:	1c67      	adds	r7, r4, #1
 8007d0e:	9b04      	ldr	r3, [sp, #16]
 8007d10:	b9d8      	cbnz	r0, 8007d4a <_svfiprintf_r+0xd6>
 8007d12:	06d9      	lsls	r1, r3, #27
 8007d14:	bf44      	itt	mi
 8007d16:	2220      	movmi	r2, #32
 8007d18:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d1c:	071a      	lsls	r2, r3, #28
 8007d1e:	bf44      	itt	mi
 8007d20:	222b      	movmi	r2, #43	; 0x2b
 8007d22:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007d26:	7822      	ldrb	r2, [r4, #0]
 8007d28:	2a2a      	cmp	r2, #42	; 0x2a
 8007d2a:	d016      	beq.n	8007d5a <_svfiprintf_r+0xe6>
 8007d2c:	9a07      	ldr	r2, [sp, #28]
 8007d2e:	2100      	movs	r1, #0
 8007d30:	200a      	movs	r0, #10
 8007d32:	4627      	mov	r7, r4
 8007d34:	3401      	adds	r4, #1
 8007d36:	783b      	ldrb	r3, [r7, #0]
 8007d38:	3b30      	subs	r3, #48	; 0x30
 8007d3a:	2b09      	cmp	r3, #9
 8007d3c:	d951      	bls.n	8007de2 <_svfiprintf_r+0x16e>
 8007d3e:	b1c9      	cbz	r1, 8007d74 <_svfiprintf_r+0x100>
 8007d40:	e011      	b.n	8007d66 <_svfiprintf_r+0xf2>
 8007d42:	2b25      	cmp	r3, #37	; 0x25
 8007d44:	d0c0      	beq.n	8007cc8 <_svfiprintf_r+0x54>
 8007d46:	4627      	mov	r7, r4
 8007d48:	e7b9      	b.n	8007cbe <_svfiprintf_r+0x4a>
 8007d4a:	4a3f      	ldr	r2, [pc, #252]	; (8007e48 <_svfiprintf_r+0x1d4>)
 8007d4c:	1a80      	subs	r0, r0, r2
 8007d4e:	fa0b f000 	lsl.w	r0, fp, r0
 8007d52:	4318      	orrs	r0, r3
 8007d54:	9004      	str	r0, [sp, #16]
 8007d56:	463c      	mov	r4, r7
 8007d58:	e7d3      	b.n	8007d02 <_svfiprintf_r+0x8e>
 8007d5a:	9a03      	ldr	r2, [sp, #12]
 8007d5c:	1d11      	adds	r1, r2, #4
 8007d5e:	6812      	ldr	r2, [r2, #0]
 8007d60:	9103      	str	r1, [sp, #12]
 8007d62:	2a00      	cmp	r2, #0
 8007d64:	db01      	blt.n	8007d6a <_svfiprintf_r+0xf6>
 8007d66:	9207      	str	r2, [sp, #28]
 8007d68:	e004      	b.n	8007d74 <_svfiprintf_r+0x100>
 8007d6a:	4252      	negs	r2, r2
 8007d6c:	f043 0302 	orr.w	r3, r3, #2
 8007d70:	9207      	str	r2, [sp, #28]
 8007d72:	9304      	str	r3, [sp, #16]
 8007d74:	783b      	ldrb	r3, [r7, #0]
 8007d76:	2b2e      	cmp	r3, #46	; 0x2e
 8007d78:	d10e      	bne.n	8007d98 <_svfiprintf_r+0x124>
 8007d7a:	787b      	ldrb	r3, [r7, #1]
 8007d7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007d7e:	f107 0101 	add.w	r1, r7, #1
 8007d82:	d132      	bne.n	8007dea <_svfiprintf_r+0x176>
 8007d84:	9b03      	ldr	r3, [sp, #12]
 8007d86:	1d1a      	adds	r2, r3, #4
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	9203      	str	r2, [sp, #12]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	bfb8      	it	lt
 8007d90:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d94:	3702      	adds	r7, #2
 8007d96:	9305      	str	r3, [sp, #20]
 8007d98:	4c2c      	ldr	r4, [pc, #176]	; (8007e4c <_svfiprintf_r+0x1d8>)
 8007d9a:	7839      	ldrb	r1, [r7, #0]
 8007d9c:	2203      	movs	r2, #3
 8007d9e:	4620      	mov	r0, r4
 8007da0:	f7f8 fa16 	bl	80001d0 <memchr>
 8007da4:	b138      	cbz	r0, 8007db6 <_svfiprintf_r+0x142>
 8007da6:	2340      	movs	r3, #64	; 0x40
 8007da8:	1b00      	subs	r0, r0, r4
 8007daa:	fa03 f000 	lsl.w	r0, r3, r0
 8007dae:	9b04      	ldr	r3, [sp, #16]
 8007db0:	4303      	orrs	r3, r0
 8007db2:	9304      	str	r3, [sp, #16]
 8007db4:	3701      	adds	r7, #1
 8007db6:	7839      	ldrb	r1, [r7, #0]
 8007db8:	4825      	ldr	r0, [pc, #148]	; (8007e50 <_svfiprintf_r+0x1dc>)
 8007dba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dbe:	2206      	movs	r2, #6
 8007dc0:	1c7e      	adds	r6, r7, #1
 8007dc2:	f7f8 fa05 	bl	80001d0 <memchr>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d035      	beq.n	8007e36 <_svfiprintf_r+0x1c2>
 8007dca:	4b22      	ldr	r3, [pc, #136]	; (8007e54 <_svfiprintf_r+0x1e0>)
 8007dcc:	b9fb      	cbnz	r3, 8007e0e <_svfiprintf_r+0x19a>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	3307      	adds	r3, #7
 8007dd2:	f023 0307 	bic.w	r3, r3, #7
 8007dd6:	3308      	adds	r3, #8
 8007dd8:	9303      	str	r3, [sp, #12]
 8007dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ddc:	444b      	add	r3, r9
 8007dde:	9309      	str	r3, [sp, #36]	; 0x24
 8007de0:	e76c      	b.n	8007cbc <_svfiprintf_r+0x48>
 8007de2:	fb00 3202 	mla	r2, r0, r2, r3
 8007de6:	2101      	movs	r1, #1
 8007de8:	e7a3      	b.n	8007d32 <_svfiprintf_r+0xbe>
 8007dea:	2300      	movs	r3, #0
 8007dec:	9305      	str	r3, [sp, #20]
 8007dee:	4618      	mov	r0, r3
 8007df0:	240a      	movs	r4, #10
 8007df2:	460f      	mov	r7, r1
 8007df4:	3101      	adds	r1, #1
 8007df6:	783a      	ldrb	r2, [r7, #0]
 8007df8:	3a30      	subs	r2, #48	; 0x30
 8007dfa:	2a09      	cmp	r2, #9
 8007dfc:	d903      	bls.n	8007e06 <_svfiprintf_r+0x192>
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d0ca      	beq.n	8007d98 <_svfiprintf_r+0x124>
 8007e02:	9005      	str	r0, [sp, #20]
 8007e04:	e7c8      	b.n	8007d98 <_svfiprintf_r+0x124>
 8007e06:	fb04 2000 	mla	r0, r4, r0, r2
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e7f1      	b.n	8007df2 <_svfiprintf_r+0x17e>
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462a      	mov	r2, r5
 8007e14:	4b10      	ldr	r3, [pc, #64]	; (8007e58 <_svfiprintf_r+0x1e4>)
 8007e16:	a904      	add	r1, sp, #16
 8007e18:	4640      	mov	r0, r8
 8007e1a:	f3af 8000 	nop.w
 8007e1e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007e22:	4681      	mov	r9, r0
 8007e24:	d1d9      	bne.n	8007dda <_svfiprintf_r+0x166>
 8007e26:	89ab      	ldrh	r3, [r5, #12]
 8007e28:	065b      	lsls	r3, r3, #25
 8007e2a:	f53f af38 	bmi.w	8007c9e <_svfiprintf_r+0x2a>
 8007e2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e30:	b01d      	add	sp, #116	; 0x74
 8007e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e36:	ab03      	add	r3, sp, #12
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	462a      	mov	r2, r5
 8007e3c:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <_svfiprintf_r+0x1e4>)
 8007e3e:	a904      	add	r1, sp, #16
 8007e40:	4640      	mov	r0, r8
 8007e42:	f000 f881 	bl	8007f48 <_printf_i>
 8007e46:	e7ea      	b.n	8007e1e <_svfiprintf_r+0x1aa>
 8007e48:	0800852c 	.word	0x0800852c
 8007e4c:	08008532 	.word	0x08008532
 8007e50:	08008536 	.word	0x08008536
 8007e54:	00000000 	.word	0x00000000
 8007e58:	08007bbd 	.word	0x08007bbd

08007e5c <_printf_common>:
 8007e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e60:	4691      	mov	r9, r2
 8007e62:	461f      	mov	r7, r3
 8007e64:	688a      	ldr	r2, [r1, #8]
 8007e66:	690b      	ldr	r3, [r1, #16]
 8007e68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	bfb8      	it	lt
 8007e70:	4613      	movlt	r3, r2
 8007e72:	f8c9 3000 	str.w	r3, [r9]
 8007e76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007e7a:	4606      	mov	r6, r0
 8007e7c:	460c      	mov	r4, r1
 8007e7e:	b112      	cbz	r2, 8007e86 <_printf_common+0x2a>
 8007e80:	3301      	adds	r3, #1
 8007e82:	f8c9 3000 	str.w	r3, [r9]
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	0699      	lsls	r1, r3, #26
 8007e8a:	bf42      	ittt	mi
 8007e8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007e90:	3302      	addmi	r3, #2
 8007e92:	f8c9 3000 	strmi.w	r3, [r9]
 8007e96:	6825      	ldr	r5, [r4, #0]
 8007e98:	f015 0506 	ands.w	r5, r5, #6
 8007e9c:	d107      	bne.n	8007eae <_printf_common+0x52>
 8007e9e:	f104 0a19 	add.w	sl, r4, #25
 8007ea2:	68e3      	ldr	r3, [r4, #12]
 8007ea4:	f8d9 2000 	ldr.w	r2, [r9]
 8007ea8:	1a9b      	subs	r3, r3, r2
 8007eaa:	429d      	cmp	r5, r3
 8007eac:	db29      	blt.n	8007f02 <_printf_common+0xa6>
 8007eae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007eb2:	6822      	ldr	r2, [r4, #0]
 8007eb4:	3300      	adds	r3, #0
 8007eb6:	bf18      	it	ne
 8007eb8:	2301      	movne	r3, #1
 8007eba:	0692      	lsls	r2, r2, #26
 8007ebc:	d42e      	bmi.n	8007f1c <_printf_common+0xc0>
 8007ebe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ec2:	4639      	mov	r1, r7
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	47c0      	blx	r8
 8007ec8:	3001      	adds	r0, #1
 8007eca:	d021      	beq.n	8007f10 <_printf_common+0xb4>
 8007ecc:	6823      	ldr	r3, [r4, #0]
 8007ece:	68e5      	ldr	r5, [r4, #12]
 8007ed0:	f8d9 2000 	ldr.w	r2, [r9]
 8007ed4:	f003 0306 	and.w	r3, r3, #6
 8007ed8:	2b04      	cmp	r3, #4
 8007eda:	bf08      	it	eq
 8007edc:	1aad      	subeq	r5, r5, r2
 8007ede:	68a3      	ldr	r3, [r4, #8]
 8007ee0:	6922      	ldr	r2, [r4, #16]
 8007ee2:	bf0c      	ite	eq
 8007ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ee8:	2500      	movne	r5, #0
 8007eea:	4293      	cmp	r3, r2
 8007eec:	bfc4      	itt	gt
 8007eee:	1a9b      	subgt	r3, r3, r2
 8007ef0:	18ed      	addgt	r5, r5, r3
 8007ef2:	f04f 0900 	mov.w	r9, #0
 8007ef6:	341a      	adds	r4, #26
 8007ef8:	454d      	cmp	r5, r9
 8007efa:	d11b      	bne.n	8007f34 <_printf_common+0xd8>
 8007efc:	2000      	movs	r0, #0
 8007efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f02:	2301      	movs	r3, #1
 8007f04:	4652      	mov	r2, sl
 8007f06:	4639      	mov	r1, r7
 8007f08:	4630      	mov	r0, r6
 8007f0a:	47c0      	blx	r8
 8007f0c:	3001      	adds	r0, #1
 8007f0e:	d103      	bne.n	8007f18 <_printf_common+0xbc>
 8007f10:	f04f 30ff 	mov.w	r0, #4294967295
 8007f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f18:	3501      	adds	r5, #1
 8007f1a:	e7c2      	b.n	8007ea2 <_printf_common+0x46>
 8007f1c:	18e1      	adds	r1, r4, r3
 8007f1e:	1c5a      	adds	r2, r3, #1
 8007f20:	2030      	movs	r0, #48	; 0x30
 8007f22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f26:	4422      	add	r2, r4
 8007f28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f30:	3302      	adds	r3, #2
 8007f32:	e7c4      	b.n	8007ebe <_printf_common+0x62>
 8007f34:	2301      	movs	r3, #1
 8007f36:	4622      	mov	r2, r4
 8007f38:	4639      	mov	r1, r7
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	47c0      	blx	r8
 8007f3e:	3001      	adds	r0, #1
 8007f40:	d0e6      	beq.n	8007f10 <_printf_common+0xb4>
 8007f42:	f109 0901 	add.w	r9, r9, #1
 8007f46:	e7d7      	b.n	8007ef8 <_printf_common+0x9c>

08007f48 <_printf_i>:
 8007f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f4c:	4617      	mov	r7, r2
 8007f4e:	7e0a      	ldrb	r2, [r1, #24]
 8007f50:	b085      	sub	sp, #20
 8007f52:	2a6e      	cmp	r2, #110	; 0x6e
 8007f54:	4698      	mov	r8, r3
 8007f56:	4606      	mov	r6, r0
 8007f58:	460c      	mov	r4, r1
 8007f5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f5c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007f60:	f000 80bc 	beq.w	80080dc <_printf_i+0x194>
 8007f64:	d81a      	bhi.n	8007f9c <_printf_i+0x54>
 8007f66:	2a63      	cmp	r2, #99	; 0x63
 8007f68:	d02e      	beq.n	8007fc8 <_printf_i+0x80>
 8007f6a:	d80a      	bhi.n	8007f82 <_printf_i+0x3a>
 8007f6c:	2a00      	cmp	r2, #0
 8007f6e:	f000 80c8 	beq.w	8008102 <_printf_i+0x1ba>
 8007f72:	2a58      	cmp	r2, #88	; 0x58
 8007f74:	f000 808a 	beq.w	800808c <_printf_i+0x144>
 8007f78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007f7c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007f80:	e02a      	b.n	8007fd8 <_printf_i+0x90>
 8007f82:	2a64      	cmp	r2, #100	; 0x64
 8007f84:	d001      	beq.n	8007f8a <_printf_i+0x42>
 8007f86:	2a69      	cmp	r2, #105	; 0x69
 8007f88:	d1f6      	bne.n	8007f78 <_printf_i+0x30>
 8007f8a:	6821      	ldr	r1, [r4, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007f92:	d023      	beq.n	8007fdc <_printf_i+0x94>
 8007f94:	1d11      	adds	r1, r2, #4
 8007f96:	6019      	str	r1, [r3, #0]
 8007f98:	6813      	ldr	r3, [r2, #0]
 8007f9a:	e027      	b.n	8007fec <_printf_i+0xa4>
 8007f9c:	2a73      	cmp	r2, #115	; 0x73
 8007f9e:	f000 80b4 	beq.w	800810a <_printf_i+0x1c2>
 8007fa2:	d808      	bhi.n	8007fb6 <_printf_i+0x6e>
 8007fa4:	2a6f      	cmp	r2, #111	; 0x6f
 8007fa6:	d02a      	beq.n	8007ffe <_printf_i+0xb6>
 8007fa8:	2a70      	cmp	r2, #112	; 0x70
 8007faa:	d1e5      	bne.n	8007f78 <_printf_i+0x30>
 8007fac:	680a      	ldr	r2, [r1, #0]
 8007fae:	f042 0220 	orr.w	r2, r2, #32
 8007fb2:	600a      	str	r2, [r1, #0]
 8007fb4:	e003      	b.n	8007fbe <_printf_i+0x76>
 8007fb6:	2a75      	cmp	r2, #117	; 0x75
 8007fb8:	d021      	beq.n	8007ffe <_printf_i+0xb6>
 8007fba:	2a78      	cmp	r2, #120	; 0x78
 8007fbc:	d1dc      	bne.n	8007f78 <_printf_i+0x30>
 8007fbe:	2278      	movs	r2, #120	; 0x78
 8007fc0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007fc4:	496e      	ldr	r1, [pc, #440]	; (8008180 <_printf_i+0x238>)
 8007fc6:	e064      	b.n	8008092 <_printf_i+0x14a>
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007fce:	1d11      	adds	r1, r2, #4
 8007fd0:	6019      	str	r1, [r3, #0]
 8007fd2:	6813      	ldr	r3, [r2, #0]
 8007fd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e0a3      	b.n	8008124 <_printf_i+0x1dc>
 8007fdc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007fe0:	f102 0104 	add.w	r1, r2, #4
 8007fe4:	6019      	str	r1, [r3, #0]
 8007fe6:	d0d7      	beq.n	8007f98 <_printf_i+0x50>
 8007fe8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	da03      	bge.n	8007ff8 <_printf_i+0xb0>
 8007ff0:	222d      	movs	r2, #45	; 0x2d
 8007ff2:	425b      	negs	r3, r3
 8007ff4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007ff8:	4962      	ldr	r1, [pc, #392]	; (8008184 <_printf_i+0x23c>)
 8007ffa:	220a      	movs	r2, #10
 8007ffc:	e017      	b.n	800802e <_printf_i+0xe6>
 8007ffe:	6820      	ldr	r0, [r4, #0]
 8008000:	6819      	ldr	r1, [r3, #0]
 8008002:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008006:	d003      	beq.n	8008010 <_printf_i+0xc8>
 8008008:	1d08      	adds	r0, r1, #4
 800800a:	6018      	str	r0, [r3, #0]
 800800c:	680b      	ldr	r3, [r1, #0]
 800800e:	e006      	b.n	800801e <_printf_i+0xd6>
 8008010:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008014:	f101 0004 	add.w	r0, r1, #4
 8008018:	6018      	str	r0, [r3, #0]
 800801a:	d0f7      	beq.n	800800c <_printf_i+0xc4>
 800801c:	880b      	ldrh	r3, [r1, #0]
 800801e:	4959      	ldr	r1, [pc, #356]	; (8008184 <_printf_i+0x23c>)
 8008020:	2a6f      	cmp	r2, #111	; 0x6f
 8008022:	bf14      	ite	ne
 8008024:	220a      	movne	r2, #10
 8008026:	2208      	moveq	r2, #8
 8008028:	2000      	movs	r0, #0
 800802a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800802e:	6865      	ldr	r5, [r4, #4]
 8008030:	60a5      	str	r5, [r4, #8]
 8008032:	2d00      	cmp	r5, #0
 8008034:	f2c0 809c 	blt.w	8008170 <_printf_i+0x228>
 8008038:	6820      	ldr	r0, [r4, #0]
 800803a:	f020 0004 	bic.w	r0, r0, #4
 800803e:	6020      	str	r0, [r4, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d13f      	bne.n	80080c4 <_printf_i+0x17c>
 8008044:	2d00      	cmp	r5, #0
 8008046:	f040 8095 	bne.w	8008174 <_printf_i+0x22c>
 800804a:	4675      	mov	r5, lr
 800804c:	2a08      	cmp	r2, #8
 800804e:	d10b      	bne.n	8008068 <_printf_i+0x120>
 8008050:	6823      	ldr	r3, [r4, #0]
 8008052:	07da      	lsls	r2, r3, #31
 8008054:	d508      	bpl.n	8008068 <_printf_i+0x120>
 8008056:	6923      	ldr	r3, [r4, #16]
 8008058:	6862      	ldr	r2, [r4, #4]
 800805a:	429a      	cmp	r2, r3
 800805c:	bfde      	ittt	le
 800805e:	2330      	movle	r3, #48	; 0x30
 8008060:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008064:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008068:	ebae 0305 	sub.w	r3, lr, r5
 800806c:	6123      	str	r3, [r4, #16]
 800806e:	f8cd 8000 	str.w	r8, [sp]
 8008072:	463b      	mov	r3, r7
 8008074:	aa03      	add	r2, sp, #12
 8008076:	4621      	mov	r1, r4
 8008078:	4630      	mov	r0, r6
 800807a:	f7ff feef 	bl	8007e5c <_printf_common>
 800807e:	3001      	adds	r0, #1
 8008080:	d155      	bne.n	800812e <_printf_i+0x1e6>
 8008082:	f04f 30ff 	mov.w	r0, #4294967295
 8008086:	b005      	add	sp, #20
 8008088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800808c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008090:	493c      	ldr	r1, [pc, #240]	; (8008184 <_printf_i+0x23c>)
 8008092:	6822      	ldr	r2, [r4, #0]
 8008094:	6818      	ldr	r0, [r3, #0]
 8008096:	f012 0f80 	tst.w	r2, #128	; 0x80
 800809a:	f100 0504 	add.w	r5, r0, #4
 800809e:	601d      	str	r5, [r3, #0]
 80080a0:	d001      	beq.n	80080a6 <_printf_i+0x15e>
 80080a2:	6803      	ldr	r3, [r0, #0]
 80080a4:	e002      	b.n	80080ac <_printf_i+0x164>
 80080a6:	0655      	lsls	r5, r2, #25
 80080a8:	d5fb      	bpl.n	80080a2 <_printf_i+0x15a>
 80080aa:	8803      	ldrh	r3, [r0, #0]
 80080ac:	07d0      	lsls	r0, r2, #31
 80080ae:	bf44      	itt	mi
 80080b0:	f042 0220 	orrmi.w	r2, r2, #32
 80080b4:	6022      	strmi	r2, [r4, #0]
 80080b6:	b91b      	cbnz	r3, 80080c0 <_printf_i+0x178>
 80080b8:	6822      	ldr	r2, [r4, #0]
 80080ba:	f022 0220 	bic.w	r2, r2, #32
 80080be:	6022      	str	r2, [r4, #0]
 80080c0:	2210      	movs	r2, #16
 80080c2:	e7b1      	b.n	8008028 <_printf_i+0xe0>
 80080c4:	4675      	mov	r5, lr
 80080c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80080ca:	fb02 3310 	mls	r3, r2, r0, r3
 80080ce:	5ccb      	ldrb	r3, [r1, r3]
 80080d0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80080d4:	4603      	mov	r3, r0
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d1f5      	bne.n	80080c6 <_printf_i+0x17e>
 80080da:	e7b7      	b.n	800804c <_printf_i+0x104>
 80080dc:	6808      	ldr	r0, [r1, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	6949      	ldr	r1, [r1, #20]
 80080e2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80080e6:	d004      	beq.n	80080f2 <_printf_i+0x1aa>
 80080e8:	1d10      	adds	r0, r2, #4
 80080ea:	6018      	str	r0, [r3, #0]
 80080ec:	6813      	ldr	r3, [r2, #0]
 80080ee:	6019      	str	r1, [r3, #0]
 80080f0:	e007      	b.n	8008102 <_printf_i+0x1ba>
 80080f2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80080f6:	f102 0004 	add.w	r0, r2, #4
 80080fa:	6018      	str	r0, [r3, #0]
 80080fc:	6813      	ldr	r3, [r2, #0]
 80080fe:	d0f6      	beq.n	80080ee <_printf_i+0x1a6>
 8008100:	8019      	strh	r1, [r3, #0]
 8008102:	2300      	movs	r3, #0
 8008104:	6123      	str	r3, [r4, #16]
 8008106:	4675      	mov	r5, lr
 8008108:	e7b1      	b.n	800806e <_printf_i+0x126>
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	1d11      	adds	r1, r2, #4
 800810e:	6019      	str	r1, [r3, #0]
 8008110:	6815      	ldr	r5, [r2, #0]
 8008112:	6862      	ldr	r2, [r4, #4]
 8008114:	2100      	movs	r1, #0
 8008116:	4628      	mov	r0, r5
 8008118:	f7f8 f85a 	bl	80001d0 <memchr>
 800811c:	b108      	cbz	r0, 8008122 <_printf_i+0x1da>
 800811e:	1b40      	subs	r0, r0, r5
 8008120:	6060      	str	r0, [r4, #4]
 8008122:	6863      	ldr	r3, [r4, #4]
 8008124:	6123      	str	r3, [r4, #16]
 8008126:	2300      	movs	r3, #0
 8008128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800812c:	e79f      	b.n	800806e <_printf_i+0x126>
 800812e:	6923      	ldr	r3, [r4, #16]
 8008130:	462a      	mov	r2, r5
 8008132:	4639      	mov	r1, r7
 8008134:	4630      	mov	r0, r6
 8008136:	47c0      	blx	r8
 8008138:	3001      	adds	r0, #1
 800813a:	d0a2      	beq.n	8008082 <_printf_i+0x13a>
 800813c:	6823      	ldr	r3, [r4, #0]
 800813e:	079b      	lsls	r3, r3, #30
 8008140:	d507      	bpl.n	8008152 <_printf_i+0x20a>
 8008142:	2500      	movs	r5, #0
 8008144:	f104 0919 	add.w	r9, r4, #25
 8008148:	68e3      	ldr	r3, [r4, #12]
 800814a:	9a03      	ldr	r2, [sp, #12]
 800814c:	1a9b      	subs	r3, r3, r2
 800814e:	429d      	cmp	r5, r3
 8008150:	db05      	blt.n	800815e <_printf_i+0x216>
 8008152:	68e0      	ldr	r0, [r4, #12]
 8008154:	9b03      	ldr	r3, [sp, #12]
 8008156:	4298      	cmp	r0, r3
 8008158:	bfb8      	it	lt
 800815a:	4618      	movlt	r0, r3
 800815c:	e793      	b.n	8008086 <_printf_i+0x13e>
 800815e:	2301      	movs	r3, #1
 8008160:	464a      	mov	r2, r9
 8008162:	4639      	mov	r1, r7
 8008164:	4630      	mov	r0, r6
 8008166:	47c0      	blx	r8
 8008168:	3001      	adds	r0, #1
 800816a:	d08a      	beq.n	8008082 <_printf_i+0x13a>
 800816c:	3501      	adds	r5, #1
 800816e:	e7eb      	b.n	8008148 <_printf_i+0x200>
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1a7      	bne.n	80080c4 <_printf_i+0x17c>
 8008174:	780b      	ldrb	r3, [r1, #0]
 8008176:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800817a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800817e:	e765      	b.n	800804c <_printf_i+0x104>
 8008180:	0800854e 	.word	0x0800854e
 8008184:	0800853d 	.word	0x0800853d

08008188 <memcpy>:
 8008188:	b510      	push	{r4, lr}
 800818a:	1e43      	subs	r3, r0, #1
 800818c:	440a      	add	r2, r1
 800818e:	4291      	cmp	r1, r2
 8008190:	d100      	bne.n	8008194 <memcpy+0xc>
 8008192:	bd10      	pop	{r4, pc}
 8008194:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800819c:	e7f7      	b.n	800818e <memcpy+0x6>

0800819e <memmove>:
 800819e:	4288      	cmp	r0, r1
 80081a0:	b510      	push	{r4, lr}
 80081a2:	eb01 0302 	add.w	r3, r1, r2
 80081a6:	d803      	bhi.n	80081b0 <memmove+0x12>
 80081a8:	1e42      	subs	r2, r0, #1
 80081aa:	4299      	cmp	r1, r3
 80081ac:	d10c      	bne.n	80081c8 <memmove+0x2a>
 80081ae:	bd10      	pop	{r4, pc}
 80081b0:	4298      	cmp	r0, r3
 80081b2:	d2f9      	bcs.n	80081a8 <memmove+0xa>
 80081b4:	1881      	adds	r1, r0, r2
 80081b6:	1ad2      	subs	r2, r2, r3
 80081b8:	42d3      	cmn	r3, r2
 80081ba:	d100      	bne.n	80081be <memmove+0x20>
 80081bc:	bd10      	pop	{r4, pc}
 80081be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081c2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80081c6:	e7f7      	b.n	80081b8 <memmove+0x1a>
 80081c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081cc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80081d0:	e7eb      	b.n	80081aa <memmove+0xc>
	...

080081d4 <_free_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	4605      	mov	r5, r0
 80081d8:	2900      	cmp	r1, #0
 80081da:	d045      	beq.n	8008268 <_free_r+0x94>
 80081dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081e0:	1f0c      	subs	r4, r1, #4
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	bfb8      	it	lt
 80081e6:	18e4      	addlt	r4, r4, r3
 80081e8:	f000 f8d6 	bl	8008398 <__malloc_lock>
 80081ec:	4a1f      	ldr	r2, [pc, #124]	; (800826c <_free_r+0x98>)
 80081ee:	6813      	ldr	r3, [r2, #0]
 80081f0:	4610      	mov	r0, r2
 80081f2:	b933      	cbnz	r3, 8008202 <_free_r+0x2e>
 80081f4:	6063      	str	r3, [r4, #4]
 80081f6:	6014      	str	r4, [r2, #0]
 80081f8:	4628      	mov	r0, r5
 80081fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081fe:	f000 b8cc 	b.w	800839a <__malloc_unlock>
 8008202:	42a3      	cmp	r3, r4
 8008204:	d90c      	bls.n	8008220 <_free_r+0x4c>
 8008206:	6821      	ldr	r1, [r4, #0]
 8008208:	1862      	adds	r2, r4, r1
 800820a:	4293      	cmp	r3, r2
 800820c:	bf04      	itt	eq
 800820e:	681a      	ldreq	r2, [r3, #0]
 8008210:	685b      	ldreq	r3, [r3, #4]
 8008212:	6063      	str	r3, [r4, #4]
 8008214:	bf04      	itt	eq
 8008216:	1852      	addeq	r2, r2, r1
 8008218:	6022      	streq	r2, [r4, #0]
 800821a:	6004      	str	r4, [r0, #0]
 800821c:	e7ec      	b.n	80081f8 <_free_r+0x24>
 800821e:	4613      	mov	r3, r2
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	b10a      	cbz	r2, 8008228 <_free_r+0x54>
 8008224:	42a2      	cmp	r2, r4
 8008226:	d9fa      	bls.n	800821e <_free_r+0x4a>
 8008228:	6819      	ldr	r1, [r3, #0]
 800822a:	1858      	adds	r0, r3, r1
 800822c:	42a0      	cmp	r0, r4
 800822e:	d10b      	bne.n	8008248 <_free_r+0x74>
 8008230:	6820      	ldr	r0, [r4, #0]
 8008232:	4401      	add	r1, r0
 8008234:	1858      	adds	r0, r3, r1
 8008236:	4282      	cmp	r2, r0
 8008238:	6019      	str	r1, [r3, #0]
 800823a:	d1dd      	bne.n	80081f8 <_free_r+0x24>
 800823c:	6810      	ldr	r0, [r2, #0]
 800823e:	6852      	ldr	r2, [r2, #4]
 8008240:	605a      	str	r2, [r3, #4]
 8008242:	4401      	add	r1, r0
 8008244:	6019      	str	r1, [r3, #0]
 8008246:	e7d7      	b.n	80081f8 <_free_r+0x24>
 8008248:	d902      	bls.n	8008250 <_free_r+0x7c>
 800824a:	230c      	movs	r3, #12
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	e7d3      	b.n	80081f8 <_free_r+0x24>
 8008250:	6820      	ldr	r0, [r4, #0]
 8008252:	1821      	adds	r1, r4, r0
 8008254:	428a      	cmp	r2, r1
 8008256:	bf04      	itt	eq
 8008258:	6811      	ldreq	r1, [r2, #0]
 800825a:	6852      	ldreq	r2, [r2, #4]
 800825c:	6062      	str	r2, [r4, #4]
 800825e:	bf04      	itt	eq
 8008260:	1809      	addeq	r1, r1, r0
 8008262:	6021      	streq	r1, [r4, #0]
 8008264:	605c      	str	r4, [r3, #4]
 8008266:	e7c7      	b.n	80081f8 <_free_r+0x24>
 8008268:	bd38      	pop	{r3, r4, r5, pc}
 800826a:	bf00      	nop
 800826c:	20000160 	.word	0x20000160

08008270 <_malloc_r>:
 8008270:	b570      	push	{r4, r5, r6, lr}
 8008272:	1ccd      	adds	r5, r1, #3
 8008274:	f025 0503 	bic.w	r5, r5, #3
 8008278:	3508      	adds	r5, #8
 800827a:	2d0c      	cmp	r5, #12
 800827c:	bf38      	it	cc
 800827e:	250c      	movcc	r5, #12
 8008280:	2d00      	cmp	r5, #0
 8008282:	4606      	mov	r6, r0
 8008284:	db01      	blt.n	800828a <_malloc_r+0x1a>
 8008286:	42a9      	cmp	r1, r5
 8008288:	d903      	bls.n	8008292 <_malloc_r+0x22>
 800828a:	230c      	movs	r3, #12
 800828c:	6033      	str	r3, [r6, #0]
 800828e:	2000      	movs	r0, #0
 8008290:	bd70      	pop	{r4, r5, r6, pc}
 8008292:	f000 f881 	bl	8008398 <__malloc_lock>
 8008296:	4a23      	ldr	r2, [pc, #140]	; (8008324 <_malloc_r+0xb4>)
 8008298:	6814      	ldr	r4, [r2, #0]
 800829a:	4621      	mov	r1, r4
 800829c:	b991      	cbnz	r1, 80082c4 <_malloc_r+0x54>
 800829e:	4c22      	ldr	r4, [pc, #136]	; (8008328 <_malloc_r+0xb8>)
 80082a0:	6823      	ldr	r3, [r4, #0]
 80082a2:	b91b      	cbnz	r3, 80082ac <_malloc_r+0x3c>
 80082a4:	4630      	mov	r0, r6
 80082a6:	f000 f867 	bl	8008378 <_sbrk_r>
 80082aa:	6020      	str	r0, [r4, #0]
 80082ac:	4629      	mov	r1, r5
 80082ae:	4630      	mov	r0, r6
 80082b0:	f000 f862 	bl	8008378 <_sbrk_r>
 80082b4:	1c43      	adds	r3, r0, #1
 80082b6:	d126      	bne.n	8008306 <_malloc_r+0x96>
 80082b8:	230c      	movs	r3, #12
 80082ba:	6033      	str	r3, [r6, #0]
 80082bc:	4630      	mov	r0, r6
 80082be:	f000 f86c 	bl	800839a <__malloc_unlock>
 80082c2:	e7e4      	b.n	800828e <_malloc_r+0x1e>
 80082c4:	680b      	ldr	r3, [r1, #0]
 80082c6:	1b5b      	subs	r3, r3, r5
 80082c8:	d41a      	bmi.n	8008300 <_malloc_r+0x90>
 80082ca:	2b0b      	cmp	r3, #11
 80082cc:	d90f      	bls.n	80082ee <_malloc_r+0x7e>
 80082ce:	600b      	str	r3, [r1, #0]
 80082d0:	50cd      	str	r5, [r1, r3]
 80082d2:	18cc      	adds	r4, r1, r3
 80082d4:	4630      	mov	r0, r6
 80082d6:	f000 f860 	bl	800839a <__malloc_unlock>
 80082da:	f104 000b 	add.w	r0, r4, #11
 80082de:	1d23      	adds	r3, r4, #4
 80082e0:	f020 0007 	bic.w	r0, r0, #7
 80082e4:	1ac3      	subs	r3, r0, r3
 80082e6:	d01b      	beq.n	8008320 <_malloc_r+0xb0>
 80082e8:	425a      	negs	r2, r3
 80082ea:	50e2      	str	r2, [r4, r3]
 80082ec:	bd70      	pop	{r4, r5, r6, pc}
 80082ee:	428c      	cmp	r4, r1
 80082f0:	bf0d      	iteet	eq
 80082f2:	6863      	ldreq	r3, [r4, #4]
 80082f4:	684b      	ldrne	r3, [r1, #4]
 80082f6:	6063      	strne	r3, [r4, #4]
 80082f8:	6013      	streq	r3, [r2, #0]
 80082fa:	bf18      	it	ne
 80082fc:	460c      	movne	r4, r1
 80082fe:	e7e9      	b.n	80082d4 <_malloc_r+0x64>
 8008300:	460c      	mov	r4, r1
 8008302:	6849      	ldr	r1, [r1, #4]
 8008304:	e7ca      	b.n	800829c <_malloc_r+0x2c>
 8008306:	1cc4      	adds	r4, r0, #3
 8008308:	f024 0403 	bic.w	r4, r4, #3
 800830c:	42a0      	cmp	r0, r4
 800830e:	d005      	beq.n	800831c <_malloc_r+0xac>
 8008310:	1a21      	subs	r1, r4, r0
 8008312:	4630      	mov	r0, r6
 8008314:	f000 f830 	bl	8008378 <_sbrk_r>
 8008318:	3001      	adds	r0, #1
 800831a:	d0cd      	beq.n	80082b8 <_malloc_r+0x48>
 800831c:	6025      	str	r5, [r4, #0]
 800831e:	e7d9      	b.n	80082d4 <_malloc_r+0x64>
 8008320:	bd70      	pop	{r4, r5, r6, pc}
 8008322:	bf00      	nop
 8008324:	20000160 	.word	0x20000160
 8008328:	20000164 	.word	0x20000164

0800832c <_realloc_r>:
 800832c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832e:	4607      	mov	r7, r0
 8008330:	4614      	mov	r4, r2
 8008332:	460e      	mov	r6, r1
 8008334:	b921      	cbnz	r1, 8008340 <_realloc_r+0x14>
 8008336:	4611      	mov	r1, r2
 8008338:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800833c:	f7ff bf98 	b.w	8008270 <_malloc_r>
 8008340:	b922      	cbnz	r2, 800834c <_realloc_r+0x20>
 8008342:	f7ff ff47 	bl	80081d4 <_free_r>
 8008346:	4625      	mov	r5, r4
 8008348:	4628      	mov	r0, r5
 800834a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800834c:	f000 f826 	bl	800839c <_malloc_usable_size_r>
 8008350:	4284      	cmp	r4, r0
 8008352:	d90f      	bls.n	8008374 <_realloc_r+0x48>
 8008354:	4621      	mov	r1, r4
 8008356:	4638      	mov	r0, r7
 8008358:	f7ff ff8a 	bl	8008270 <_malloc_r>
 800835c:	4605      	mov	r5, r0
 800835e:	2800      	cmp	r0, #0
 8008360:	d0f2      	beq.n	8008348 <_realloc_r+0x1c>
 8008362:	4631      	mov	r1, r6
 8008364:	4622      	mov	r2, r4
 8008366:	f7ff ff0f 	bl	8008188 <memcpy>
 800836a:	4631      	mov	r1, r6
 800836c:	4638      	mov	r0, r7
 800836e:	f7ff ff31 	bl	80081d4 <_free_r>
 8008372:	e7e9      	b.n	8008348 <_realloc_r+0x1c>
 8008374:	4635      	mov	r5, r6
 8008376:	e7e7      	b.n	8008348 <_realloc_r+0x1c>

08008378 <_sbrk_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4c06      	ldr	r4, [pc, #24]	; (8008394 <_sbrk_r+0x1c>)
 800837c:	2300      	movs	r3, #0
 800837e:	4605      	mov	r5, r0
 8008380:	4608      	mov	r0, r1
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	f000 f814 	bl	80083b0 <_sbrk>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d102      	bne.n	8008392 <_sbrk_r+0x1a>
 800838c:	6823      	ldr	r3, [r4, #0]
 800838e:	b103      	cbz	r3, 8008392 <_sbrk_r+0x1a>
 8008390:	602b      	str	r3, [r5, #0]
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	20004870 	.word	0x20004870

08008398 <__malloc_lock>:
 8008398:	4770      	bx	lr

0800839a <__malloc_unlock>:
 800839a:	4770      	bx	lr

0800839c <_malloc_usable_size_r>:
 800839c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80083a0:	2800      	cmp	r0, #0
 80083a2:	f1a0 0004 	sub.w	r0, r0, #4
 80083a6:	bfbc      	itt	lt
 80083a8:	580b      	ldrlt	r3, [r1, r0]
 80083aa:	18c0      	addlt	r0, r0, r3
 80083ac:	4770      	bx	lr
	...

080083b0 <_sbrk>:
 80083b0:	4b04      	ldr	r3, [pc, #16]	; (80083c4 <_sbrk+0x14>)
 80083b2:	6819      	ldr	r1, [r3, #0]
 80083b4:	4602      	mov	r2, r0
 80083b6:	b909      	cbnz	r1, 80083bc <_sbrk+0xc>
 80083b8:	4903      	ldr	r1, [pc, #12]	; (80083c8 <_sbrk+0x18>)
 80083ba:	6019      	str	r1, [r3, #0]
 80083bc:	6818      	ldr	r0, [r3, #0]
 80083be:	4402      	add	r2, r0
 80083c0:	601a      	str	r2, [r3, #0]
 80083c2:	4770      	bx	lr
 80083c4:	20000168 	.word	0x20000168
 80083c8:	20004874 	.word	0x20004874

080083cc <_init>:
 80083cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ce:	bf00      	nop
 80083d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083d2:	bc08      	pop	{r3}
 80083d4:	469e      	mov	lr, r3
 80083d6:	4770      	bx	lr

080083d8 <_fini>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr
