{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 17:19:47 2014 " "Info: Processing started: Fri Sep 26 17:19:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuito1 -c circuito1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "139 " "Warning: Found 139 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_46c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_46c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|cmpr_46c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0\" as buffer" {  } { { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74190:inst6\|58 " "Info: Detected gated clock \"74190:inst6\|58\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst25 " "Info: Detected ripple clock \"inst25\" as buffer" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst6\|48 " "Info: Detected ripple clock \"74190:inst6\|48\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|48" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74190:inst6\|51 " "Info: Detected ripple clock \"74190:inst6\|51\" as buffer" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74190:inst6\|51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst27 " "Info: Detected ripple clock \"inst27\" as buffer" {  } { { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 184 632 696 264 "inst27" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 209 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_gfj.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_gfj.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor120:inst24\|lpm_counter:lpm_counter_component\|cntr_gfj:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 258 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella28~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 250 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella27~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 242 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella26~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 170 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella17~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 162 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella16~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 130 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella12~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 138 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella13~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 122 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella11~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 106 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella9~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 98 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella8~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 90 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella7~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 82 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella6~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 66 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella4~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 58 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella3~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 50 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella2~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 42 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella1~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 202 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella21~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 210 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella22~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 178 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella18~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 146 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella14~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 226 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella24~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3 " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUTCOUT1_3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 218 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella23~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT " "Info: Detected gated clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 186 2 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella19~COUT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register 74190:inst2\|49 register 74190:inst2\|51 98.68 MHz 10.134 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 98.68 MHz between source register \"74190:inst2\|49\" and destination register \"74190:inst2\|51\" (period= 10.134 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.512 ns + Longest register register " "Info: + Longest register to register delay is 1.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|49 1 REG LC_X23_Y11_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.738 ns) 1.512 ns 74190:inst2\|51 2 REG LC_X23_Y11_N3 7 " "Info: 2: + IC(0.774 ns) + CELL(0.738 ns) = 1.512 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.738 ns ( 48.81 % ) " "Info: Total cell delay = 0.738 ns ( 48.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns ( 51.19 % ) " "Info: Total interconnect delay = 0.774 ns ( 51.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { 74190:inst2|49 {} 74190:inst2|51 {} } { 0.000ns 0.774ns } { 0.000ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.361 ns - Smallest " "Info: - Smallest clock skew is -8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 15.114 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] 2 REG LC_X15_Y9_N4 3 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.583 ns) 4.112 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT 3 COMB LC_X15_Y9_N4 1 " "Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.733 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 4 COMB LC_X15_Y9_N5 31 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 6.913 ns inst25 5 REG LC_X15_Y12_N2 6 " "Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.442 ns) 9.555 ns 74190:inst6\|58 6 COMB LC_X25_Y11_N0 4 " "Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { inst25 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 15.114 ns 74190:inst2\|51 7 REG LC_X23_Y11_N3 7 " "Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.696 ns ( 37.69 % ) " "Info: Total cell delay = 5.696 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.418 ns ( 62.31 % ) " "Info: Total interconnect delay = 9.418 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 23.475 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|49 9 REG LC_X23_Y11_N5 10 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N5; Fanout = 10; REG Node = '74190:inst2\|49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 568 1008 1072 648 "49" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 74190:inst2|49 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.512 ns" { 74190:inst2|49 {} 74190:inst2|51 {} } { 0.000ns 0.774ns } { 0.000ns 0.738ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|49 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|49 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74190:inst2\|48 74190:inst2\|48 CLOCK 7.259 ns " "Info: Found hold time violation between source  pin or register \"74190:inst2\|48\" and destination pin or register \"74190:inst2\|48\" for clock \"CLOCK\" (Hold time is 7.259 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.361 ns + Largest " "Info: + Largest clock skew is 8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 23.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|48 9 REG LC_X23_Y11_N0 11 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 15.114 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 15.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\] 2 REG LC_X15_Y9_N4 3 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y9_N4; Fanout = 3; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.583 ns) 4.112 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT 3 COMB LC_X15_Y9_N4 1 " "Info: 3: + IC(0.523 ns) + CELL(0.583 ns) = 4.112 ns; Loc. = LC_X15_Y9_N4; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|counter_cella29~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 4.733 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 4 COMB LC_X15_Y9_N5 31 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 4.733 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 6.913 ns inst25 5 REG LC_X15_Y12_N2 6 " "Info: 5: + IC(1.245 ns) + CELL(0.935 ns) = 6.913 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.442 ns) 9.555 ns 74190:inst6\|58 6 COMB LC_X25_Y11_N0 4 " "Info: 6: + IC(2.200 ns) + CELL(0.442 ns) = 9.555 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { inst25 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 15.114 ns 74190:inst2\|48 7 REG LC_X23_Y11_N0 11 " "Info: 7: + IC(4.848 ns) + CELL(0.711 ns) = 15.114 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.696 ns ( 37.69 % ) " "Info: Total cell delay = 5.696 ns ( 37.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.418 ns ( 62.31 % ) " "Info: Total interconnect delay = 9.418 ns ( 62.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.893 ns - Shortest register register " "Info: - Shortest register to register delay is 0.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|48 1 REG LC_X23_Y11_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.309 ns) 0.893 ns 74190:inst2\|48 2 REG LC_X23_Y11_N0 11 " "Info: 2: + IC(0.584 ns) + CELL(0.309 ns) = 0.893 ns; Loc. = LC_X23_Y11_N0; Fanout = 11; REG Node = '74190:inst2\|48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 34.60 % ) " "Info: Total cell delay = 0.309 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns ( 65.40 % ) " "Info: Total interconnect delay = 0.584 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { 74190:inst2|48 {} 74190:inst2|48 {} } { 0.000ns 0.584ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 328 1008 1072 408 "48" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.114 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|58 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.114 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[29] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|counter_cella29~COUT {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|58 {} 74190:inst2|48 {} } { 0.000ns 0.000ns 0.602ns 0.523ns 0.000ns 1.245ns 2.200ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.583ns 0.621ns 0.935ns 0.442ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { 74190:inst2|48 74190:inst2|48 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.893 ns" { 74190:inst2|48 {} 74190:inst2|48 {} } { 0.000ns 0.584ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK SEGC 74190:inst2\|51 32.128 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"SEGC\" through register \"74190:inst2\|51\" is 32.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 23.475 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 23.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLOCK 1 CLK PIN_10 50 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 50; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 112 104 272 128 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\] 2 REG LC_X15_Y10_N5 4 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X15_Y10_N5; Fanout = 4; REG Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|safe_q\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 289 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.590 ns) 6.076 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6 3 COMB LC_X9_Y5_N2 1 " "Info: 3: + IC(2.480 ns) + CELL(0.590 ns) = 6.076 ns; Loc. = LC_X9_Y5_N2; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.114 ns) 8.170 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\] 4 COMB LC_X15_Y9_N6 1 " "Info: 4: + IC(1.980 ns) + CELL(0.114 ns) = 8.170 ns; Loc. = LC_X15_Y9_N6; Fanout = 1; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|cmpr_56c:cmpr1\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.094 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_56c.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cmpr_56c.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 8.712 ns divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger 5 COMB LC_X15_Y9_N5 31 " "Info: 5: + IC(0.428 ns) + CELL(0.114 ns) = 8.712 ns; Loc. = LC_X15_Y9_N5; Fanout = 31; COMB Node = 'divisor:inst\|lpm_counter:lpm_counter_component\|cntr_5ij:auto_generated\|modulus_trigger'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger } "NODE_NAME" } } { "db/cntr_5ij.tdf" "" { Text "C:/Users/Aluno/Desktop/DIVISOR/db/cntr_5ij.tdf" 288 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.935 ns) 10.892 ns inst25 6 REG LC_X15_Y12_N2 6 " "Info: 6: + IC(1.245 ns) + CELL(0.935 ns) = 10.892 ns; Loc. = LC_X15_Y12_N2; Fanout = 6; REG Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 128 768 832 208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.935 ns) 17.054 ns 74190:inst6\|51 7 REG LC_X24_Y11_N7 8 " "Info: 7: + IC(5.227 ns) + CELL(0.935 ns) = 17.054 ns; Loc. = LC_X24_Y11_N7; Fanout = 8; REG Node = '74190:inst6\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { inst25 74190:inst6|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.114 ns) 17.916 ns 74190:inst6\|58 8 COMB LC_X25_Y11_N0 4 " "Info: 8: + IC(0.748 ns) + CELL(0.114 ns) = 17.916 ns; Loc. = LC_X25_Y11_N0; Fanout = 4; COMB Node = '74190:inst6\|58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { 74190:inst6|51 74190:inst6|58 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 80 1016 1080 120 "58" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.848 ns) + CELL(0.711 ns) 23.475 ns 74190:inst2\|51 9 REG LC_X23_Y11_N3 7 " "Info: 9: + IC(4.848 ns) + CELL(0.711 ns) = 23.475 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.917 ns ( 25.21 % ) " "Info: Total cell delay = 5.917 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.558 ns ( 74.79 % ) " "Info: Total interconnect delay = 17.558 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.429 ns + Longest register pin " "Info: + Longest register to pin delay is 8.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74190:inst2\|51 1 REG LC_X23_Y11_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y11_N3; Fanout = 7; REG Node = '74190:inst2\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74190:inst2|51 } "NODE_NAME" } } { "74190.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74190.bdf" { { 1048 1008 1072 1128 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.590 ns) 1.848 ns 74373:inst4\|69~1 2 COMB LC_X23_Y11_N8 1 " "Info: 2: + IC(1.258 ns) + CELL(0.590 ns) = 1.848 ns; Loc. = LC_X23_Y11_N8; Fanout = 1; COMB Node = '74373:inst4\|69~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { 74190:inst2|51 74373:inst4|69~1 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.292 ns) 3.259 ns 74373:inst4\|69~2 3 COMB LC_X25_Y11_N7 1 " "Info: 3: + IC(1.119 ns) + CELL(0.292 ns) = 3.259 ns; Loc. = LC_X25_Y11_N7; Fanout = 1; COMB Node = '74373:inst4\|69~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { 74373:inst4|69~1 74373:inst4|69~2 } "NODE_NAME" } } { "74373.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(2.108 ns) 8.429 ns SEGC 4 PIN PIN_92 0 " "Info: 4: + IC(3.062 ns) + CELL(2.108 ns) = 8.429 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'SEGC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.170 ns" { 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "circuito1.bdf" "" { Schematic "C:/Users/Aluno/Desktop/DIVISOR/circuito1.bdf" { { 336 1480 1656 352 "SEGC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.990 ns ( 35.47 % ) " "Info: Total cell delay = 2.990 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 64.53 % ) " "Info: Total interconnect delay = 5.439 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { 74190:inst2|51 74373:inst4|69~1 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { 74190:inst2|51 {} 74373:inst4|69~1 {} 74373:inst4|69~2 {} SEGC {} } { 0.000ns 1.258ns 1.119ns 3.062ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.475 ns" { CLOCK divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger inst25 74190:inst6|51 74190:inst6|58 74190:inst2|51 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.475 ns" { CLOCK {} CLOCK~out0 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|safe_q[20] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0]~6 {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|cmpr_56c:cmpr1|aneb_result_wire[0] {} divisor:inst|lpm_counter:lpm_counter_component|cntr_5ij:auto_generated|modulus_trigger {} inst25 {} 74190:inst6|51 {} 74190:inst6|58 {} 74190:inst2|51 {} } { 0.000ns 0.000ns 0.602ns 2.480ns 1.980ns 0.428ns 1.245ns 5.227ns 0.748ns 4.848ns } { 0.000ns 1.469ns 0.935ns 0.590ns 0.114ns 0.114ns 0.935ns 0.935ns 0.114ns 0.711ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { 74190:inst2|51 74373:inst4|69~1 74373:inst4|69~2 SEGC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { 74190:inst2|51 {} 74373:inst4|69~1 {} 74373:inst4|69~2 {} SEGC {} } { 0.000ns 1.258ns 1.119ns 3.062ns } { 0.000ns 0.590ns 0.292ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "147 " "Info: Peak virtual memory: 147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 17:19:47 2014 " "Info: Processing ended: Fri Sep 26 17:19:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
