/*
 * Copyright (c) 2020 - UPMEM
 */

#include "qemu/osdep.h"
#include "translate.h"
#include "translate_defs.h"

bool translate_acquire_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t acquire_cc;
  set_operand_32(&acquire_cc, get_acquire_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  uext_8_32(acquire_cc, &v1);
  get_reg_ra(v2);
  sext_16_32(imm, &v3);
  add(v2, v3, &v4);
  get_bits(v4, 8, 15, &v5);
  get_reg_ra(v6);
  sext_16_32(imm, &v7);
  add(v6, v7, &v8);
  get_bits(v8, 0, 7, &v9);
  xor(v5, v9, &v10);
  acquire(v10, &v11);
  save_status_flag_zero(v11);
  uext_16_32(pc, &v12);
  cond_jump(v1, v11, v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_add_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  add(v1, imm, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_add_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_add_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_add_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_add_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_add_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_add_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  add(v1, imm, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_add_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_add_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_add_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_add_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_add_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_add_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  add(v1, imm, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  save_status_flag_carry(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_add_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_add_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(add_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_add_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  add(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_add_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(add_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_add_ssi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14;
  operand_t v16 = ZERO_OPERAND;
  operand_t v17;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_17_32(imm, &v4);
  add(v3, v4, &v5);
  set_operand_32(&v6, 0x00000010);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  label_new(&v9);
  set_operand_32(&v10, 0);
  label_new(&v11);
  evaluate_condition(const_cc_zero, v8, v11);
  get_reg_ra(v12);
  sext_17_32(imm, &v13);
  add(v12, v13, &v14);
  set_reg_rc(v14);
  save_status_flag_zero(v14);
  save_status_flag_carry(v14);
  operand_reassign(&v10, v14);
  label_jump(v9);
  label_set(v11);
  get_reg_ra(v16);
  sext_17_32(imm, &v17);
  add(v16, v17, &v18);
  save_status_flag_carry(v18);
  get_reg_ra(v19);
  sext_17_32(imm, &v20);
  add(v19, v20, &v21);
  set_operand_32(&v22, 0x00ffffff);
  and(v21, v22, &v23);
  get_reg_id(v24);
  set_operand_32(&v25, 0x00000019);
  set_operand_32(&v26, 0x00000000);
  lsl(v24, v25, v26, &v27);
  or(v23, v27, &v28);
  set_reg_rc(v28);
  save_status_flag_zero(v28);
  raise_memory_fault();
  operand_reassign(&v10, v28);
  label_set(v9);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  return status;
}
bool translate_add_sss(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14;
  operand_t v16 = ZERO_OPERAND;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  get_reg_rb(v4);
  add(v3, v4, &v5);
  set_operand_32(&v6, 0x00000010);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  label_new(&v9);
  set_operand_32(&v10, 0);
  label_new(&v11);
  evaluate_condition(const_cc_zero, v8, v11);
  get_reg_ra(v12);
  get_reg_rb(v13);
  add(v12, v13, &v14);
  set_reg_rc(v14);
  save_status_flag_zero(v14);
  save_status_flag_carry(v14);
  operand_reassign(&v10, v14);
  label_jump(v9);
  label_set(v11);
  get_reg_ra(v16);
  get_reg_rb(v17);
  add(v16, v17, &v18);
  save_status_flag_carry(v18);
  get_reg_ra(v19);
  get_reg_rb(v20);
  add(v19, v20, &v21);
  set_operand_32(&v22, 0x00ffffff);
  and(v21, v22, &v23);
  get_reg_id(v24);
  set_operand_32(&v25, 0x00000019);
  set_operand_32(&v26, 0x00000000);
  lsl(v24, v25, v26, &v27);
  or(v23, v27, &v28);
  set_reg_rc(v28);
  save_status_flag_zero(v28);
  raise_memory_fault();
  operand_reassign(&v10, v28);
  label_set(v9);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  return status;
}
bool translate_add_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  add(v1, imm, &v2);
  save_status_flag_zero(v2);
  save_status_flag_carry(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_add_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  add(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_11_32(imm, &v2);
  add(v1, v2, &v3);
  uext_8_32(add_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_add_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  add(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_add_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  uext_8_32(add_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_addc_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_addc_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(add_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_addc_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_addc_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_addc_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_addc_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(add_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_addc_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_addc_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(add_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_addc_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_addc_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_addc_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_addc_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(add_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_addc_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_status_flag_carry(&v2);
  add3(v1, imm, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_addc_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_addc_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_addc_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_addc_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_addc_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_status_flag_carry(&v2);
  add3(v1, imm, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_addc_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_11_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_addc_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_addc_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t add_nz_cc;
  set_operand_32(&add_nz_cc, get_add_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_status_flag_carry(&v3);
  add3(v1, v2, v3, &v4);
  uext_8_32(add_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_and_s_rki(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  and(v1, imm, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  and(v1, imm, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_and_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_and_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_and_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_and_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_and_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_and_u_rki(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  and(v1, imm, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  and(v1, imm, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_and_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_and_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_and_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_and_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_and_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_and_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  and(v1, imm, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_and_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_and_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_and_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_and_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_and_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  and(v1, imm, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_and_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  and(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  and(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_and_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  and(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_and_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_andn_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_andn_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  and(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_andn_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_andn_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_andn_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_andn_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_andn_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_andn_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  and(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_andn_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_andn_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_andn_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_andn_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_andn_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_andn_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  and(v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_andn_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  and(v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_andn_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_andn_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_28_32(imm, &v3);
  and(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_12_32(imm, &v3);
  and(v2, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_andn_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_28_32(imm, &v3);
  and(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_andn_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  and(v2, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_asr_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_asr_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_asr_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_asr_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_asr_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_asr_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_asr_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_asr_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_asr_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_asr_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_asr_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_asr_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_asr_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_asr_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_asr_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_asr_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_asr_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_asr_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_asr_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  asr(v1, v3, &v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_boot_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  sext_8_32(imm, &v6);
  add(v5, v6, &v7);
  get_bits(v7, 0, 7, &v8);
  xor(v4, v8, &v9);
  boot(v9, &v10);
  uext_8_32(boot_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v10, v12);
  save_status_flag_zero(v10);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_call_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_24_32(off, &v2);
  add(v1, v2, &v3);
  call(v3, &v4);
  set_reg_rc(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_call_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  call(v3, &v4);
  set_reg_rc(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_call_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_28_32(off, &v2);
  add(v1, v2, &v3);
  call(v3, &v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_call_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  add(v1, v2, &v3);
  call(v3, &v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cao_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cao_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  sext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_cao_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_cao_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cao_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  uext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_cao_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_cao_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cao_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  set_reg_rc(v7);
  operand_reassign(&v5, v7);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v9, 0x00000000);
  set_reg_rc(v9);
  operand_reassign(&v5, v9);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_cao_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  set_reg_rc(v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cao_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cao_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cao_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cao(v1, &v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_clo_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_clo_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  sext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_clo_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_clo_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_clo_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  uext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_clo_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_clo_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clo_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  set_reg_rc(v7);
  operand_reassign(&v5, v7);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v9, 0x00000000);
  set_reg_rc(v9);
  operand_reassign(&v5, v9);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_clo_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  set_reg_rc(v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_clo_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clo_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clo_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clo(v1, &v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_clr_run_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  sext_8_32(imm, &v6);
  add(v5, v6, &v7);
  get_bits(v7, 0, 7, &v8);
  xor(v4, v8, &v9);
  clear_run(v9, &v10);
  uext_8_32(boot_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v10, v12);
  save_status_flag_zero(v10);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_cls_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cls_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  sext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_cls_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_cls_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cls_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  uext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_cls_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_cls_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cls_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  set_reg_rc(v7);
  operand_reassign(&v5, v7);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v9, 0x00000000);
  set_reg_rc(v9);
  operand_reassign(&v5, v9);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_cls_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  set_reg_rc(v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cls_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cls_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_cls_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  cls(v1, &v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_clz_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_clz_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  sext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_clz_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_clz_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_clz_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  uext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_clz_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(count_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_clz_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clz_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  set_reg_rc(v7);
  operand_reassign(&v5, v7);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v9, 0x00000000);
  set_reg_rc(v9);
  operand_reassign(&v5, v9);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_clz_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  set_reg_rc(v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_clz_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clz_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_clz_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t count_nz_cc;
  set_operand_32(&count_nz_cc, get_count_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  clz(v1, &v2);
  uext_8_32(count_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cmpb4_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cmpb4_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_cmpb4_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_cmpb4_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_cmpb4_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_cmpb4_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_cmpb4_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cmpb4_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_cmpb4_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_cmpb4_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cmpb4_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_cmpb4_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  cmpb4(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_div_step_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_cc;
  set_operand_32(&div_cc, get_div_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16 = ZERO_OPERAND;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v24;
  operand_t v25;
  operand_t v27;
  get_reg_ra(src_reg);
  uext_8_32(div_cc, &v1);
  get_reg_dbo(v2);
  get_reg_ra(v3);
  uext_5_32(shift, &v4);
  set_operand_32(&v5, 0x00000000);
  lsl(v3, v4, v5, &v6);
  sub(v2, v6, &v7);
  label_new(&v8);
  set_operand_32(&v9, 0);
  label_new(&v10);
  evaluate_condition(const_cc_geu, v7, v10);
  get_reg_dbe(v11);
  set_operand_32(&v12, 0x00000001);
  set_operand_32(&v13, 0x00000001);
  lsl(v11, v12, v13, &v14);
  get_reg_dbo(v15);
  get_reg_ra(v16);
  uext_5_32(shift, &v17);
  set_operand_32(&v18, 0x00000000);
  lsl(v16, v17, v18, &v19);
  sub(v15, v19, &v20);
  set_reg_dce(v14);
  set_reg_dco(v20);
  operand_reassign(&v9, v20);
  label_jump(v8);
  label_set(v10);
  get_reg_dbe(v22);
  set_operand_32(&v23, 0x00000001);
  set_operand_32(&v24, 0x00000000);
  lsl(v22, v23, v24, &v25);
  set_reg_dce(v25);
  operand_reassign(&v9, v25);
  label_set(v8);
  uext_16_32(pc, &v27);
  cond_jump(v1, v9, v27);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v27);
  return status;
}
bool translate_extsb_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_extsb_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_extsb_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_extsb_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsb_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_extsb_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extsb_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsb_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsb_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  sext_8_32(v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extsh_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_extsh_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_extsh_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_extsh_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsh_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_extsh_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extsh_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsh_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extsh_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  sext_16_32(v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extub_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_extub_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_extub_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_extub_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extub_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_extub_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extub_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extub_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extub_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  uext_8_32(v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extuh_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_extuh_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_extuh_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_extuh_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extuh_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_extuh_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_extuh_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extuh_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_extuh_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 15, &v2);
  uext_16_32(v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_fault_i(DisasContext *ctx, __attribute__((unused)) const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  get_reg_ra(src_reg);
  fault();
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  return status;
}
bool translate_hash_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_hash_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_hash_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_hash_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_hash_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_hash_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_hash_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_hash_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_hash_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_hash_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_hash_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_hash_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_hash_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_hash_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_hash_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_hash_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_hash_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_hash_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_hash_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 3, &v3);
  hash(v1, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lbs_s_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_8(v3, v4, &v5);
  sext_8_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lbs_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_8(v3, v4, &v5);
  sext_8_32(v5, &v6);
  set_reg_rc(v6);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lbs_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31 = ZERO_OPERAND;
  operand_t v32;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  add(v3, v4, &v5);
  get_reg_ra(v6);
  set_operand_32(&v7, 0x00000010);
  set_operand_32(&v8, 0x00000000);
  lsr(v6, v7, v8, &v9);
  sub(v5, v9, &v10);
  label_new(&v11);
  set_operand_32(&v12, 0);
  label_new(&v13);
  evaluate_condition(const_cc_ge0, v10, v13);
  get_reg_ra(v14);
  set_operand_32(&v15, 0x0000ffff);
  and(v14, v15, &v16);
  sext_24_32(off, &v17);
  add(v16, v17, &v18);
  set_operand_32(&v19, 0x0000ffff);
  and(v18, v19, &v20);
  uext_1_32(endian, &v21);
  load_8(v20, v21, &v22);
  sext_8_32(v22, &v23);
  set_reg_rc(v23);
  raise_memory_fault();
  operand_reassign(&v12, v23);
  label_jump(v11);
  label_set(v13);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  uext_1_32(endian, &v30);
  load_8(v29, v30, &v31);
  sext_8_32(v31, &v32);
  set_reg_rc(v32);
  operand_reassign(&v12, v32);
  label_set(v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  return status;
}
bool translate_lbu_u_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_8(v3, v4, &v5);
  uext_8_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lbu_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_8(v3, v4, &v5);
  uext_8_32(v5, &v6);
  set_reg_rc(v6);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lbu_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31 = ZERO_OPERAND;
  operand_t v32;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  add(v3, v4, &v5);
  get_reg_ra(v6);
  set_operand_32(&v7, 0x00000010);
  set_operand_32(&v8, 0x00000000);
  lsr(v6, v7, v8, &v9);
  sub(v5, v9, &v10);
  label_new(&v11);
  set_operand_32(&v12, 0);
  label_new(&v13);
  evaluate_condition(const_cc_ge0, v10, v13);
  get_reg_ra(v14);
  set_operand_32(&v15, 0x0000ffff);
  and(v14, v15, &v16);
  sext_24_32(off, &v17);
  add(v16, v17, &v18);
  set_operand_32(&v19, 0x0000ffff);
  and(v18, v19, &v20);
  uext_1_32(endian, &v21);
  load_8(v20, v21, &v22);
  uext_8_32(v22, &v23);
  set_reg_rc(v23);
  raise_memory_fault();
  operand_reassign(&v12, v23);
  label_jump(v11);
  label_set(v13);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  uext_1_32(endian, &v30);
  load_8(v29, v30, &v31);
  uext_8_32(v31, &v32);
  set_reg_rc(v32);
  operand_reassign(&v12, v32);
  label_set(v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  return status;
}
bool translate_ld_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_64(v3, v4, &v5);
  set_reg_dc(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_ld_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23 = ZERO_OPERAND;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000008);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fff8);
  and(v19, v20, &v21);
  uext_1_32(endian, &v22);
  load_64(v21, v22, &v23);
  set_reg_dc(v23);
  raise_memory_fault();
  operand_reassign(&v13, v23);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  uext_1_32(endian, &v30);
  load_64(v29, v30, &v31);
  set_reg_dc(v31);
  operand_reassign(&v13, v31);
  label_set(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_ldma_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t immDma;
  set_operand_32(&immDma, descriptor->immDma);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  get_reg_ra(src_reg);
  set_operand_32(&v1, 0x00000001);
  uext_8_32(immDma, &v2);
  uext_8_32(v2, &v3);
  get_reg_ra(v4);
  set_operand_32(&v5, 0x00000018);
  set_operand_32(&v6, 0x00000000);
  lsr(v4, v5, v6, &v7);
  set_operand_32(&v8, 0x000000ff);
  and(v7, v8, &v9);
  add(v3, v9, &v10);
  set_operand_32(&v11, 0x000000ff);
  and(v10, v11, &v12);
  add(v1, v12, &v13);
  set_operand_32(&v14, 0x00000003);
  set_operand_32(&v15, 0x00000000);
  lsl(v13, v14, v15, &v16);
  get_reg_rb(v17);
  set_operand_32(&v18, 0xfffffff8);
  and(v17, v18, &v19);
  get_reg_ra(v20);
  set_operand_32(&v21, 0x00fffff8);
  and(v20, v21, &v22);
  mram_read_to_wram_XXX(v16, v19, v22);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_ldmai_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t immDma;
  set_operand_32(&immDma, descriptor->immDma);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  get_reg_ra(src_reg);
  set_operand_32(&v1, 0x00000001);
  uext_8_32(immDma, &v2);
  uext_8_32(v2, &v3);
  get_reg_ra(v4);
  set_operand_32(&v5, 0x00000018);
  set_operand_32(&v6, 0x00000000);
  lsr(v4, v5, v6, &v7);
  set_operand_32(&v8, 0x000000ff);
  and(v7, v8, &v9);
  add(v3, v9, &v10);
  set_operand_32(&v11, 0x000000ff);
  and(v10, v11, &v12);
  add(v1, v12, &v13);
  set_operand_32(&v14, 0x00000003);
  set_operand_32(&v15, 0x00000000);
  lsl(v13, v14, v15, &v16);
  get_reg_rb(v17);
  set_operand_32(&v18, 0xfffffff8);
  and(v17, v18, &v19);
  get_reg_ra(v20);
  set_operand_32(&v21, 0x00fffff8);
  and(v20, v21, &v22);
  mram_read_to_iram_XXX(v16, v19, v22);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lhs_s_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_16(v3, v4, &v5);
  sext_16_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lhs_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_16(v3, v4, &v5);
  sext_16_32(v5, &v6);
  set_reg_rc(v6);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lhs_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23 = ZERO_OPERAND;
  operand_t v24;
  operand_t v26 = ZERO_OPERAND;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31;
  operand_t v32 = ZERO_OPERAND;
  operand_t v33;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000002);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffe);
  and(v19, v20, &v21);
  uext_1_32(endian, &v22);
  load_16(v21, v22, &v23);
  sext_16_32(v23, &v24);
  set_reg_rc(v24);
  raise_memory_fault();
  operand_reassign(&v13, v24);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v26);
  set_operand_32(&v27, 0x0000ffff);
  and(v26, v27, &v28);
  sext_24_32(off, &v29);
  add(v28, v29, &v30);
  uext_1_32(endian, &v31);
  load_16(v30, v31, &v32);
  sext_16_32(v32, &v33);
  set_reg_rc(v33);
  operand_reassign(&v13, v33);
  label_set(v12);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  free_operand_if_needed(&v33);
  return status;
}
bool translate_lhu_u_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_16(v3, v4, &v5);
  uext_16_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lhu_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_16(v3, v4, &v5);
  uext_16_32(v5, &v6);
  set_reg_rc(v6);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lhu_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23 = ZERO_OPERAND;
  operand_t v24;
  operand_t v26 = ZERO_OPERAND;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31;
  operand_t v32 = ZERO_OPERAND;
  operand_t v33;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000002);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffe);
  and(v19, v20, &v21);
  uext_1_32(endian, &v22);
  load_16(v21, v22, &v23);
  uext_16_32(v23, &v24);
  set_reg_rc(v24);
  raise_memory_fault();
  operand_reassign(&v13, v24);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v26);
  set_operand_32(&v27, 0x0000ffff);
  and(v26, v27, &v28);
  sext_24_32(off, &v29);
  add(v28, v29, &v30);
  uext_1_32(endian, &v31);
  load_16(v30, v31, &v32);
  uext_16_32(v32, &v33);
  set_reg_rc(v33);
  operand_reassign(&v13, v33);
  label_set(v12);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  free_operand_if_needed(&v33);
  return status;
}
bool translate_lsl_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl1_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl1_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl1_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl1_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl1_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl1_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl1_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsl1_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsl1_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl1_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl1_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl1_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl1_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl1_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl1_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsl(v1, v3, v4, &v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl1x_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsl1x_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsl1x_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsl1x_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsl1x_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsl1x_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsl1x_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsl1x_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsl1x_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsl1x_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsl1x_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsl1x_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsl1x_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsl1x_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsl1x_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsl1x_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsl1x_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsl1x_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl1x_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsl_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsl_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsl(v1, v3, v4, &v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsl_add_s_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_add_s_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_add_u_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_add_u_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_add_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  set_reg_rc(v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsl_add_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  set_reg_rc(v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lsl_add_zrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsl_add_zrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lsl_sub_s_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_sub_s_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_sub_u_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsl_sub_u_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsl_sub_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  set_reg_rc(v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsl_sub_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  set_reg_rc(v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lsl_sub_zrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsl_sub_zrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsl(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsl(v6, v8, v9, &v10);
  sub(v5, v10, &v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lslx_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lslx_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lslx_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lslx_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lslx_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lslx_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lslx_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lslx_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lslx_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lslx_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lslx_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lslx_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lslx_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lslx_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lslx_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lslx_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lslx_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lslx_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lslx_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsr(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsr_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr1_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr1_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr1_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr1_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr1_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr1_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(imm_shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr1_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lsr1_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(shift_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_lsr1_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr1_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr1_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr1_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr1_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr1_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr1_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000001);
  lsr(v1, v3, v4, &v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr1x_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsr1x_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsr1x_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsr1x_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsr1x_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsr1x_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsr1x_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsr1x_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsr1x_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsr1x_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsr1x_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsr1x_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsr1x_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsr1x_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsr1x_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsr1x_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsr1x_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsr1x_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr1x_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0xffffffff);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000001);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsr_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(log_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lsr_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  set_operand_32(&v4, 0x00000000);
  lsr(v1, v3, v4, &v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_lsr_add_s_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr_add_s_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_add_u_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_lsr_add_u_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  uext_8_32(div_nz_cc, &v13);
  uext_16_32(pc, &v14);
  cond_jump(v13, v11, v14);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsr_add_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  set_reg_rc(v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsr_add_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  set_reg_rc(v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lsr_add_zrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_lsr_add_zrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  save_status_flag_zero(v4);
  get_reg_rb(v5);
  get_reg_ra(v6);
  uext_5_32(shift, &v7);
  get_bits(v7, 0, 4, &v8);
  set_operand_32(&v9, 0x00000000);
  lsr(v6, v8, v9, &v10);
  add(v5, v10, &v11);
  uext_8_32(div_nz_cc, &v12);
  uext_16_32(pc, &v13);
  cond_jump(v12, v11, v13);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_lsrx_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsrx_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsrx_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsrx_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsrx_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  sext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  sext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsrx_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  sext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsrx_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsrx_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsrx_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(imm_shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsrx_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_lsrx_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v23;
  operand_t v24;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  uext_32_64(v20, &v21);
  set_reg_dc(v21);
  operand_reassign(&v18, v21);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v23, 0x00000000);
  uext_32_64(v23, &v24);
  set_reg_dc(v24);
  operand_reassign(&v18, v24);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  return status;
}
bool translate_lsrx_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_32_64(v4, &v16);
  set_reg_dc(v16);
  uext_8_32(shift_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_lsrx_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsrx_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsrx_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v22;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(log_set_cc, &v16);
  label_new(&v17);
  set_operand_32(&v18, 0);
  label_new(&v19);
  evaluate_condition(v16, v4, v19);
  set_operand_32(&v20, 0x00000001);
  set_reg_rc(v20);
  operand_reassign(&v18, v20);
  label_jump(v17);
  label_set(v19);
  set_operand_32(&v22, 0x00000000);
  set_reg_rc(v22);
  operand_reassign(&v18, v22);
  label_set(v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_lsrx_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsrx_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  uext_5_32(shift, &v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  uext_5_32(shift, &v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(imm_shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lsrx_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_lsrx_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_bits(v1, 0, 4, &v2);
  label_new(&v3);
  set_operand_32(&v4, 0);
  label_new(&v5);
  evaluate_condition(const_cc_zero, v2, v5);
  set_operand_32(&v6, 0x00000000);
  operand_reassign(&v4, v6);
  label_jump(v3);
  label_set(v5);
  get_reg_ra(v8);
  set_operand_32(&v9, 0x00000020);
  get_reg_rb(v10);
  get_bits(v10, 0, 4, &v11);
  sub(v9, v11, &v12);
  set_operand_32(&v13, 0x00000000);
  lsl(v8, v12, v13, &v14);
  operand_reassign(&v4, v14);
  label_set(v3);
  uext_8_32(shift_nz_cc, &v16);
  uext_16_32(pc, &v17);
  cond_jump(v16, v4, v17);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_lw_s_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_32(v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lw_u_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_32(v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_lw_erri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  uext_1_32(endian, &v4);
  load_32(v3, v4, &v5);
  set_reg_rc(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_lw_ersi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23 = ZERO_OPERAND;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000004);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffc);
  and(v19, v20, &v21);
  uext_1_32(endian, &v22);
  load_32(v21, v22, &v23);
  set_reg_rc(v23);
  raise_memory_fault();
  operand_reassign(&v13, v23);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  uext_1_32(endian, &v30);
  load_32(v29, v30, &v31);
  set_reg_rc(v31);
  operand_reassign(&v13, v31);
  label_set(v12);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_movd_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_false_cc;
  set_operand_32(&true_false_cc, get_true_false_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  uext_8_32(true_false_cc, &v1);
  get_reg_dbe(v2);
  set_reg_dce(v2);
  get_reg_dbo(v3);
  set_reg_dco(v3);
  uext_16_32(pc, &v4);
  cond_jump(v1, v3, v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_mul_sh_sh_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sh_sh_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sh_sh_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sh_sh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sh_sh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_sh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_sl_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sh_sl_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sh_sl_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sh_sl_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sl_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sh_sl_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_sl_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sl_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_sl_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_uh_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sh_uh_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sh_uh_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sh_uh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_uh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sh_uh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_uh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_uh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_uh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_ul_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sh_ul_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sh_ul_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sh_ul_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_ul_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sh_ul_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sh_ul_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_ul_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sh_ul_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_sh_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sl_sh_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sl_sh_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sl_sh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sl_sh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_sh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_sl_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sl_sl_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sl_sl_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sl_sl_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sl_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sl_sl_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_sl_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sl_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_sl_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8s(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_uh_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sl_uh_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sl_uh_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sl_uh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_uh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sl_uh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_uh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_uh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_uh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_ul_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_sl_ul_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  sext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  sext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_sl_ul_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  sext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_sl_ul_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_ul_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_sl_ul_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_sl_ul_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_ul_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_sl_ul_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8su(v2, v4, v14, &v15);
  sext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_step_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_dbe(v1);
  set_operand_32(&v2, 0x00000001);
  set_operand_32(&v3, 0x00000000);
  lsr(v1, v2, v3, &v4);
  uext_8_32(boot_cc, &v5);
  get_reg_dbe(v6);
  set_operand_32(&v7, 0x00000001);
  and(v6, v7, &v8);
  set_operand_32(&v9, 0x00000001);
  sub(v8, v9, &v10);
  label_new(&v11);
  evaluate_condition(const_cc_zero, v10, v11);
  get_reg_dbo(v12);
  get_reg_ra(v13);
  uext_5_32(shift, &v14);
  set_operand_32(&v15, 0x00000000);
  lsl(v13, v14, v15, &v16);
  add(v12, v16, &v17);
  set_reg_dco(v17);
  label_set(v11);
  set_reg_dce(v4);
  uext_16_32(pc, &v18);
  cond_jump(v5, v4, v18);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_uh_uh_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_uh_uh_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  uext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  uext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_uh_uh_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_uh_uh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_uh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_uh_uh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_uh_uh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_uh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_uh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_uh_ul_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_uh_ul_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  uext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  uext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_uh_ul_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_uh_ul_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_ul_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_uh_ul_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_uh_ul_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_ul_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_uh_ul_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 8, 15, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_ul_uh_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_ul_uh_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  uext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  uext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_ul_uh_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_ul_uh_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_uh_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_ul_uh_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_ul_uh_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_uh_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_uh_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_ul_ul_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  return status;
}
bool translate_mul_ul_ul_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v24;
  operand_t v25;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  uext_32_64(v21, &v22);
  set_reg_dc(v22);
  operand_reassign(&v19, v22);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v24, 0x00000000);
  uext_32_64(v24, &v25);
  set_reg_dc(v25);
  operand_reassign(&v19, v25);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  return status;
}
bool translate_mul_ul_ul_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_32_64(v16, &v17);
  set_reg_dc(v17);
  uext_8_32(mul_nz_cc, &v18);
  uext_16_32(pc, &v19);
  cond_jump(v18, v16, v19);
  save_status_flag_zero(v16);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  return status;
}
bool translate_mul_ul_ul_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_ul_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18 = ZERO_OPERAND;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v23;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(log_set_cc, &v17);
  label_new(&v18);
  set_operand_32(&v19, 0);
  label_new(&v20);
  evaluate_condition(v17, v16, v20);
  set_operand_32(&v21, 0x00000001);
  set_reg_rc(v21);
  operand_reassign(&v19, v21);
  label_jump(v18);
  label_set(v20);
  set_operand_32(&v23, 0x00000000);
  set_reg_rc(v23);
  operand_reassign(&v19, v23);
  label_set(v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v23);
  return status;
}
bool translate_mul_ul_ul_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  set_reg_rc(v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_mul_ul_ul_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_ul_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  return status;
}
bool translate_mul_ul_ul_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t mul_nz_cc;
  set_operand_32(&mul_nz_cc, get_mul_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_bits(v1, 0, 7, &v2);
  get_reg_rb(v3);
  get_bits(v3, 0, 7, &v4);
  get_reg_ra(v5);
  set_operand_32(&v6, 0x00000008);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  get_reg_rb(v9);
  set_operand_32(&v10, 0x00000008);
  set_operand_32(&v11, 0x00000000);
  lsr(v9, v10, v11, &v12);
  or(v8, v12, &v13);
  get_bits(v13, 0, 7, &v14);
  mul8u(v2, v4, v14, &v15);
  uext_16_32(v15, &v16);
  uext_8_32(mul_nz_cc, &v17);
  uext_16_32(pc, &v18);
  cond_jump(v17, v16, v18);
  save_status_flag_zero(v16);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  return status;
}
bool translate_nand_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nand_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nand_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nand_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nand_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nand_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nand_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nand_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nand_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nand_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nand_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nand_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nand_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nand_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nand_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nand_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nand_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nand_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nand_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  and(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nop_(DisasContext *ctx, __attribute__((unused)) const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  get_reg_ra(src_reg);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  return status;
}
bool translate_nor_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nor_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nor_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nor_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nor_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nor_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nor_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nor_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nor_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nor_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nor_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nor_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nor_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nor_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nor_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nor_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nor_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nor_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nor_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nxor_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nxor_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nxor_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nxor_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nxor_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nxor_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nxor_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nxor_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nxor_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nxor_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_nxor_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_nxor_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_nxor_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nxor_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nxor_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_nxor_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nxor_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_nxor_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_nxor_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  bitflip(v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_or_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  or(v1, imm, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_or_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_or_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_or_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_or_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_or_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_or_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  or(v1, imm, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_or_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_or_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_or_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_or_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_or_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_or_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  or(v1, imm, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_or_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_or_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  or(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_or_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  or(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_or_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_or_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  or(v1, imm, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_or_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  or(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  or(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_or_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  or(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_or_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  or(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_orn_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_orn_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  or(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_orn_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_orn_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_orn_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_orn_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_orn_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_orn_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  or(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_orn_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_orn_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_orn_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_orn_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(log_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_orn_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_orn_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_8_32(imm, &v3);
  or(v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_orn_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_24_32(imm, &v3);
  or(v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_orn_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_orn_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_28_32(imm, &v3);
  or(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_12_32(imm, &v3);
  or(v2, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_orn_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  sext_28_32(imm, &v3);
  or(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_orn_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_reg_rb(v3);
  or(v2, v3, &v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_read_run_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  sext_8_32(imm, &v6);
  add(v5, v6, &v7);
  get_bits(v7, 0, 7, &v8);
  xor(v4, v8, &v9);
  read_run(v9, &v10);
  uext_8_32(boot_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v10, v12);
  save_status_flag_zero(v10);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_release_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t release_cc;
  set_operand_32(&release_cc, get_release_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  uext_8_32(release_cc, &v1);
  get_reg_ra(v2);
  sext_16_32(imm, &v3);
  add(v2, v3, &v4);
  get_bits(v4, 8, 15, &v5);
  get_reg_ra(v6);
  sext_16_32(imm, &v7);
  add(v6, v7, &v8);
  get_bits(v8, 0, 7, &v9);
  xor(v5, v9, &v10);
  release(v10, &v11);
  save_status_flag_zero(v11);
  uext_16_32(pc, &v12);
  cond_jump(v1, v11, v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_resume_rici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10 = ZERO_OPERAND;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  add(v1, v2, &v3);
  get_bits(v3, 8, 15, &v4);
  get_reg_ra(v5);
  sext_8_32(imm, &v6);
  add(v5, v6, &v7);
  get_bits(v7, 0, 7, &v8);
  xor(v4, v8, &v9);
  resume(v9, &v10);
  uext_8_32(boot_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v10, v12);
  save_status_flag_zero(v10);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rol_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rol_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_rol_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_rol_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rol_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_rol_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_rol_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rol_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_rol_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_rol_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rol_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_rol_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_rol_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_rol_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rol_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_rol_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rol_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rol_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rol_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  rol(v1, v3, &v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rol_add_s_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_rol_add_s_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  uext_8_32(div_nz_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v9, v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rol_add_u_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_rol_add_u_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  uext_8_32(div_nz_cc, &v11);
  uext_16_32(pc, &v12);
  cond_jump(v11, v9, v12);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rol_add_rrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  set_reg_rc(v9);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_rol_add_rrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  set_reg_rc(v9);
  uext_8_32(div_nz_cc, &v10);
  uext_16_32(pc, &v11);
  cond_jump(v10, v9, v11);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_rol_add_zrri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_rol_add_zrrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t div_nz_cc;
  set_operand_32(&div_nz_cc, get_div_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  rol(v1, v2, &v3);
  save_status_flag_zero(v3);
  get_reg_rb(v4);
  get_reg_ra(v5);
  uext_5_32(shift, &v6);
  get_bits(v6, 0, 4, &v7);
  rol(v5, v7, &v8);
  add(v4, v8, &v9);
  uext_8_32(div_nz_cc, &v10);
  uext_16_32(pc, &v11);
  cond_jump(v10, v9, v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_ror_s_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_ror_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_ror_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_ror_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_ror_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  sext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  sext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_ror_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_ror_u_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_ror_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_ror_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(imm_shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_ror_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_ror_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v10;
  operand_t v12;
  operand_t v13;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  uext_32_64(v9, &v10);
  set_reg_dc(v10);
  operand_reassign(&v7, v10);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v12, 0x00000000);
  uext_32_64(v12, &v13);
  set_reg_dc(v13);
  operand_reassign(&v7, v13);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  return status;
}
bool translate_ror_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(shift_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  save_status_flag_zero(v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_ror_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_ror_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_ror_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8 = ZERO_OPERAND;
  operand_t v9;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(log_set_cc, &v5);
  label_new(&v6);
  set_operand_32(&v7, 0);
  label_new(&v8);
  evaluate_condition(v5, v4, v8);
  set_operand_32(&v9, 0x00000001);
  set_reg_rc(v9);
  operand_reassign(&v7, v9);
  label_jump(v6);
  label_set(v8);
  set_operand_32(&v11, 0x00000000);
  set_reg_rc(v11);
  operand_reassign(&v7, v11);
  label_set(v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_ror_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  set_reg_rc(v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_ror_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift;
  set_operand_32(&shift, descriptor->shift);
  operand_t imm_shift_nz_cc;
  set_operand_32(&imm_shift_nz_cc, get_imm_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  uext_5_32(shift, &v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(imm_shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_ror_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_ror_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t shift_nz_cc;
  set_operand_32(&shift_nz_cc, get_shift_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 4, &v3);
  ror(v1, v3, &v4);
  uext_8_32(shift_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  save_status_flag_zero(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rsub_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rsub_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rsub_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rsub_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_rsub_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rsub_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rsub_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_rsub_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_rsub_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rsub_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_rsub_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_rsub_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rsubc_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rsubc_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_rsubc_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_rsubc_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_rsubc_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_rsubc_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_rsubc_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rsubc_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_rsubc_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_rsubc_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rsubc_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_rsubc_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_sats_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sats_s_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  sext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_sats_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sats_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sats_u_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v10;
  operand_t v11;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  uext_32_64(v7, &v8);
  set_reg_dc(v8);
  operand_reassign(&v5, v8);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v10, 0x00000000);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v5, v11);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  return status;
}
bool translate_sats_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  save_status_flag_zero(v2);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sats_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_sats_rrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v9;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_8_32(log_set_cc, &v3);
  label_new(&v4);
  set_operand_32(&v5, 0);
  label_new(&v6);
  evaluate_condition(v3, v2, v6);
  set_operand_32(&v7, 0x00000001);
  set_reg_rc(v7);
  operand_reassign(&v5, v7);
  label_jump(v4);
  label_set(v6);
  set_operand_32(&v9, 0x00000000);
  set_reg_rc(v9);
  operand_reassign(&v5, v9);
  label_set(v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v9);
  return status;
}
bool translate_sats_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  set_reg_rc(v2);
  uext_8_32(log_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sats_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_sats_zrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_sats_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sats(v1, &v2);
  uext_8_32(log_nz_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sb_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  sext_8_32(imm, &v4);
  uext_1_32(endian, &v5);
  store_8(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sb_erir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_rb(v4);
  uext_1_32(endian, &v5);
  store_8(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sb_esii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_12_32(off, &v4);
  add(v3, v4, &v5);
  get_reg_ra(v6);
  set_operand_32(&v7, 0x00000010);
  set_operand_32(&v8, 0x00000000);
  lsr(v6, v7, v8, &v9);
  sub(v5, v9, &v10);
  label_new(&v11);
  set_operand_32(&v12, 0);
  label_new(&v13);
  evaluate_condition(const_cc_ge0, v10, v13);
  get_reg_ra(v14);
  set_operand_32(&v15, 0x0000ffff);
  and(v14, v15, &v16);
  sext_12_32(off, &v17);
  add(v16, v17, &v18);
  set_operand_32(&v19, 0x0000ffff);
  and(v18, v19, &v20);
  sext_8_32(imm, &v21);
  uext_1_32(endian, &v22);
  store_8(v20, v21, v22);
  raise_memory_fault();
  operand_reassign(&v12, v12);
  label_jump(v11);
  label_set(v13);
  get_reg_ra(v24);
  set_operand_32(&v25, 0x0000ffff);
  and(v24, v25, &v26);
  sext_12_32(off, &v27);
  add(v26, v27, &v28);
  sext_8_32(imm, &v29);
  uext_1_32(endian, &v30);
  store_8(v28, v29, v30);
  operand_reassign(&v12, src_reg);
  label_set(v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  return status;
}
bool translate_sb_esir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6 = ZERO_OPERAND;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21 = ZERO_OPERAND;
  operand_t v22;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29 = ZERO_OPERAND;
  operand_t v30;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  add(v3, v4, &v5);
  get_reg_ra(v6);
  set_operand_32(&v7, 0x00000010);
  set_operand_32(&v8, 0x00000000);
  lsr(v6, v7, v8, &v9);
  sub(v5, v9, &v10);
  label_new(&v11);
  set_operand_32(&v12, 0);
  label_new(&v13);
  evaluate_condition(const_cc_ge0, v10, v13);
  get_reg_ra(v14);
  set_operand_32(&v15, 0x0000ffff);
  and(v14, v15, &v16);
  sext_24_32(off, &v17);
  add(v16, v17, &v18);
  set_operand_32(&v19, 0x0000ffff);
  and(v18, v19, &v20);
  get_reg_rb(v21);
  uext_1_32(endian, &v22);
  store_8(v20, v21, v22);
  raise_memory_fault();
  operand_reassign(&v12, v12);
  label_jump(v11);
  label_set(v13);
  get_reg_ra(v24);
  set_operand_32(&v25, 0x0000ffff);
  and(v24, v25, &v26);
  sext_24_32(off, &v27);
  add(v26, v27, &v28);
  get_reg_rb(v29);
  uext_1_32(endian, &v30);
  store_8(v28, v29, v30);
  operand_reassign(&v12, src_reg);
  label_set(v11);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  return status;
}
bool translate_sb_id_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_id(v4);
  sext_8_32(imm, &v5);
  or(v4, v5, &v6);
  uext_1_32(endian, &v7);
  store_8(v3, v6, v7);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_sd_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  sext_16_32(imm, &v4);
  sext_16_64(v4, &v5);
  uext_1_32(endian, &v6);
  store_64(v3, v5, v6);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sd_erir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_db(v4);
  uext_1_32(endian, &v5);
  store_64(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sd_esii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24;
  operand_t v26 = ZERO_OPERAND;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31;
  operand_t v32;
  operand_t v33;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_12_32(off, &v4);
  set_operand_32(&v5, 0x00000008);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_12_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fff8);
  and(v19, v20, &v21);
  sext_16_32(imm, &v22);
  sext_16_64(v22, &v23);
  uext_1_32(endian, &v24);
  store_64(v21, v23, v24);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v26);
  set_operand_32(&v27, 0x0000ffff);
  and(v26, v27, &v28);
  sext_12_32(off, &v29);
  add(v28, v29, &v30);
  sext_16_32(imm, &v31);
  sext_16_64(v31, &v32);
  uext_1_32(endian, &v33);
  store_64(v30, v32, v33);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  free_operand_if_needed(&v33);
  return status;
}
bool translate_sd_esir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30 = ZERO_OPERAND;
  operand_t v31;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000008);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fff8);
  and(v19, v20, &v21);
  get_reg_db(v22);
  uext_1_32(endian, &v23);
  store_64(v21, v22, v23);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  get_reg_db(v30);
  uext_1_32(endian, &v31);
  store_64(v29, v30, v31);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_sd_id_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_id(v4);
  sext_16_32(imm, &v5);
  or(v4, v5, &v6);
  sext_32_64(v6, &v7);
  uext_1_32(endian, &v8);
  store_64(v3, v7, v8);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_sdma_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t immDma;
  set_operand_32(&immDma, descriptor->immDma);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12;
  operand_t v13;
  operand_t v14;
  operand_t v15;
  operand_t v16;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  get_reg_ra(src_reg);
  set_operand_32(&v1, 0x00000001);
  uext_8_32(immDma, &v2);
  uext_8_32(v2, &v3);
  get_reg_ra(v4);
  set_operand_32(&v5, 0x00000018);
  set_operand_32(&v6, 0x00000000);
  lsr(v4, v5, v6, &v7);
  set_operand_32(&v8, 0x000000ff);
  and(v7, v8, &v9);
  add(v3, v9, &v10);
  set_operand_32(&v11, 0x000000ff);
  and(v10, v11, &v12);
  add(v1, v12, &v13);
  set_operand_32(&v14, 0x00000003);
  set_operand_32(&v15, 0x00000000);
  lsl(v13, v14, v15, &v16);
  get_reg_ra(v17);
  set_operand_32(&v18, 0x00fffff8);
  and(v17, v18, &v19);
  get_reg_rb(v20);
  set_operand_32(&v21, 0xfffffff8);
  and(v20, v21, &v22);
  mram_write_from_wram_XXX(v16, v19, v22);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  return status;
}
bool translate_sh_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  sext_16_32(imm, &v4);
  uext_1_32(endian, &v5);
  store_16(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sh_erir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_rb(v4);
  uext_1_32(endian, &v5);
  store_16(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sh_esii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_12_32(off, &v4);
  set_operand_32(&v5, 0x00000002);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_12_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffe);
  and(v19, v20, &v21);
  sext_16_32(imm, &v22);
  uext_1_32(endian, &v23);
  store_16(v21, v22, v23);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_12_32(off, &v28);
  add(v27, v28, &v29);
  sext_16_32(imm, &v30);
  uext_1_32(endian, &v31);
  store_16(v29, v30, v31);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_sh_esir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30 = ZERO_OPERAND;
  operand_t v31;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000002);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffe);
  and(v19, v20, &v21);
  get_reg_rb(v22);
  uext_1_32(endian, &v23);
  store_16(v21, v22, v23);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  get_reg_rb(v30);
  uext_1_32(endian, &v31);
  store_16(v29, v30, v31);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_sh_id_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_id(v4);
  sext_16_32(imm, &v5);
  or(v4, v5, &v6);
  uext_1_32(endian, &v7);
  store_16(v3, v6, v7);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_stop_ci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t boot_cc;
  set_operand_32(&boot_cc, get_boot_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  uext_8_32(boot_cc, &v1);
  set_operand_32(&v2, 0x00000001);
  uext_16_32(pc, &v3);
  cond_jump(v1, v2, v3);
  stop(&v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_s_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_s_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_s_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_u_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_u_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_u_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_sub_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_sub_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(sub_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sub_rir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sub(imm, v1, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  save_status_flag_carry(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_sub_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_sub_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sub_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_sub_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sub_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_8_32(ext_sub_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_sub_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sub_ssi(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14;
  operand_t v16 = ZERO_OPERAND;
  operand_t v17;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_17_32(imm, &v4);
  sub(v3, v4, &v5);
  set_operand_32(&v6, 0x00000010);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  label_new(&v9);
  set_operand_32(&v10, 0);
  label_new(&v11);
  evaluate_condition(const_cc_zero, v8, v11);
  get_reg_ra(v12);
  sext_17_32(imm, &v13);
  sub(v12, v13, &v14);
  set_reg_rc(v14);
  save_status_flag_zero(v14);
  save_status_flag_carry(v14);
  operand_reassign(&v10, v14);
  label_jump(v9);
  label_set(v11);
  get_reg_ra(v16);
  sext_17_32(imm, &v17);
  sub(v16, v17, &v18);
  save_status_flag_carry(v18);
  get_reg_ra(v19);
  sext_17_32(imm, &v20);
  sub(v19, v20, &v21);
  set_operand_32(&v22, 0x00ffffff);
  and(v21, v22, &v23);
  get_reg_id(v24);
  set_operand_32(&v25, 0x00000019);
  set_operand_32(&v26, 0x00000000);
  lsl(v24, v25, v26, &v27);
  or(v23, v27, &v28);
  set_reg_rc(v28);
  save_status_flag_zero(v28);
  raise_memory_fault();
  operand_reassign(&v10, v28);
  label_set(v9);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  return status;
}
bool translate_sub_sss(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11 = ZERO_OPERAND;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13 = ZERO_OPERAND;
  operand_t v14;
  operand_t v16 = ZERO_OPERAND;
  operand_t v17 = ZERO_OPERAND;
  operand_t v18;
  operand_t v19 = ZERO_OPERAND;
  operand_t v20 = ZERO_OPERAND;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24 = ZERO_OPERAND;
  operand_t v25;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  get_reg_rb(v4);
  sub(v3, v4, &v5);
  set_operand_32(&v6, 0x00000010);
  set_operand_32(&v7, 0x00000000);
  lsr(v5, v6, v7, &v8);
  label_new(&v9);
  set_operand_32(&v10, 0);
  label_new(&v11);
  evaluate_condition(const_cc_zero, v8, v11);
  get_reg_ra(v12);
  get_reg_rb(v13);
  sub(v12, v13, &v14);
  set_reg_rc(v14);
  save_status_flag_zero(v14);
  save_status_flag_carry(v14);
  operand_reassign(&v10, v14);
  label_jump(v9);
  label_set(v11);
  get_reg_ra(v16);
  get_reg_rb(v17);
  sub(v16, v17, &v18);
  save_status_flag_carry(v18);
  get_reg_ra(v19);
  get_reg_rb(v20);
  sub(v19, v20, &v21);
  set_operand_32(&v22, 0x00ffffff);
  and(v21, v22, &v23);
  get_reg_id(v24);
  set_operand_32(&v25, 0x00000019);
  set_operand_32(&v26, 0x00000000);
  lsl(v24, v25, v26, &v27);
  or(v23, v27, &v28);
  set_reg_rc(v28);
  save_status_flag_zero(v28);
  raise_memory_fault();
  operand_reassign(&v10, v28);
  label_set(v9);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  return status;
}
bool translate_sub_zir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  sub(imm, v1, &v2);
  save_status_flag_zero(v2);
  save_status_flag_carry(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_sub_zirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  sext_27_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  sext_11_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sub_zirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  sext_27_32(imm, &v1);
  get_reg_ra(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_11_32(imm, &v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sub_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_sub_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  sub(v1, v2, &v3);
  uext_8_32(sub_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  save_status_flag_carry(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_s_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_s_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_s_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  sext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  sext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  sext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_u_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_u_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_u_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_subc_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v11;
  operand_t v13;
  operand_t v14;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  uext_32_64(v10, &v11);
  set_reg_dc(v11);
  operand_reassign(&v8, v11);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v13, 0x00000000);
  uext_32_64(v13, &v14);
  set_reg_dc(v14);
  operand_reassign(&v8, v14);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  return status;
}
bool translate_subc_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  operand_t v8;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_32_64(v5, &v6);
  set_reg_dc(v6);
  uext_8_32(sub_nz_cc, &v7);
  uext_16_32(pc, &v8);
  cond_jump(v7, v5, v8);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  return status;
}
bool translate_subc_rir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  bitflip(v1, &v2);
  get_status_flag_carry(&v3);
  add3(imm, v2, v3, &v4);
  set_reg_rc(v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_subc_rirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_set_cc;
  set_operand_32(&sub_set_cc, get_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_subc_rirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  sext_8_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_subc_rirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  sext_24_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_subc_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_subc_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t ext_sub_set_cc;
  set_operand_32(&ext_sub_set_cc, get_ext_sub_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9 = ZERO_OPERAND;
  operand_t v10;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(ext_sub_set_cc, &v6);
  label_new(&v7);
  set_operand_32(&v8, 0);
  label_new(&v9);
  evaluate_condition(v6, v5, v9);
  set_operand_32(&v10, 0x00000001);
  set_reg_rc(v10);
  operand_reassign(&v8, v10);
  label_jump(v7);
  label_set(v9);
  set_operand_32(&v12, 0x00000000);
  set_reg_rc(v12);
  operand_reassign(&v8, v12);
  label_set(v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_subc_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  set_reg_rc(v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_subc_zir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  bitflip(v1, &v2);
  get_status_flag_carry(&v3);
  add3(imm, v2, v3, &v4);
  save_status_flag_zero(v4);
  save_status_flag_carry(v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_subc_zirc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  sext_27_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zirci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  sext_11_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_subc_zirf(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  sext_27_32(imm, &v1);
  get_reg_ra(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_11_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_subc_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_27_32(imm, &v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_subc_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t sub_nz_cc;
  set_operand_32(&sub_nz_cc, get_sub_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  bitflip(v2, &v3);
  get_status_flag_carry(&v4);
  add3(v1, v3, v4, &v5);
  uext_8_32(sub_nz_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v5, v7);
  save_status_flag_zero(v5);
  save_status_flag_carry(v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_sw_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  sext_16_32(imm, &v4);
  sext_16_32(v4, &v5);
  uext_1_32(endian, &v6);
  store_32(v3, v5, v6);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_sw_erir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_rb(v4);
  uext_1_32(endian, &v5);
  store_32(v3, v4, v5);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_sw_esii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22;
  operand_t v23;
  operand_t v24;
  operand_t v26 = ZERO_OPERAND;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30;
  operand_t v31;
  operand_t v32;
  operand_t v33;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_12_32(off, &v4);
  set_operand_32(&v5, 0x00000004);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_12_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffc);
  and(v19, v20, &v21);
  sext_16_32(imm, &v22);
  sext_16_32(v22, &v23);
  uext_1_32(endian, &v24);
  store_32(v21, v23, v24);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v26);
  set_operand_32(&v27, 0x0000ffff);
  and(v26, v27, &v28);
  sext_12_32(off, &v29);
  add(v28, v29, &v30);
  sext_16_32(imm, &v31);
  sext_16_32(v31, &v32);
  uext_1_32(endian, &v33);
  store_32(v30, v32, v33);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v24);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  free_operand_if_needed(&v32);
  free_operand_if_needed(&v33);
  return status;
}
bool translate_sw_esir(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v10;
  operand_t v11;
  operand_t v12 = ZERO_OPERAND;
  operand_t v13;
  operand_t v14 = ZERO_OPERAND;
  operand_t v15 = ZERO_OPERAND;
  operand_t v16;
  operand_t v17;
  operand_t v18;
  operand_t v19;
  operand_t v20;
  operand_t v21;
  operand_t v22 = ZERO_OPERAND;
  operand_t v23;
  operand_t v25 = ZERO_OPERAND;
  operand_t v26;
  operand_t v27;
  operand_t v28;
  operand_t v29;
  operand_t v30 = ZERO_OPERAND;
  operand_t v31;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  set_operand_32(&v2, 0x0000ffff);
  and(v1, v2, &v3);
  sext_24_32(off, &v4);
  set_operand_32(&v5, 0x00000004);
  add3(v3, v4, v5, &v6);
  get_reg_ra(v7);
  set_operand_32(&v8, 0x00000010);
  set_operand_32(&v9, 0x00000000);
  lsr(v7, v8, v9, &v10);
  sub(v6, v10, &v11);
  label_new(&v12);
  set_operand_32(&v13, 0);
  label_new(&v14);
  evaluate_condition(const_cc_ge0, v11, v14);
  get_reg_ra(v15);
  set_operand_32(&v16, 0x0000ffff);
  and(v15, v16, &v17);
  sext_24_32(off, &v18);
  add(v17, v18, &v19);
  set_operand_32(&v20, 0x0000fffc);
  and(v19, v20, &v21);
  get_reg_rb(v22);
  uext_1_32(endian, &v23);
  store_32(v21, v22, v23);
  raise_memory_fault();
  operand_reassign(&v13, v13);
  label_jump(v12);
  label_set(v14);
  get_reg_ra(v25);
  set_operand_32(&v26, 0x0000ffff);
  and(v25, v26, &v27);
  sext_24_32(off, &v28);
  add(v27, v28, &v29);
  get_reg_rb(v30);
  uext_1_32(endian, &v31);
  store_32(v29, v30, v31);
  operand_reassign(&v13, src_reg);
  label_set(v12);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v10);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  free_operand_if_needed(&v13);
  free_operand_if_needed(&v14);
  free_operand_if_needed(&v15);
  free_operand_if_needed(&v16);
  free_operand_if_needed(&v17);
  free_operand_if_needed(&v18);
  free_operand_if_needed(&v19);
  free_operand_if_needed(&v20);
  free_operand_if_needed(&v21);
  free_operand_if_needed(&v22);
  free_operand_if_needed(&v23);
  free_operand_if_needed(&v25);
  free_operand_if_needed(&v26);
  free_operand_if_needed(&v27);
  free_operand_if_needed(&v28);
  free_operand_if_needed(&v29);
  free_operand_if_needed(&v30);
  free_operand_if_needed(&v31);
  return status;
}
bool translate_sw_id_erii(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t endian;
  set_operand_32(&endian, descriptor->endian);
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4 = ZERO_OPERAND;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(off, &v2);
  add(v1, v2, &v3);
  get_reg_id(v4);
  sext_16_32(imm, &v5);
  or(v4, v5, &v6);
  uext_1_32(endian, &v7);
  store_32(v3, v6, v7);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_swapd_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_false_cc;
  set_operand_32(&true_false_cc, get_true_false_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rd();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3 = ZERO_OPERAND;
  operand_t v4;
  get_reg_ra(src_reg);
  uext_8_32(true_false_cc, &v1);
  get_reg_dbe(v2);
  get_reg_dbo(v3);
  set_reg_dce(v3);
  set_reg_dco(v2);
  uext_16_32(pc, &v4);
  cond_jump(v1, v2, v4);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_tell_ri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t off;
  set_operand_32(&off, descriptor->off);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3 = ZERO_OPERAND;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(off, &v2);
  tell(v1, v2, &v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_time_s_r(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_time_s_rci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  sext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(true_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_time_u_r(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_time_u_rci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  uext_32_64(v2, &v3);
  set_reg_dc(v3);
  uext_8_32(true_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v2, v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_time_r(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  set_reg_rc(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_time_rci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  set_reg_rc(v2);
  uext_8_32(true_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_time_z(DisasContext *ctx, __attribute__((unused)) const InstructionDescriptor *descriptor) {
  bool status = true;

  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_time_zci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_bits(v1, 4, 35, &v2);
  uext_8_32(true_cc, &v3);
  uext_16_32(pc, &v4);
  cond_jump(v3, v2, v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_time_cfg_s_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_time_cfg_s_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  sext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(true_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_time_cfg_u_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_time_cfg_u_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  operand_t v7;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  uext_32_64(v4, &v5);
  set_reg_dc(v5);
  uext_8_32(true_cc, &v6);
  uext_16_32(pc, &v7);
  cond_jump(v6, v4, v7);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  return status;
}
bool translate_time_cfg_rr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  set_reg_rc(v4);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_time_cfg_rrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  set_reg_rc(v4);
  uext_8_32(true_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_time_cfg_zr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_time_cfg_zrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t true_cc;
  set_operand_32(&true_cc, get_true_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_time(&v1);
  get_reg_rb(v2);
  get_bits(v2, 0, 2, &v3);
  set_time_config(v3);
  get_bits(v1, 4, 35, &v4);
  uext_8_32(true_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v4, v6);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_xor_s_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_xor_s_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_xor_s_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_xor_s_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_xor_s_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  sext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  sext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_xor_s_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  sext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_xor_u_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_xor_u_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_xor_u_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_xor_u_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  return status;
}
bool translate_xor_u_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v9;
  operand_t v11;
  operand_t v12;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  uext_32_64(v8, &v9);
  set_reg_dc(v9);
  operand_reassign(&v6, v9);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v11, 0x00000000);
  uext_32_64(v11, &v12);
  set_reg_dc(v12);
  operand_reassign(&v6, v12);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v9);
  free_operand_if_needed(&v11);
  free_operand_if_needed(&v12);
  return status;
}
bool translate_xor_u_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  operand_t v6;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_32_64(v3, &v4);
  set_reg_dc(v4);
  uext_8_32(log_nz_cc, &v5);
  uext_16_32(pc, &v6);
  cond_jump(v5, v3, v6);
  save_status_flag_zero(v3);
  next_instruction_may_replay_64();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  return status;
}
bool translate_xor_rri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  xor(v1, imm, &v2);
  set_reg_rc(v2);
  save_status_flag_zero(v2);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_xor_rric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_xor_rrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_8_32(imm, &v2);
  xor(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_xor_rrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_24_32(imm, &v2);
  xor(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_rrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  set_reg_rc(v3);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_rrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_set_cc;
  set_operand_32(&log_set_cc, get_log_set_cc(descriptor->cc));
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5 = ZERO_OPERAND;
  operand_t v6;
  operand_t v7 = ZERO_OPERAND;
  operand_t v8;
  operand_t v10;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_8_32(log_set_cc, &v4);
  label_new(&v5);
  set_operand_32(&v6, 0);
  label_new(&v7);
  evaluate_condition(v4, v3, v7);
  set_operand_32(&v8, 0x00000001);
  set_reg_rc(v8);
  operand_reassign(&v6, v8);
  label_jump(v5);
  label_set(v7);
  set_operand_32(&v10, 0x00000000);
  set_reg_rc(v10);
  operand_reassign(&v6, v10);
  label_set(v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  free_operand_if_needed(&v6);
  free_operand_if_needed(&v7);
  free_operand_if_needed(&v8);
  free_operand_if_needed(&v10);
  return status;
}
bool translate_xor_rrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  set_reg_rc(v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_may_replay_32();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_xor_zri(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  get_reg_ra(src_reg);
  get_reg_rb(v1);
  xor(v1, imm, &v2);
  save_status_flag_zero(v2);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  return status;
}
bool translate_xor_zric(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  xor(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_zrici(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_12_32(imm, &v2);
  xor(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
bool translate_xor_zrif(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t imm;
  set_operand_32(&imm, descriptor->imm);
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  sext_28_32(imm, &v2);
  xor(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_zrr(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_zrrc(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;

  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  return status;
}
bool translate_xor_zrrci(DisasContext *ctx,  const InstructionDescriptor *descriptor) {
  bool status = true;
  operand_t log_nz_cc;
  set_operand_32(&log_nz_cc, get_log_nz_cc(descriptor->cc));
  operand_t pc;
  set_operand_32(&pc, descriptor->pc);
  may_replay_rr();
  operand_t src_reg = ZERO_OPERAND;
  operand_t v1 = ZERO_OPERAND;
  operand_t v2 = ZERO_OPERAND;
  operand_t v3;
  operand_t v4;
  operand_t v5;
  get_reg_ra(src_reg);
  get_reg_ra(v1);
  get_reg_rb(v2);
  xor(v1, v2, &v3);
  uext_8_32(log_nz_cc, &v4);
  uext_16_32(pc, &v5);
  cond_jump(v4, v3, v5);
  save_status_flag_zero(v3);
  next_instruction_will_not_replay();
  free_operand_if_needed(&src_reg);
  free_operand_if_needed(&v1);
  free_operand_if_needed(&v2);
  free_operand_if_needed(&v3);
  free_operand_if_needed(&v4);
  free_operand_if_needed(&v5);
  return status;
}
