# ğŸ§  Basic 4-bit Nano Processor

This is a minimalist 4-bit nano processor designed for educational and experimental use. It demonstrates the basics of CPU architecture using a simplified instruction set and core components implemented in VHDL.

## ğŸš€ Version: 1.0.0

---

## ğŸ“¦ Features

- **4-bit Data Width** â€“ Lightweight processor for small-scale computation
- **Core Instructions:**
  - `ADD` â€“ Performs 4-bit addition
  - `MOVE` â€“ Transfers data between registers
  - `NEGATION` â€“ Computes twoâ€™s complement of a value
  - `JUMP IF ZERO` â€“ Conditional jump based on zero flag
- **Implemented Components:**
  - Register Bank
  - ALU (Arithmetic Logic Unit)
  - Instruction Decoder
  - Slow Clock Generator
  - Testbench for simulation

---

## ğŸ› ï¸ File Structure

| File/Module               | Description                                |
| ------------------------- | ------------------------------------------ |
| `register_bank.vhd`       | Stores values in multiple 4-bit registers  |
| `alu.vhd`                 | Handles arithmetic operations              |
| `instruction_decoder.vhd` | Decodes binary instructions                |
| `clock_gen.vhd`           | Slow clock generator for simulation timing |
| `cpu_top.vhd`             | Top-level integration of CPU components    |
| `testbench.vhd`           | Simulates CPU behavior for testing         |

---

## ğŸ¯ Use Cases

- CPU architecture learning
- Instruction set experimentation
- Digital design education using VHDL
- Foundation for building more complex processors

---

## ğŸ“· Screenshots / Waveforms

_(Optional: Add simulation waveforms or block diagrams here)_

---

## ğŸ”§ Getting Started

To simulate the processor:

1. Clone the repository.
2. Open the project in your VHDL simulator (ModelSim, GHDL, etc.).
3. Compile all VHDL files.
4. Run `testbench.vhd` to observe functionality.

---

## ğŸ“– License

This project is open-source and free to use for educational purposes.

---

## ğŸ‘¤ Author

Created by Lahiru Dilshan  
Scout | Rahula College | Computer Engineering Enthusiast

---

## ğŸ“Œ Note

This is Version `v1.0.0`. Further instructions and functionality (like branching, memory, or extended instructions) may be added in future versions.
