mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:39811
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/xclbin/vadd.hw.xclbin.link_summary, at Tue Nov 24 09:03:25 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Nov 24 09:03:25 2020
Running Rule Check Server on port:33023
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Tue Nov 24 09:03:26 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [09:03:47] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Nov 24 09:03:53 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in28' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in29' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in30' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'HBM_in31' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [09:04:07] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [09:04:14] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 360249 ; free virtual = 468921
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [09:04:14] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.HBM_in0:HBM[0] -sp vadd_1.HBM_in1:HBM[1] -sp vadd_1.HBM_in2:HBM[2] -sp vadd_1.HBM_in3:HBM[3] -sp vadd_1.HBM_in4:HBM[4] -sp vadd_1.HBM_in5:HBM[5] -sp vadd_1.HBM_in6:HBM[6] -sp vadd_1.HBM_in7:HBM[7] -sp vadd_1.HBM_in8:HBM[8] -sp vadd_1.HBM_in9:HBM[9] -sp vadd_1.HBM_in10:HBM[10] -sp vadd_1.HBM_in11:HBM[11] -sp vadd_1.HBM_in12:HBM[12] -sp vadd_1.HBM_in13:HBM[13] -sp vadd_1.HBM_in14:HBM[14] -sp vadd_1.HBM_in15:HBM[15] -sp vadd_1.HBM_in16:HBM[16] -sp vadd_1.HBM_in17:HBM[17] -sp vadd_1.HBM_in18:HBM[18] -sp vadd_1.HBM_in19:HBM[19] -sp vadd_1.HBM_in20:HBM[20] -sp vadd_1.HBM_in21:HBM[21] -sp vadd_1.HBM_in22:HBM[22] -sp vadd_1.HBM_in23:HBM[23] -sp vadd_1.HBM_in24:HBM[24] -sp vadd_1.HBM_in25:HBM[25] -sp vadd_1.HBM_in26:HBM[26] -sp vadd_1.HBM_in27:HBM[27] -sp vadd_1.HBM_in28:HBM[28] -sp vadd_1.HBM_in29:HBM[29] -sp vadd_1.HBM_in30:HBM[30] -sp vadd_1.HBM_in31:HBM[31] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in28, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in29, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in30, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: HBM_in31, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in0 to HBM[0] for directive vadd_1.HBM_in0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in1 to HBM[1] for directive vadd_1.HBM_in1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in2 to HBM[2] for directive vadd_1.HBM_in2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in3 to HBM[3] for directive vadd_1.HBM_in3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in4 to HBM[4] for directive vadd_1.HBM_in4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in5 to HBM[5] for directive vadd_1.HBM_in5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in6 to HBM[6] for directive vadd_1.HBM_in6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in7 to HBM[7] for directive vadd_1.HBM_in7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in8 to HBM[8] for directive vadd_1.HBM_in8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in9 to HBM[9] for directive vadd_1.HBM_in9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in10 to HBM[10] for directive vadd_1.HBM_in10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in11 to HBM[11] for directive vadd_1.HBM_in11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in12 to HBM[12] for directive vadd_1.HBM_in12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in13 to HBM[13] for directive vadd_1.HBM_in13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in14 to HBM[14] for directive vadd_1.HBM_in14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in15 to HBM[15] for directive vadd_1.HBM_in15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in16 to HBM[16] for directive vadd_1.HBM_in16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in17 to HBM[17] for directive vadd_1.HBM_in17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in18 to HBM[18] for directive vadd_1.HBM_in18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in19 to HBM[19] for directive vadd_1.HBM_in19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in20 to HBM[20] for directive vadd_1.HBM_in20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in21 to HBM[21] for directive vadd_1.HBM_in21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in22 to HBM[22] for directive vadd_1.HBM_in22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in23 to HBM[23] for directive vadd_1.HBM_in23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in24 to HBM[24] for directive vadd_1.HBM_in24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in25 to HBM[25] for directive vadd_1.HBM_in25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in26 to HBM[26] for directive vadd_1.HBM_in26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in27 to HBM[27] for directive vadd_1.HBM_in27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in28 to HBM[28] for directive vadd_1.HBM_in28:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in29 to HBM[29] for directive vadd_1.HBM_in29:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in30 to HBM[30] for directive vadd_1.HBM_in30:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.HBM_in31 to HBM[31] for directive vadd_1.HBM_in31:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [09:04:20] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 360309 ; free virtual = 468981
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [09:04:20] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [09:04:24] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 295.449 ; gain = 0.000 ; free physical = 360296 ; free virtual = 468974
INFO: [v++ 60-1441] [09:04:24] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 740.039 ; gain = 0.000 ; free physical = 360316 ; free virtual = 468994
INFO: [v++ 60-1443] [09:04:24] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [09:04:27] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 740.039 ; gain = 0.000 ; free physical = 360313 ; free virtual = 468991
INFO: [v++ 60-1443] [09:04:27] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [09:04:29] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 740.039 ; gain = 0.000 ; free physical = 360310 ; free virtual = 468988
INFO: [v++ 60-1443] [09:04:29] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[09:05:39] Run vpl: Step create_project: Started
Creating Vivado project.
[09:05:42] Run vpl: Step create_project: Completed
[09:05:42] Run vpl: Step create_bd: Started
[09:07:18] Run vpl: Step create_bd: RUNNING...
[09:08:50] Run vpl: Step create_bd: RUNNING...
[09:10:18] Run vpl: Step create_bd: RUNNING...
[09:11:53] Run vpl: Step create_bd: RUNNING...
[09:13:22] Run vpl: Step create_bd: RUNNING...
[09:14:56] Run vpl: Step create_bd: RUNNING...
[09:16:23] Run vpl: Step create_bd: RUNNING...
[09:18:12] Run vpl: Step create_bd: RUNNING...
[09:19:30] Run vpl: Step create_bd: Completed
[09:19:30] Run vpl: Step update_bd: Started
[09:20:59] Run vpl: Step update_bd: RUNNING...
[09:22:31] Run vpl: Step update_bd: RUNNING...
[09:23:25] Run vpl: Step update_bd: Completed
[09:23:25] Run vpl: Step generate_target: Started
[09:24:54] Run vpl: Step generate_target: RUNNING...
[09:26:21] Run vpl: Step generate_target: RUNNING...
[09:27:43] Run vpl: Step generate_target: RUNNING...
[09:29:19] Run vpl: Step generate_target: RUNNING...
[09:30:47] Run vpl: Step generate_target: RUNNING...
[09:32:23] Run vpl: Step generate_target: RUNNING...
[09:33:58] Run vpl: Step generate_target: RUNNING...
[09:35:03] Run vpl: Step generate_target: Completed
[09:35:03] Run vpl: Step config_hw_runs: Started
[09:36:06] Run vpl: Step config_hw_runs: Completed
[09:36:06] Run vpl: Step synth: Started
[09:36:52] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[09:37:49] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
[09:39:02] Block-level synthesis in progress, 2 of 66 jobs complete, 8 jobs running.
[09:40:12] Block-level synthesis in progress, 5 of 66 jobs complete, 8 jobs running.
[09:41:26] Block-level synthesis in progress, 9 of 66 jobs complete, 6 jobs running.
[09:42:40] Block-level synthesis in progress, 13 of 66 jobs complete, 8 jobs running.
[09:43:49] Block-level synthesis in progress, 15 of 66 jobs complete, 6 jobs running.
[09:45:05] Block-level synthesis in progress, 21 of 66 jobs complete, 5 jobs running.
[09:46:21] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
[09:47:37] Block-level synthesis in progress, 27 of 66 jobs complete, 6 jobs running.
[09:48:47] Block-level synthesis in progress, 28 of 66 jobs complete, 8 jobs running.
[09:51:52] Block-level synthesis in progress, 35 of 66 jobs complete, 8 jobs running.
[09:53:05] Block-level synthesis in progress, 41 of 66 jobs complete, 7 jobs running.
[09:54:19] Block-level synthesis in progress, 42 of 66 jobs complete, 8 jobs running.
[09:55:39] Block-level synthesis in progress, 48 of 66 jobs complete, 7 jobs running.
[09:56:53] Block-level synthesis in progress, 49 of 66 jobs complete, 8 jobs running.
[09:58:07] Block-level synthesis in progress, 55 of 66 jobs complete, 8 jobs running.
[09:59:26] Block-level synthesis in progress, 57 of 66 jobs complete, 7 jobs running.
[10:00:46] Block-level synthesis in progress, 62 of 66 jobs complete, 4 jobs running.
[10:02:07] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:03:29] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:04:54] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:06:18] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:07:44] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:09:07] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:10:32] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:11:56] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:13:21] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:14:46] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:16:10] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:17:34] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:18:58] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:20:22] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:21:45] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:23:08] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:24:31] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:25:53] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:27:15] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:28:40] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:30:03] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:31:26] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:32:52] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:34:18] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:35:42] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:37:06] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:38:32] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:39:55] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:41:16] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:42:40] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:44:04] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:45:25] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:46:49] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:48:13] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:49:36] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:51:01] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:52:24] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:53:52] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:55:18] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:56:41] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:58:04] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[10:59:26] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:00:48] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:02:11] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:03:34] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:04:55] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:07:37] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:09:00] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:10:25] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:11:46] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:13:06] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:15:50] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:17:13] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:18:33] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:20:03] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:21:24] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:22:46] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:24:08] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:25:30] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:26:52] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:28:16] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:29:40] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:31:02] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:32:23] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:33:46] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:35:07] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:36:31] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:37:53] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:39:19] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:40:46] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:42:10] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:43:37] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:45:03] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:46:31] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:47:58] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:49:26] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:50:55] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:52:21] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:53:44] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:55:06] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:56:28] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:57:55] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[11:59:24] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
[12:03:31] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
[12:04:35] Top-level synthesis in progress.
[12:06:08] Top-level synthesis in progress.
[12:07:30] Top-level synthesis in progress.
[12:08:55] Top-level synthesis in progress.
[12:10:15] Top-level synthesis in progress.
[12:11:36] Top-level synthesis in progress.
[12:13:00] Top-level synthesis in progress.
[12:14:20] Top-level synthesis in progress.
[12:15:40] Top-level synthesis in progress.
[12:17:00] Top-level synthesis in progress.
[12:18:18] Top-level synthesis in progress.
[12:19:37] Top-level synthesis in progress.
[12:20:55] Top-level synthesis in progress.
[12:22:12] Top-level synthesis in progress.
[12:23:30] Top-level synthesis in progress.
[12:24:52] Top-level synthesis in progress.
[12:26:11] Top-level synthesis in progress.
[12:27:32] Top-level synthesis in progress.
[12:28:52] Top-level synthesis in progress.
[12:30:13] Top-level synthesis in progress.
[12:31:35] Top-level synthesis in progress.
[12:33:00] Top-level synthesis in progress.
[12:34:19] Top-level synthesis in progress.
[12:35:39] Top-level synthesis in progress.
[12:37:00] Top-level synthesis in progress.
[12:38:22] Top-level synthesis in progress.
[12:39:41] Top-level synthesis in progress.
[12:41:01] Top-level synthesis in progress.
[12:42:22] Top-level synthesis in progress.
[12:43:42] Top-level synthesis in progress.
[12:45:06] Top-level synthesis in progress.
[12:46:29] Top-level synthesis in progress.
[12:47:50] Top-level synthesis in progress.
[12:49:12] Top-level synthesis in progress.
[12:50:35] Top-level synthesis in progress.
[12:51:55] Top-level synthesis in progress.
[12:53:19] Top-level synthesis in progress.
[12:54:40] Top-level synthesis in progress.
[12:55:58] Top-level synthesis in progress.
[12:57:19] Top-level synthesis in progress.
[12:58:39] Top-level synthesis in progress.
[12:59:59] Top-level synthesis in progress.
[13:01:19] Top-level synthesis in progress.
[13:02:38] Top-level synthesis in progress.
[13:03:57] Top-level synthesis in progress.
[13:05:16] Top-level synthesis in progress.
[13:06:38] Top-level synthesis in progress.
[13:07:59] Top-level synthesis in progress.
[13:09:20] Top-level synthesis in progress.
[13:10:40] Top-level synthesis in progress.
[13:11:59] Top-level synthesis in progress.
[13:13:20] Top-level synthesis in progress.
[13:14:43] Top-level synthesis in progress.
[13:16:05] Top-level synthesis in progress.
[13:17:25] Top-level synthesis in progress.
[13:18:45] Top-level synthesis in progress.
[13:20:05] Top-level synthesis in progress.
[13:21:23] Top-level synthesis in progress.
[13:22:43] Top-level synthesis in progress.
[13:24:02] Top-level synthesis in progress.
[13:25:23] Top-level synthesis in progress.
[13:26:47] Top-level synthesis in progress.
[13:28:08] Top-level synthesis in progress.
[13:29:29] Top-level synthesis in progress.
[13:30:52] Top-level synthesis in progress.
[13:32:14] Top-level synthesis in progress.
[13:33:36] Top-level synthesis in progress.
[13:34:58] Top-level synthesis in progress.
[13:36:20] Top-level synthesis in progress.
[13:37:42] Top-level synthesis in progress.
[13:39:07] Top-level synthesis in progress.
[13:40:30] Top-level synthesis in progress.
[13:41:51] Top-level synthesis in progress.
[13:43:13] Top-level synthesis in progress.
[13:44:37] Top-level synthesis in progress.
[13:45:58] Top-level synthesis in progress.
[13:47:19] Top-level synthesis in progress.
[13:48:40] Top-level synthesis in progress.
[13:50:00] Top-level synthesis in progress.
[13:51:20] Top-level synthesis in progress.
[13:52:45] Top-level synthesis in progress.
[13:54:10] Top-level synthesis in progress.
[13:55:32] Top-level synthesis in progress.
[13:56:54] Top-level synthesis in progress.
[13:58:17] Top-level synthesis in progress.
[13:59:35] Top-level synthesis in progress.
[14:00:55] Top-level synthesis in progress.
[14:02:17] Top-level synthesis in progress.
[14:03:40] Top-level synthesis in progress.
[14:05:07] Top-level synthesis in progress.
[14:06:34] Top-level synthesis in progress.
[14:08:00] Top-level synthesis in progress.
[14:09:26] Top-level synthesis in progress.
[14:10:54] Top-level synthesis in progress.
[14:12:20] Top-level synthesis in progress.
[14:13:47] Top-level synthesis in progress.
[14:15:13] Top-level synthesis in progress.
[14:16:40] Top-level synthesis in progress.
[14:18:07] Top-level synthesis in progress.
[14:19:33] Top-level synthesis in progress.
[14:21:01] Top-level synthesis in progress.
[14:22:27] Top-level synthesis in progress.
[14:23:54] Top-level synthesis in progress.
[14:25:22] Top-level synthesis in progress.
[14:26:49] Top-level synthesis in progress.
[14:28:18] Top-level synthesis in progress.
[14:29:44] Top-level synthesis in progress.
[14:31:10] Top-level synthesis in progress.
[14:32:36] Top-level synthesis in progress.
[14:34:00] Top-level synthesis in progress.
[14:35:26] Top-level synthesis in progress.
[14:36:53] Top-level synthesis in progress.
[14:38:19] Top-level synthesis in progress.
[14:39:45] Top-level synthesis in progress.
[14:41:09] Top-level synthesis in progress.
[14:42:32] Top-level synthesis in progress.
[14:44:00] Top-level synthesis in progress.
[14:45:28] Top-level synthesis in progress.
[14:46:54] Top-level synthesis in progress.
[14:48:16] Top-level synthesis in progress.
[14:49:37] Top-level synthesis in progress.
[14:50:57] Top-level synthesis in progress.
[14:52:16] Top-level synthesis in progress.
[14:53:35] Top-level synthesis in progress.
[14:54:56] Top-level synthesis in progress.
[14:56:19] Top-level synthesis in progress.
[14:57:45] Top-level synthesis in progress.
[14:59:09] Top-level synthesis in progress.
[15:00:34] Top-level synthesis in progress.
[15:01:59] Top-level synthesis in progress.
[15:03:25] Top-level synthesis in progress.
[15:04:58] Top-level synthesis in progress.
[15:06:17] Top-level synthesis in progress.
[15:07:35] Top-level synthesis in progress.
[15:08:52] Top-level synthesis in progress.
[15:10:10] Top-level synthesis in progress.
[15:11:29] Top-level synthesis in progress.
[15:12:49] Top-level synthesis in progress.
[15:14:09] Top-level synthesis in progress.
[15:15:32] Top-level synthesis in progress.
[15:16:52] Top-level synthesis in progress.
[15:18:15] Top-level synthesis in progress.
[15:19:37] Top-level synthesis in progress.
[15:21:01] Top-level synthesis in progress.
[15:22:27] Top-level synthesis in progress.
[15:23:50] Top-level synthesis in progress.
[15:25:11] Top-level synthesis in progress.
[15:26:31] Top-level synthesis in progress.
[15:27:51] Top-level synthesis in progress.
[15:29:11] Top-level synthesis in progress.
[15:30:32] Top-level synthesis in progress.
[15:31:52] Top-level synthesis in progress.
[15:33:11] Top-level synthesis in progress.
[15:34:30] Top-level synthesis in progress.
[15:35:55] Top-level synthesis in progress.
[15:37:19] Top-level synthesis in progress.
[15:38:44] Top-level synthesis in progress.
[15:40:10] Top-level synthesis in progress.
[15:41:35] Top-level synthesis in progress.
[15:43:00] Top-level synthesis in progress.
[15:44:24] Top-level synthesis in progress.
[15:45:53] Top-level synthesis in progress.
[15:47:14] Top-level synthesis in progress.
[15:48:34] Top-level synthesis in progress.
[15:49:52] Top-level synthesis in progress.
[15:51:13] Top-level synthesis in progress.
[15:52:32] Top-level synthesis in progress.
[15:53:52] Top-level synthesis in progress.
[15:55:12] Top-level synthesis in progress.
[15:56:34] Top-level synthesis in progress.
[15:57:55] Top-level synthesis in progress.
[15:59:15] Top-level synthesis in progress.
[16:00:41] Top-level synthesis in progress.
[16:02:07] Top-level synthesis in progress.
[16:03:33] Top-level synthesis in progress.
[16:04:59] Top-level synthesis in progress.
[16:06:25] Top-level synthesis in progress.
[16:07:52] Top-level synthesis in progress.
[16:09:18] Top-level synthesis in progress.
[16:10:44] Top-level synthesis in progress.
[16:12:10] Top-level synthesis in progress.
[16:13:35] Top-level synthesis in progress.
[16:15:00] Top-level synthesis in progress.
[16:16:27] Top-level synthesis in progress.
[16:17:52] Top-level synthesis in progress.
[16:19:18] Top-level synthesis in progress.
[16:20:43] Top-level synthesis in progress.
[16:22:09] Top-level synthesis in progress.
[16:23:37] Top-level synthesis in progress.
[16:25:04] Top-level synthesis in progress.
[16:26:32] Top-level synthesis in progress.
[16:28:00] Top-level synthesis in progress.
[16:29:26] Top-level synthesis in progress.
[16:30:52] Top-level synthesis in progress.
[16:32:18] Top-level synthesis in progress.
[16:33:48] Top-level synthesis in progress.
[16:35:17] Top-level synthesis in progress.
[16:36:45] Top-level synthesis in progress.
[16:38:12] Top-level synthesis in progress.
[16:39:38] Top-level synthesis in progress.
[16:41:07] Top-level synthesis in progress.
[16:42:34] Top-level synthesis in progress.
[16:44:00] Top-level synthesis in progress.
[16:45:26] Top-level synthesis in progress.
[16:46:52] Top-level synthesis in progress.
[16:48:20] Top-level synthesis in progress.
[16:49:47] Top-level synthesis in progress.
[16:51:16] Top-level synthesis in progress.
[16:52:44] Top-level synthesis in progress.
[16:54:12] Top-level synthesis in progress.
[16:55:40] Top-level synthesis in progress.
[16:57:09] Top-level synthesis in progress.
[16:58:36] Top-level synthesis in progress.
[17:00:04] Top-level synthesis in progress.
[17:01:30] Top-level synthesis in progress.
[17:02:56] Top-level synthesis in progress.
[17:04:23] Top-level synthesis in progress.
[17:05:51] Top-level synthesis in progress.
[17:07:20] Top-level synthesis in progress.
[17:08:49] Top-level synthesis in progress.
[17:10:17] Top-level synthesis in progress.
[17:11:45] Top-level synthesis in progress.
[17:13:13] Top-level synthesis in progress.
[17:14:42] Top-level synthesis in progress.
[17:16:11] Top-level synthesis in progress.
[17:17:39] Top-level synthesis in progress.
[17:19:04] Top-level synthesis in progress.
[17:20:29] Top-level synthesis in progress.
[17:21:52] Top-level synthesis in progress.
[17:23:16] Top-level synthesis in progress.
[17:24:43] Top-level synthesis in progress.
[17:26:09] Top-level synthesis in progress.
[17:27:35] Top-level synthesis in progress.
[17:28:58] Top-level synthesis in progress.
[17:30:24] Top-level synthesis in progress.
[17:31:49] Top-level synthesis in progress.
[17:33:18] Top-level synthesis in progress.
[17:34:46] Top-level synthesis in progress.
[17:36:14] Top-level synthesis in progress.
[17:37:42] Top-level synthesis in progress.
[17:39:09] Top-level synthesis in progress.
[17:40:34] Top-level synthesis in progress.
[17:41:59] Top-level synthesis in progress.
[17:43:24] Top-level synthesis in progress.
[17:44:49] Top-level synthesis in progress.
[17:46:16] Top-level synthesis in progress.
[17:47:45] Top-level synthesis in progress.
[17:49:10] Top-level synthesis in progress.
[17:50:34] Top-level synthesis in progress.
[17:52:00] Top-level synthesis in progress.
[17:53:25] Top-level synthesis in progress.
[17:54:49] Top-level synthesis in progress.
[17:56:15] Top-level synthesis in progress.
[17:57:42] Top-level synthesis in progress.
[17:59:04] Top-level synthesis in progress.
[18:00:28] Top-level synthesis in progress.
[18:01:50] Top-level synthesis in progress.
[18:03:11] Top-level synthesis in progress.
[18:04:35] Top-level synthesis in progress.
[18:05:58] Top-level synthesis in progress.
[18:07:22] Top-level synthesis in progress.
[18:08:46] Top-level synthesis in progress.
[18:10:08] Top-level synthesis in progress.
[18:11:34] Top-level synthesis in progress.
[18:13:00] Top-level synthesis in progress.
[18:14:25] Top-level synthesis in progress.
[18:15:51] Top-level synthesis in progress.
[18:17:18] Top-level synthesis in progress.
[18:18:43] Top-level synthesis in progress.
[18:20:08] Top-level synthesis in progress.
[18:21:33] Top-level synthesis in progress.
[18:22:57] Top-level synthesis in progress.
[18:24:20] Top-level synthesis in progress.
[18:25:44] Top-level synthesis in progress.
[18:27:08] Top-level synthesis in progress.
[18:28:33] Top-level synthesis in progress.
[18:30:00] Top-level synthesis in progress.
[18:31:30] Top-level synthesis in progress.
[18:32:57] Top-level synthesis in progress.
[18:34:21] Top-level synthesis in progress.
[18:35:44] Top-level synthesis in progress.
[18:37:09] Top-level synthesis in progress.
[18:38:30] Top-level synthesis in progress.
[18:39:53] Top-level synthesis in progress.
[18:41:15] Top-level synthesis in progress.
[18:42:38] Top-level synthesis in progress.
[18:43:59] Top-level synthesis in progress.
[18:45:20] Top-level synthesis in progress.
[18:46:41] Top-level synthesis in progress.
[18:48:01] Top-level synthesis in progress.
[18:49:23] Top-level synthesis in progress.
[18:50:46] Top-level synthesis in progress.
[18:52:09] Top-level synthesis in progress.
[18:53:30] Top-level synthesis in progress.
[18:54:53] Top-level synthesis in progress.
[18:56:13] Top-level synthesis in progress.
[18:57:37] Top-level synthesis in progress.
[18:58:59] Top-level synthesis in progress.
[19:00:21] Top-level synthesis in progress.
[19:01:44] Top-level synthesis in progress.
[19:03:07] Top-level synthesis in progress.
[19:04:31] Top-level synthesis in progress.
[19:05:56] Top-level synthesis in progress.
[19:07:19] Top-level synthesis in progress.
[19:08:43] Top-level synthesis in progress.
[19:10:10] Top-level synthesis in progress.
[19:11:33] Top-level synthesis in progress.
[19:12:54] Top-level synthesis in progress.
[19:14:19] Top-level synthesis in progress.
[19:15:41] Top-level synthesis in progress.
[19:17:04] Top-level synthesis in progress.
[19:18:26] Top-level synthesis in progress.
[19:19:47] Top-level synthesis in progress.
[19:21:08] Top-level synthesis in progress.
[19:22:30] Top-level synthesis in progress.
[19:23:51] Top-level synthesis in progress.
[19:25:14] Top-level synthesis in progress.
[19:26:36] Top-level synthesis in progress.
[19:27:56] Top-level synthesis in progress.
[19:29:19] Top-level synthesis in progress.
[19:30:40] Top-level synthesis in progress.
[19:32:04] Top-level synthesis in progress.
[19:33:27] Top-level synthesis in progress.
[19:34:52] Top-level synthesis in progress.
[19:36:19] Top-level synthesis in progress.
[19:37:44] Top-level synthesis in progress.
[19:39:09] Top-level synthesis in progress.
[19:40:30] Top-level synthesis in progress.
[19:41:55] Top-level synthesis in progress.
[19:43:18] Top-level synthesis in progress.
[19:44:42] Top-level synthesis in progress.
[19:46:06] Top-level synthesis in progress.
[19:47:27] Top-level synthesis in progress.
[19:48:48] Top-level synthesis in progress.
[19:50:09] Top-level synthesis in progress.
[19:51:29] Top-level synthesis in progress.
[19:52:52] Top-level synthesis in progress.
[19:54:20] Top-level synthesis in progress.
[19:55:44] Top-level synthesis in progress.
[19:57:08] Top-level synthesis in progress.
[19:58:32] Top-level synthesis in progress.
[19:59:58] Top-level synthesis in progress.
[20:01:22] Top-level synthesis in progress.
[20:02:44] Top-level synthesis in progress.
[20:04:09] Top-level synthesis in progress.
[20:05:35] Top-level synthesis in progress.
[20:06:59] Top-level synthesis in progress.
[20:08:23] Top-level synthesis in progress.
[20:09:47] Top-level synthesis in progress.
[20:11:09] Top-level synthesis in progress.
[20:12:32] Top-level synthesis in progress.
[20:13:55] Top-level synthesis in progress.
[20:15:19] Top-level synthesis in progress.
[20:16:42] Top-level synthesis in progress.
[20:18:05] Top-level synthesis in progress.
[20:19:27] Top-level synthesis in progress.
[20:20:51] Top-level synthesis in progress.
[20:22:16] Top-level synthesis in progress.
[20:23:40] Top-level synthesis in progress.
[20:25:06] Top-level synthesis in progress.
[20:26:28] Top-level synthesis in progress.
[20:27:51] Top-level synthesis in progress.
[20:29:15] Top-level synthesis in progress.
[20:30:42] Top-level synthesis in progress.
[20:32:06] Top-level synthesis in progress.
[20:33:33] Top-level synthesis in progress.
[20:34:58] Top-level synthesis in progress.
[20:36:22] Top-level synthesis in progress.
[20:37:47] Top-level synthesis in progress.
[20:39:10] Top-level synthesis in progress.
[20:40:36] Top-level synthesis in progress.
[20:42:01] Top-level synthesis in progress.
[20:43:23] Top-level synthesis in progress.
[20:44:48] Top-level synthesis in progress.
[20:46:12] Top-level synthesis in progress.
[20:47:36] Top-level synthesis in progress.
[20:49:01] Top-level synthesis in progress.
[20:50:24] Top-level synthesis in progress.
[20:51:44] Top-level synthesis in progress.
[20:53:07] Top-level synthesis in progress.
[20:54:33] Top-level synthesis in progress.
[20:55:56] Top-level synthesis in progress.
[20:57:17] Top-level synthesis in progress.
[20:58:40] Top-level synthesis in progress.
[21:00:03] Top-level synthesis in progress.
[21:01:27] Top-level synthesis in progress.
[21:03:26] Run vpl: Step synth: Completed
[21:03:26] Run vpl: Step impl: Started
[21:42:20] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 12h 37m 49s 

[21:42:20] Starting logic optimization..
[21:46:19] Phase 1 Retarget
[21:47:39] Phase 2 Constant propagation
[21:48:58] Phase 3 Sweep
[21:52:57] Phase 4 BUFG optimization
[21:52:57] Phase 5 Shift Register Optimization
[21:54:18] Phase 6 Post Processing Netlist
[22:06:09] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 23m 49s 

[22:06:09] Starting logic placement..
[22:08:41] Phase 1 Placer Initialization
[22:08:41] Phase 1.1 Placer Initialization Netlist Sorting
[22:12:30] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[22:16:26] Phase 1.3 Build Placer Netlist Model
[22:22:57] Phase 1.4 Constrain Clocks/Macros
[22:25:30] Phase 2 Global Placement
[22:25:30] Phase 2.1 Floorplanning
[22:43:45] Phase 2.2 Global Placement Core
[23:11:15] Phase 2.2.1 Physical Synthesis In Placer
[23:32:17] Phase 3 Detail Placement
[23:32:17] Phase 3.1 Commit Multi Column Macros
[23:33:36] Phase 3.2 Commit Most Macros & LUTRAMs
[23:34:57] Phase 3.3 Area Swap Optimization
[23:37:36] Phase 3.4 Pipeline Register Optimization
[23:37:36] Phase 3.5 IO Cut Optimizer
[23:37:36] Phase 3.6 Fast Optimization
[23:38:53] Phase 3.7 Small Shape DP
[23:38:53] Phase 3.7.1 Small Shape Clustering
[23:42:48] Phase 3.7.2 Flow Legalize Slice Clusters
[23:42:48] Phase 3.7.3 Slice Area Swap
[23:49:07] Phase 3.7.4 Commit Slice Clusters
[23:52:57] Phase 3.8 Place Remaining
[23:52:57] Phase 3.9 Re-assign LUT pins
[23:56:58] Phase 3.10 Pipeline Register Optimization
[23:56:58] Phase 3.11 Fast Optimization
[00:02:11] Phase 4 Post Placement Optimization and Clean-Up
[00:02:11] Phase 4.1 Post Commit Optimization
[00:06:01] Phase 4.1.1 Post Placement Optimization
[00:06:01] Phase 4.1.1.1 BUFG Insertion
[00:43:37] Phase 4.1.1.2 BUFG Replication
[00:52:10] Phase 4.1.1.3 Replication
[00:57:31] Phase 4.2 Post Placement Cleanup
[01:00:08] Phase 4.3 Placer Reporting
[01:00:08] Phase 4.4 Final Placement Cleanup
[01:56:16] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 50m 07s 

[01:56:16] Starting logic routing..
[01:58:55] Phase 1 Build RT Design
[02:06:01] Phase 2 Router Initialization
[02:06:01] Phase 2.1 Fix Topology Constraints
[02:07:20] Phase 2.2 Pre Route Cleanup
[02:08:38] Phase 2.3 Global Clock Net Routing
[02:09:58] Phase 2.4 Update Timing
[02:19:08] Phase 2.5 Update Timing for Bus Skew
[02:19:08] Phase 2.5.1 Update Timing
[02:23:57] Phase 3 Initial Routing
[02:23:57] Phase 3.1 Global Routing
[02:26:56] Phase 3.2 Update Timing
[02:36:12] Phase 3.3 Update Timing
[02:42:52] Phase 3.4 Update Timing
[02:51:31] Phase 3.5 Update Timing
[02:58:02] Phase 4 Rip-up And Reroute
[02:58:02] Phase 4.1 Global Iteration 0
[02:59:19] Phase 4.2 Global Iteration 1
[04:42:44] Phase 4.3 Global Iteration 2
[05:07:49] Phase 5 Delay and Skew Optimization
[05:07:49] Phase 5.1 Delay CleanUp
[05:07:49] Phase 5.2 Clock Skew Optimization
[05:09:28] Phase 6 Post Hold Fix
[05:09:28] Phase 6.1 Hold Fix Iter
[05:10:47] Phase 6.2 Additional Hold Fix
[05:13:49] Phase 7 Route finalize
[05:13:49] Phase 8 Verifying routed nets
[05:15:24] Phase 9 Depositing Routes
[05:28:56] Run vpl: Step impl: Failed
[05:30:53] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  pfm_top_i/dynamic_region/System_DPA/dpa_mon10/inst/metric_counters_i/GEN_COUNTERS_EXT[5].acc_extnd_inst_0/Accum_i_reg_n_0_[61] pfm_top_i/dynamic_region/vadd_1/inst/PQ_lookup_computation_16777216_188_U0/vadd_fadd_32ns_32ns_32_7_full_dsp_1_U4047/ce_r_repN_5 pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_26_5_U/s_single_PQ_2_V_PQ_code_assign_26_5_full_n pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_27_0_U/U_vadd_fifo_w8_d4_S_ram/s_single_PQ_2_V_PQ_code_assign_27_0_dout[0] pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_27_0_U/U_vadd_fifo_w8_d4_S_ram/s_single_PQ_2_V_PQ_code_assign_27_0_dout[2] pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_27_4_U/mOutPtr[0] pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_27_7_U/s_single_PQ_2_V_PQ_code_assign_27_7_full_n pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_28_0_U/U_vadd_fifo_w8_d4_S_ram/s_single_PQ_2_V_PQ_code_assign_28_0_dout[3] pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_28_10_U/U_vadd_fifo_w8_d4_S_ram/shiftReg_addr[0] pfm_top_i/dynamic_region/vadd_1/inst/s_single_PQ_2_V_PQ_code_assign_28_1_U/U_vadd_fifo_w8_d4_S_ram/q0[21]_i_2__688_n_1 
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, route_design ERROR, please look at the run log file '/mnt/scratch/wenqi/FPGA-ANNS/node234_building_blocks/HBM_scan_and_PQ_lookup/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:34:57] Run run_link: Step vpl: Failed
Time (s): cpu = 00:22:27 ; elapsed = 20:30:27 . Memory (MB): peak = 740.039 ; gain = 0.000 ; free physical = 345489 ; free virtual = 467749
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
Makefile:93: recipe for target 'xclbin/vadd.hw.xclbin' failed
