{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1617131456243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1617131456246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 30 14:10:55 2021 " "Processing started: Tue Mar 30 14:10:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1617131456246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1617131456246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1617131456246 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1617131457569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/data_path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/data_path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458581 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data_path/data_path.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458594 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/mux_3to1/mux_3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/mux_3to1/mux_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_3to1-Mux_3to1_arch " "Found design unit 1: Mux_3to1-Mux_3to1_arch" {  } { { "../Mux_3to1/Mux_3to1.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Mux_3to1/Mux_3to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_3to1 " "Found entity 1: Mux_3to1" {  } { { "../Mux_3to1/Mux_3to1.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Mux_3to1/Mux_3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/outs_16_ports/outs_16_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/outs_16_ports/outs_16_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Outs_16_Ports-Outs_16_Ports_arch " "Found design unit 1: Outs_16_Ports-Outs_16_Ports_arch" {  } { { "../Outs_16_Ports/Outs_16_Ports.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Outs_16_Ports/Outs_16_Ports.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458619 ""} { "Info" "ISGN_ENTITY_NAME" "1 Outs_16_Ports " "Found entity 1: Outs_16_Ports" {  } { { "../Outs_16_Ports/Outs_16_Ports.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/Outs_16_Ports/Outs_16_Ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/rw_96x8_sync/rw_96x8sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rw_96x8_sync/rw_96x8sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "../rw_96x8_sync/rw_96x8sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rw_96x8_sync/rw_96x8sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458631 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "../rw_96x8_sync/rw_96x8sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rw_96x8_sync/rw_96x8sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/rom_128x8_sync/rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/rom_128x8_sync/rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rom_128x8_sync/rom_128x8_sync.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458643 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "../rom_128x8_sync/rom_128x8_sync.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/rom_128x8_sync/rom_128x8_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/memory/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/memory/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458654 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../memory/memory.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jdgar/desktop/digitales/vdhl/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jdgar/desktop/digitales/vdhl/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-CPU_arch " "Found design unit 1: CPU-CPU_arch" {  } { { "../CPU/CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458667 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU/CPU.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458679 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131458679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131458679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1617131458798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:U0\"" {  } { { "computer.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit CPU:U0\|control_unit:U1 " "Elaborating entity \"control_unit\" for hierarchy \"CPU:U0\|control_unit:U1\"" {  } { { "../CPU/CPU.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458819 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state control_unit.vhd(76) " "VHDL Process Statement warning at control_unit.vhd(76): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458825 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(193) " "VHDL Process Statement warning at control_unit.vhd(193): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458825 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(205) " "VHDL Process Statement warning at control_unit.vhd(205): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(217) " "VHDL Process Statement warning at control_unit.vhd(217): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(229) " "VHDL Process Statement warning at control_unit.vhd(229): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(241) " "VHDL Process Statement warning at control_unit.vhd(241): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(253) " "VHDL Process Statement warning at control_unit.vhd(253): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(265) " "VHDL Process Statement warning at control_unit.vhd(265): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(277) " "VHDL Process Statement warning at control_unit.vhd(277): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(277) " "VHDL Process Statement warning at control_unit.vhd(277): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458826 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(289) " "VHDL Process Statement warning at control_unit.vhd(289): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(289) " "VHDL Process Statement warning at control_unit.vhd(289): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(301) " "VHDL Process Statement warning at control_unit.vhd(301): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(301) " "VHDL Process Statement warning at control_unit.vhd(301): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(313) " "VHDL Process Statement warning at control_unit.vhd(313): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(313) " "VHDL Process Statement warning at control_unit.vhd(313): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(325) " "VHDL Process Statement warning at control_unit.vhd(325): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(325) " "VHDL Process Statement warning at control_unit.vhd(325): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458827 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(337) " "VHDL Process Statement warning at control_unit.vhd(337): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(337) " "VHDL Process Statement warning at control_unit.vhd(337): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(349) " "VHDL Process Statement warning at control_unit.vhd(349): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(349) " "VHDL Process Statement warning at control_unit.vhd(349): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(361) " "VHDL Process Statement warning at control_unit.vhd(361): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(361) " "VHDL Process Statement warning at control_unit.vhd(361): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(373) " "VHDL Process Statement warning at control_unit.vhd(373): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(385) " "VHDL Process Statement warning at control_unit.vhd(385): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458828 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(397) " "VHDL Process Statement warning at control_unit.vhd(397): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(409) " "VHDL Process Statement warning at control_unit.vhd(409): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(421) " "VHDL Process Statement warning at control_unit.vhd(421): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(433) " "VHDL Process Statement warning at control_unit.vhd(433): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(445) " "VHDL Process Statement warning at control_unit.vhd(445): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(457) " "VHDL Process Statement warning at control_unit.vhd(457): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458829 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458830 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write control_unit.vhd(153) " "VHDL Process Statement warning at control_unit.vhd(153): inferring latch(es) for signal or variable \"write\", which holds its previous value in one or more paths through the process" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write control_unit.vhd(153) " "Inferred latch for \"write\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(153) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458831 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(153) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(153) " "Inferred latch for \"B_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(153) " "Inferred latch for \"A_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(153) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(153) " "Inferred latch for \"PC_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(153) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(153) " "Inferred latch for \"IR_Load\" at control_unit.vhd(153)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458832 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BEQ_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BEQ_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_BRA_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_BRA_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_ADD_AB_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_ADD_AB_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458833 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STB_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STB_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_STA_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_STA_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_8 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_8\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458834 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDB_IMM_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDB_IMM_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_8 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_8\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_7 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_7\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458835 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_DIR_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_DIR_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_6 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_6\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_5 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_5\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_LDA_IMM_4 control_unit.vhd(76) " "Inferred latch for \"next_state.S_LDA_IMM_4\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_DECODE_3 control_unit.vhd(76) " "Inferred latch for \"next_state.S_DECODE_3\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_2 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_2\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_1 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_1\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_FETCH_0 control_unit.vhd(76) " "Inferred latch for \"next_state.S_FETCH_0\" at control_unit.vhd(76)" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458836 "|computer|CPU:U0|control_unit:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path CPU:U0\|data_path:U2 " "Elaborating entity \"data_path\" for hierarchy \"CPU:U0\|data_path:U2\"" {  } { { "../CPU/CPU.vhd" "U2" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/CPU/CPU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:U0\|data_path:U2\|alu:U0 " "Elaborating entity \"alu\" for hierarchy \"CPU:U0\|data_path:U2\|alu:U0\"" {  } { { "../data_path/data_path.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/data_path/data_path.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458852 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(15) " "VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458857 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(15) " "VHDL Process Statement warning at alu.vhd(15): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1617131458857 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(15) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458859 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(15) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458859 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(15) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458859 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(15) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458859 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458859 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458860 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458860 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458860 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458860 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458860 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458861 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(15) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(15)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1617131458861 "|computer|CPU:U0|data_path:U2|alu:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:U1 " "Elaborating entity \"memory\" for hierarchy \"memory:U1\"" {  } { { "computer.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/computer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:U1\|rom_128x8_sync:U0 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:U1\|rom_128x8_sync:U0\"" {  } { { "../memory/memory.vhd" "U0" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:U1\|rw_96x8_sync:U1 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:U1\|rw_96x8_sync:U1\"" {  } { { "../memory/memory.vhd" "U1" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Outs_16_Ports memory:U1\|Outs_16_Ports:U2 " "Elaborating entity \"Outs_16_Ports\" for hierarchy \"memory:U1\|Outs_16_Ports:U2\"" {  } { { "../memory/memory.vhd" "U2" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3to1 memory:U1\|Mux_3to1:U3 " "Elaborating entity \"Mux_3to1\" for hierarchy \"memory:U1\|Mux_3to1:U3\"" {  } { { "../memory/memory.vhd" "U3" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/memory/memory.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131458982 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory:U1\|rw_96x8_sync:U1\|RW_rtl_0 " "Inferred RAM node \"memory:U1\|rw_96x8_sync:U1\|RW_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1617131460037 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:U1\|rw_96x8_sync:U1\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:U1\|rw_96x8_sync:U1\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1617131461111 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1617131461111 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1617131461111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:U1\|rw_96x8_sync:U1\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"memory:U1\|rw_96x8_sync:U1\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617131462348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:U1\|rw_96x8_sync:U1\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"memory:U1\|rw_96x8_sync:U1\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131462369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1617131462369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7i1 " "Found entity 1: altsyncram_v7i1" {  } { { "db/altsyncram_v7i1.tdf" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/computer/db/altsyncram_v7i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1617131462837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1617131462837 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:U0\|data_path:U2\|alu:U0\|NZVC\[3\] CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[7\] " "Duplicate LATCH primitive \"CPU:U0\|data_path:U2\|alu:U0\|NZVC\[3\]\" merged with LATCH primitive \"CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[7\]\"" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1617131463805 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1617131463805 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|Bus1_Sel\[0\] " "Latch CPU:U0\|control_unit:U1\|Bus1_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463807 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|Bus2_Sel\[0\] " "Latch CPU:U0\|control_unit:U1\|Bus2_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463808 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[0\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463808 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|PC_Inc " "Latch CPU:U0\|control_unit:U1\|PC_Inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463808 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|A_Load " "Latch CPU:U0\|control_unit:U1\|A_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463809 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[7\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463809 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|MAR_Load " "Latch CPU:U0\|control_unit:U1\|MAR_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463809 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[6\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463809 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[5\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463810 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[4\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463810 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[3\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463810 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[2\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463810 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[1\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463810 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|NZVC\[2\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|NZVC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463811 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|NZVC\[1\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|NZVC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463811 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|data_path:U2\|alu:U0\|NZVC\[0\] " "Latch CPU:U0\|data_path:U2\|alu:U0\|NZVC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|ALU_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|ALU_Sel\[2\]" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 153 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463811 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/alu/alu.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463811 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_FETCH_0_4639 " "Latch CPU:U0\|control_unit:U1\|next_state.S_FETCH_0_4639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463812 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|B_Load " "Latch CPU:U0\|control_unit:U1\|B_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463812 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_LDA_IMM_4_4420 " "Latch CPU:U0\|control_unit:U1\|next_state.S_LDA_IMM_4_4420 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463812 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_LDA_DIR_4_4256 " "Latch CPU:U0\|control_unit:U1\|next_state.S_LDA_DIR_4_4256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463813 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_STA_DIR_4_3542 " "Latch CPU:U0\|control_unit:U1\|next_state.S_STA_DIR_4_3542 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463813 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_BRA_4_3049 " "Latch CPU:U0\|control_unit:U1\|next_state.S_BRA_4_3049 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463813 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:U0\|control_unit:U1\|next_state.S_BEQ_4_2885 " "Latch CPU:U0\|control_unit:U1\|next_state.S_BEQ_4_2885 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U0\|control_unit:U1\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:U0\|control_unit:U1\|current_state.S_DECODE_3" {  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 63 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1617131463813 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/jdgar/Desktop/Digitales/VDHL/control_unit/control_unit.vhd" 76 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1617131463813 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1617131464653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1617131465304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1617131465304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1617131465728 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1617131465728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "573 " "Implemented 573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1617131465728 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1617131465728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1617131465728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617131465868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 30 14:11:05 2021 " "Processing ended: Tue Mar 30 14:11:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617131465868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617131465868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617131465868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1617131465868 ""}
