

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_55_3_proc2'
================================================================
* Date:           Wed Jan 28 08:24:52 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_8x8_proj
* Solution:       int8_8x8_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       75|       75|  0.375 us|  0.375 us|   64|   64|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_3  |       73|       73|        18|          8|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 8, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j22 = alloca i32 1"   --->   Operation 21 'alloca' 'j22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem_b, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B" [matrix_multiply_8x8.cpp:55]   --->   Operation 24 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j22"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc32" [matrix_multiply_8x8.cpp:55]   --->   Operation 26 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j22_load = load i3 %j22" [matrix_multiply_8x8.cpp:55]   --->   Operation 27 'load' 'j22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %j22_load" [matrix_multiply_8x8.cpp:55]   --->   Operation 28 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%add_ln58 = add i64 %zext_ln55, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 29 'add' 'add_ln58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_b_addr = getelementptr i8 %gmem_b, i64 %add_ln58" [matrix_multiply_8x8.cpp:58]   --->   Operation 30 'getelementptr' 'gmem_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.57ns)   --->   "%j = add i3 %j22_load, i3 1" [matrix_multiply_8x8.cpp:55]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.57ns)   --->   "%icmp_ln55 = icmp_eq  i3 %j22_load, i3 7" [matrix_multiply_8x8.cpp:55]   --->   Operation 32 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln55 = store i3 %j, i3 %j22" [matrix_multiply_8x8.cpp:55]   --->   Operation 33 'store' 'store_ln55' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc32, void %for.end37.exitStub" [matrix_multiply_8x8.cpp:55]   --->   Operation 34 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 35 [8/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 35 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln58_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %j22_load" [matrix_multiply_8x8.cpp:58]   --->   Operation 36 'bitconcatenate' 'zext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i4 %zext_ln58_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 37 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%add_ln58_1 = add i64 %zext_ln58, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 38 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%gmem_b_addr_1 = getelementptr i8 %gmem_b, i64 %add_ln58_1" [matrix_multiply_8x8.cpp:58]   --->   Operation 39 'getelementptr' 'gmem_b_addr_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j22_cast = zext i3 %j22_load" [matrix_multiply_8x8.cpp:55]   --->   Operation 40 'zext' 'j22_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [7/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 41 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 42 [8/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 42 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln58_1_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %j22_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 43 'bitconcatenate' 'zext_ln58_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i5 %zext_ln58_1_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 44 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln58_2 = add i64 %zext_ln58_1, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 45 'add' 'add_ln58_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_b_addr_2 = getelementptr i8 %gmem_b, i64 %add_ln58_2" [matrix_multiply_8x8.cpp:58]   --->   Operation 46 'getelementptr' 'gmem_b_addr_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 47 [6/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 47 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 48 [7/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 48 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 49 [8/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 49 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i4 %zext_ln58_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 50 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i5 %sext_ln58" [matrix_multiply_8x8.cpp:58]   --->   Operation 51 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.14ns)   --->   "%add_ln58_3 = add i64 %zext_ln58_2, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 52 'add' 'add_ln58_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_b_addr_3 = getelementptr i8 %gmem_b, i64 %add_ln58_3" [matrix_multiply_8x8.cpp:58]   --->   Operation 53 'getelementptr' 'gmem_b_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln58_3 = zext i3 %j22_load" [matrix_multiply_8x8.cpp:58]   --->   Operation 54 'zext' 'zext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln58_3_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln58_3" [matrix_multiply_8x8.cpp:58]   --->   Operation 55 'bitconcatenate' 'zext_ln58_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln58_5 = zext i6 %zext_ln58_3_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 56 'zext' 'zext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln58_4 = add i64 %zext_ln58_5, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 57 'add' 'add_ln58_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_b_addr_4 = getelementptr i8 %gmem_b, i64 %add_ln58_4" [matrix_multiply_8x8.cpp:58]   --->   Operation 58 'getelementptr' 'gmem_b_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln58_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %j22_load" [matrix_multiply_8x8.cpp:58]   --->   Operation 59 'bitconcatenate' 'add_ln58_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln58_4 = zext i6 %add_ln58_s" [matrix_multiply_8x8.cpp:58]   --->   Operation 60 'zext' 'zext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln58_5 = add i64 %zext_ln58_4, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 61 'add' 'add_ln58_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_b_addr_5 = getelementptr i8 %gmem_b, i64 %add_ln58_5" [matrix_multiply_8x8.cpp:58]   --->   Operation 62 'getelementptr' 'gmem_b_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %zext_ln58_1_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 63 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln58_6 = zext i6 %sext_ln58_1" [matrix_multiply_8x8.cpp:58]   --->   Operation 64 'zext' 'zext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.14ns)   --->   "%add_ln58_6 = add i64 %zext_ln58_6, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 65 'add' 'add_ln58_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_b_addr_6 = getelementptr i8 %gmem_b, i64 %add_ln58_6" [matrix_multiply_8x8.cpp:58]   --->   Operation 66 'getelementptr' 'gmem_b_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i4 %zext_ln58_cast" [matrix_multiply_8x8.cpp:58]   --->   Operation 67 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58_7 = zext i6 %sext_ln58_2" [matrix_multiply_8x8.cpp:58]   --->   Operation 68 'zext' 'zext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln58_7 = add i64 %zext_ln58_7, i64 %B_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 69 'add' 'add_ln58_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_b_addr_7 = getelementptr i8 %gmem_b, i64 %add_ln58_7" [matrix_multiply_8x8.cpp:58]   --->   Operation 70 'getelementptr' 'gmem_b_addr_7' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 71 [5/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 71 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 72 [6/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 72 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 73 [7/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 73 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [8/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 74 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 75 [4/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 75 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [5/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 76 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 77 [6/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 77 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 78 [7/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 78 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 79 [8/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 79 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 80 [3/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 80 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 81 [4/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 81 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 82 [5/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 82 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 83 [6/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 83 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [7/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 84 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [8/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 85 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 86 [2/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 86 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 87 [3/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 87 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 88 [4/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 88 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [5/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 89 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 90 [6/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 90 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [7/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 91 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [8/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 92 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 93 [1/8] (3.65ns)   --->   "%gmem_b_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 93 'readreq' 'gmem_b_load_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 94 [2/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 94 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 95 [3/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 95 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 96 [4/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 96 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [5/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 97 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 98 [6/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 98 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 99 [7/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 99 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 100 [8/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 100 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 101 [1/1] (3.65ns)   --->   "%gmem_b_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr" [matrix_multiply_8x8.cpp:58]   --->   Operation 101 'read' 'gmem_b_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 102 [1/8] (3.65ns)   --->   "%gmem_b_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_1, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 102 'readreq' 'gmem_b_load_1_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 103 [2/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 103 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [3/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 104 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 105 [4/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 105 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [5/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 106 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [6/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 107 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [7/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 108 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 109 [1/1] (3.65ns)   --->   "%gmem_b_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_1" [matrix_multiply_8x8.cpp:58]   --->   Operation 109 'read' 'gmem_b_addr_1_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [1/8] (3.65ns)   --->   "%gmem_b_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_2, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 110 'readreq' 'gmem_b_load_2_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [2/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 111 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 112 [3/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 112 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 113 [4/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 113 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 114 [5/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 114 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 115 [6/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 115 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 116 [1/1] (3.65ns)   --->   "%gmem_b_addr_2_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_2" [matrix_multiply_8x8.cpp:58]   --->   Operation 116 'read' 'gmem_b_addr_2_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 117 [1/8] (3.65ns)   --->   "%gmem_b_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_3, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 117 'readreq' 'gmem_b_load_3_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 118 [2/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 118 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 119 [3/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 119 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 120 [4/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 120 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 121 [5/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 121 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 122 [1/1] (3.65ns)   --->   "%gmem_b_addr_3_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_3" [matrix_multiply_8x8.cpp:58]   --->   Operation 122 'read' 'gmem_b_addr_3_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 123 [1/8] (3.65ns)   --->   "%gmem_b_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_4, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 123 'readreq' 'gmem_b_load_4_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 124 [2/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 124 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 125 [3/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 125 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 126 [4/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 126 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 127 [1/1] (3.65ns)   --->   "%gmem_b_addr_4_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_4" [matrix_multiply_8x8.cpp:58]   --->   Operation 127 'read' 'gmem_b_addr_4_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 128 [1/8] (3.65ns)   --->   "%gmem_b_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_5, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 128 'readreq' 'gmem_b_load_5_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 129 [2/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 129 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 130 [3/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 130 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 131 [1/1] (3.65ns)   --->   "%gmem_b_addr_5_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_5" [matrix_multiply_8x8.cpp:58]   --->   Operation 131 'read' 'gmem_b_addr_5_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 132 [1/8] (3.65ns)   --->   "%gmem_b_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_6, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 132 'readreq' 'gmem_b_load_6_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 133 [2/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 133 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 134 [1/1] (3.65ns)   --->   "%gmem_b_addr_6_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_6" [matrix_multiply_8x8.cpp:58]   --->   Operation 134 'read' 'gmem_b_addr_6_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 135 [1/8] (3.65ns)   --->   "%gmem_b_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_b_addr_7, i64 1" [matrix_multiply_8x8.cpp:58]   --->   Operation 135 'readreq' 'gmem_b_load_7_req' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 136 [1/1] (3.65ns)   --->   "%gmem_b_addr_7_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_b_addr_7" [matrix_multiply_8x8.cpp:58]   --->   Operation 136 'read' 'gmem_b_addr_7_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.40>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_8x8.cpp:58]   --->   Operation 137 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [matrix_multiply_8x8.cpp:58]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [matrix_multiply_8x8.cpp:55]   --->   Operation 139 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%col_b = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %gmem_b_addr_7_read, i8 %gmem_b_addr_6_read, i8 %gmem_b_addr_5_read, i8 %gmem_b_addr_4_read, i8 %gmem_b_addr_3_read, i8 %gmem_b_addr_2_read, i8 %gmem_b_addr_1_read, i8 %gmem_b_addr_read" [matrix_multiply_8x8.cpp:58]   --->   Operation 140 'bitconcatenate' 'col_b' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (1.40ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %b_stream, i64 %col_b" [matrix_multiply_8x8.cpp:60]   --->   Operation 141 'write' 'write_ln60' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_18 : Operation 142 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.534ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j22' [8]  (0.387 ns)
	'load' operation 3 bit ('j22_load', matrix_multiply_8x8.cpp:55) on local variable 'j22' [11]  (0.000 ns)
	'add' operation 64 bit ('add_ln58', matrix_multiply_8x8.cpp:58) [17]  (1.147 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('gmem_b_load_req', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [19]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [20]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_1_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [26]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_2_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [32]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_3_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [38]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_4_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [45]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_5_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [51]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_6_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [57]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_b_addr_7_read', matrix_multiply_8x8.cpp:58) on port 'gmem_b' (matrix_multiply_8x8.cpp:58) [63]  (3.650 ns)

 <State 18>: 1.409ns
The critical path consists of the following:
	fifo write operation ('write_ln60', matrix_multiply_8x8.cpp:60) on port 'b_stream' (matrix_multiply_8x8.cpp:60) [65]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
