<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
  <head><title>11th Workshop on Compiler-Driven Performance</title>
  </head>

<body>

<center>
<h1>11th Workshop on Compiler-Driven Performance</h1>

<h2>Tuesday November 6, 2012<br>
<br>
Hilton Suites Toronto/Markham Conference Centre
<br>
Associated with <a href="http://www.cas.ibm.com/cascon">CASCON 2012</a><br>
(http://www.cas.ibm.com/cascon)<br>
</h2>
</center>

<hr>
<!-- <h2>Tentative Program</h2>

<hr>
-->

<b>Session 1</b> (session chair: Clark Verbrugge)
<table>
<tr><td>10:00-10:03</td><td>Welcome</td></tr>

<tr><td>10:03-10:30</td>
    <td><a href="tili.txt">Compiler Scheduling for a Wide-Issue Multithreaded FPGA-Based Compute Engine</a>
        <a href="tili.pptx">(Slides)</a>
        <br>
	<b>Ilian Tili</b>, Kalin Ovtcharov, J. Gregory Steffan (University of Toronto)</td></tr>

</table>

<hr>

<table>
<tr><td>10:30-10:45</td><td>Coffee Break</td></tr>
</table>
<hr>

<b>Session 2</b> (session chair: Kit Barton)
<table>
<tr><td>10:45-11:03</td>
    <td><a href="maier.txt">Hybrid Arraylets:  An Efficient Java Array Representation For Region-Based Garbage Collectors</a><br>
        <b>Daryl Maier</b> (IBM Canada)</td></tr>

<tr><td>11:03-11:21</td>
    <td><a href="silvera.txt">Scalable Aliasing for Reducing Memory and Power Consumption</a><br>
        <b>Raul Silvera</b> (IBM Canada), David Siegwart (IBM UK), Gita Koblents (IBM Canada), Reid Copeland (IBM Canada)</td></tr>

<tr><td>11:21-11:39</td>
    <td><a href="chen.txt">Exceptions: not so rare as you'd think--Handling Exception Faster</a>
        <a href="chen.ppt">(Slides)</a>
        <br>
        <b>Chao Chen</b>, Nikola Grcevsk (IBM Canada)</td></tr>

</table>


<hr>

<table>
<tr><td>10:39-10:49</td><td>Break</td></tr>
</table>
<hr>

<b>Session 3</b> (session chair: Mark Stoodley)
<table>
    <tr><td>11:49-12:07</td>
        <td><a href="lameed.txt">A Modular Approach to On-Stack Replacement in LLVM</a><br>
            <b>Nurudeen Lameed</b>, Laurie Hendren (McGill University)</td></tr>

    <tr><td>12:07-12:25</td>
        <td><a href="goodman.txt">Granary: Comprehensive Kernel Module Instrumentation</a><br>
            <b>Peter Goodman, Akshay Kumar</b>, Ashvin Goel, Angela Demke Brown (University of Toronto)</td></tr>

    <tr><td>12:25-12:52</td>
        <td><a href="cao.txt">Language and Architecture Independent Software Thread-Level Speculation</a><br>
            <b>Zhen Cao</b>, Clark Verbrugge (McGill University)</td></tr>

</table>

<hr>
<table>
<tr><td>13:00-14:00</td><td>Lunch</td></tr>

</table>
<hr>

<b>Session 4</b> (session chair: Greg Steffan)
<table>
    <tr><td>14:00-14:45</td>
        <td><a href="wong.txt"><b>Keynote presentation:</b> Challenges in enhancing Parallelism in C11/C++11, OpenMP and Transactional Memory</a><br>
            <b>Michael Wong</b> (OpenMP CEO, Canada and IBM C++ Standard Head of Delegation, Chair of WG21 SG5 Transactional Memory, IBM Toronto Software Lab, Rational Software)</td></tr>

    <tr><td>14:45-15:12</td>
        <td><a href="wang.txt">Evaluation of Blue Gene/Q Hardware Support for Transactional Memory</a><br>
            <b>Amy Wang</b> (IBM Canada), Matthew Gaudet (University of Alberta), Peng Wu (IBM Research), J. Nelson Amaral (University of Alberta),<br>
            Martin Ohmacht (IBM Research), Christopher Barton (IBM Canada), Raul Silvera (IBM Canada), Maged Michael (IBM Research)</td></tr>

    <tr><td>15:12-15:30</td>
        <td><a href="brock.txt">Pacman: Program-Assisted Cache Management</a>
            <a href="brock.pdf">(Slides)</a>
            <br>
            Xiaoming Gu (Azul Systems), Bin Bao, <b>Jacob Brock</b>, Chen Ding (University of Rochester)</td></tr>

</table>

<hr>

<table>
<tr><td>15:30-15:45</td><td>Coffee Break</td></tr>
</table>
<hr>

<b>Session 5</b> (session chair: J. Nelson Amaral)
<table>
    <tr><td>15:45-16:12</td>
        <td><a href="wu.txt">One Stone Two Birds: Synchronization Relaxation and Redundancy Removal in GPU-CPU Translation</a>
            <a href="wu.key">(Slides)</a>
            <br>
            Ziyu Guo, <b>Bo Wu</b>, Xipeng Shen (The College of William and Mary)</td></tr>

    <tr><td>16:12-16:39</td>
        <td><a href="garg.txt">A compiler toolkit for array-based languages for targeting hybrid CPU/GPU systems</a><br>
            <b>Rahul Garg</b>, Laurie Hendren (McGill University)</td></tr>

</table>

<hr>
<address><a href="mailto:olhotak@uwaterloo.ca">Ond&#345;ej Lhot&aacute;k</a></address>
</body>
</html>
