
#
# CprE 381 Generated Quartus Settings File
#

set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:07:08  JANUARY 28, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.1 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TOP_LEVEL_ENTITY MIPS_Processor
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADD.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ADDU.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ALU.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Add4.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Adder_32bits.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/AndG.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Barrel_Shifter.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ControlUnit.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/LUI.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_Processor.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/MIPS_types.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/NorG.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/OrG.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/RegFile.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/Reg_N.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLL2_32bits.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SLT.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUB.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SUBU.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/SignExtender.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/XorG.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/ZeroExtender.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/andg2.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/bus_array.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/decoder5x32.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/dffg.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/invg.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mem.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux16t1_32bit.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux2t1_N.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/mux32x1.vhd"
set_global_assignment -name VHDL_FILE "/home/scurlock/CprE381/Proj1/cpre381-toolflow/proj/src/TopLevel/org2.vhd"
