vhdl xil_defaultlib  \
"../../../bd/blockdesign/ip/blockdesign_axi_gpio_0_0/sim/blockdesign_axi_gpio_0_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_axi_gpio_1_0/sim/blockdesign_axi_gpio_1_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_axi_gpio_2_0/sim/blockdesign_axi_gpio_2_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_proc_sys_reset_0_0/sim/blockdesign_proc_sys_reset_0_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_axi_gpio_3_0/sim/blockdesign_axi_gpio_3_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_keypad_0_0/sim/blockdesign_keypad_0_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_comunication_protocol_0_0/sim/blockdesign_comunication_protocol_0_0.vhd" \
"../../../bd/blockdesign/sim/blockdesign.vhd" \
"../../../bd/blockdesign/ip/blockdesign_clk_divider_0_0/sim/blockdesign_clk_divider_0_0.vhd" \
"../../../bd/blockdesign/ip/blockdesign_hold_detector_0_0/sim/blockdesign_hold_detector_0_0.vhd" \

# Do not sort compile order
nosort
