# 1 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts"
# 1 "<built-in>" 1
# 1 "<built-in>" 3






# 1 "<command line>" 1
# 1 "<built-in>" 2
# 1 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts" 2





/dts-v1/;

# 1 "../scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts" 2

# 1 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 1





# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 7 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 8 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 9 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-gcc.h" 1
# 10 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sa8775p-gpucc.h" 1
# 11 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sa8775p-rpmh.h" 1
# 12 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 13 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 14 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 15 "../arch/arm64/boot/dts/qcom/sa8775p.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   next-level-cache = <&L2_2>;
   L2_2: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   next-level-cache = <&L2_3>;
   L2_3: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@10000 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x10000>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   next-level-cache = <&L2_4>;
   L2_4: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_1>;
    L3_1: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };

   };
  };

  CPU5: cpu@10100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x10100>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   next-level-cache = <&L2_5>;
   L2_5: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_1>;
   };
  };

  CPU6: cpu@10200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x10200>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   next-level-cache = <&L2_6>;
   L2_6: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_1>;
   };
  };

  CPU7: cpu@10300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x10300>;
   enable-method = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   next-level-cache = <&L2_7>;
   L2_7: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_1>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };

    core3 {
     cpu = <&CPU7>;
    };
   };
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-sa8775p", "qcom,scm";
  };
 };

 aggre1_noc: interconnect-aggre1-noc {
  compatible = "qcom,sa8775p-aggre1-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 aggre2_noc: interconnect-aggre2-noc {
  compatible = "qcom,sa8775p-aggre2-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 clk_virt: interconnect-clk-virt {
  compatible = "qcom,sa8775p-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 config_noc: interconnect-config-noc {
  compatible = "qcom,sa8775p-config-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 dc_noc: interconnect-dc-noc {
  compatible = "qcom,sa8775p-dc-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 gem_noc: interconnect-gem-noc {
  compatible = "qcom,sa8775p-gem-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 gpdsp_anoc: interconnect-gpdsp-anoc {
  compatible = "qcom,sa8775p-gpdsp-anoc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 lpass_ag_noc: interconnect-lpass-ag-noc {
  compatible = "qcom,sa8775p-lpass-ag-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-mc-virt {
  compatible = "qcom,sa8775p-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mmss_noc: interconnect-mmss-noc {
  compatible = "qcom,sa8775p-mmss-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 nspa_noc: interconnect-nspa-noc {
  compatible = "qcom,sa8775p-nspa-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 nspb_noc: interconnect-nspb-noc {
  compatible = "qcom,sa8775p-nspb-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 pcie_anoc: interconnect-pcie-anoc {
  compatible = "qcom,sa8775p-pcie-anoc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 system_noc: interconnect-system-noc {
  compatible = "qcom,sa8775p-system-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };


 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x0>;
 };

 qup_opp_table_100mhz: opp-table-qup100mhz {
  compatible = "operating-points-v2";

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs_l1>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  sail_ss_mem: sail-ss@80000000 {
   reg = <0x0 0x80000000 0x0 0x10000000>;
   no-map;
  };

  hyp_mem: hyp@90000000 {
   reg = <0x0 0x90000000 0x0 0x600000>;
   no-map;
  };

  xbl_boot_mem: xbl-boot@90600000 {
   reg = <0x0 0x90600000 0x0 0x200000>;
   no-map;
  };

  aop_image_mem: aop-image@90800000 {
   reg = <0x0 0x90800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@90860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x90860000 0x0 0x20000>;
   no-map;
  };

  uefi_log: uefi-log@908b0000 {
   reg = <0x0 0x908b0000 0x0 0x10000>;
   no-map;
  };

  reserved_mem: reserved@908f0000 {
   reg = <0x0 0x908f0000 0x0 0xf000>;
   no-map;
  };

  secdata_apss_mem: secdata-apss@908ff000 {
   reg = <0x0 0x908ff000 0x0 0x1000>;
   no-map;
  };

  smem_mem: smem@90900000 {
   compatible = "qcom,smem";
   reg = <0x0 0x90900000 0x0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  cpucp_fw_mem: cpucp-fw@90b00000 {
   reg = <0x0 0x90b00000 0x0 0x100000>;
   no-map;
  };

  lpass_machine_learning_mem: lpass-machine-learning@93b00000 {
   reg = <0x0 0x93b00000 0x0 0xf00000>;
   no-map;
  };

  adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@94a00000 {
   reg = <0x0 0x94a00000 0x0 0x800000>;
   no-map;
  };

  pil_camera_mem: pil-camera@95200000 {
   reg = <0x0 0x95200000 0x0 0x500000>;
   no-map;
  };

  pil_adsp_mem: pil-adsp@95c00000 {
   reg = <0x0 0x95c00000 0x0 0x1e00000>;
   no-map;
  };

  pil_gdsp0_mem: pil-gdsp0@97b00000 {
   reg = <0x0 0x97b00000 0x0 0x1e00000>;
   no-map;
  };

  pil_gdsp1_mem: pil-gdsp1@99900000 {
   reg = <0x0 0x99900000 0x0 0x1e00000>;
   no-map;
  };

  pil_cdsp0_mem: pil-cdsp0@9b800000 {
   reg = <0x0 0x9b800000 0x0 0x1e00000>;
   no-map;
  };

  pil_gpu_mem: pil-gpu@9d600000 {
   reg = <0x0 0x9d600000 0x0 0x2000>;
   no-map;
  };

  pil_cdsp1_mem: pil-cdsp1@9d700000 {
   reg = <0x0 0x9d700000 0x0 0x1e00000>;
   no-map;
  };

  pil_cvp_mem: pil-cvp@9f500000 {
   reg = <0x0 0x9f500000 0x0 0x700000>;
   no-map;
  };

  pil_video_mem: pil-video@9fc00000 {
   reg = <0x0 0x9fc00000 0x0 0x700000>;
   no-map;
  };

  hyptz_reserved_mem: hyptz-reserved@beb00000 {
   reg = <0x0 0xbeb00000 0x0 0x11500000>;
   no-map;
  };

  tz_stat_mem: tz-stat@d0000000 {
   reg = <0x0 0xd0000000 0x0 0x100000>;
   no-map;
  };

  tags_mem: tags@d0100000 {
   reg = <0x0 0xd0100000 0x0 0x1200000>;
   no-map;
  };

  qtee_mem: qtee@d1300000 {
   reg = <0x0 0xd1300000 0x0 0x500000>;
   no-map;
  };

  trusted_apps_mem: trusted-apps@d1800000 {
   reg = <0x0 0xd1800000 0x0 0x3900000>;
   no-map;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,sa8775p-gcc";
   reg = <0x0 0x00100000 0x0 0xc7018>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <&usb_0_qmpphy>,
     <&usb_1_qmpphy>,
     <0>,
     <0>,
     <0>,
     <&pcie0_phy>,
     <&pcie1_phy>,
     <0>,
     <0>,
     <0>;
   power-domains = <&rpmhpd 0>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sa8775p-ipcc", "qcom,ipcc";
   reg = <0x0 0x00408000 0x0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qupv3_id_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   ranges;
   clocks = <&gcc 167>,
     <&gcc 168>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x5a3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   status = "disabled";

   i2c14: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x880000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 373 4>;
    clocks = <&gcc 143>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi14: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x880000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 373 4>;
    clocks = <&gcc 143>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c15: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x884000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 583 4>;
    clocks = <&gcc 145>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi15: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x884000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 583 4>;
    clocks = <&gcc 145>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c16: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x888000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 584 4>;
    clocks = <&gcc 147>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi16: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00888000 0x0 0x4000>;
    interrupts = <0 584 4>;
    clocks = <&gcc 147>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   i2c17: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x88c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 585 4>;
    clocks = <&gcc 149>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi17: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x88c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 585 4>;
    clocks = <&gcc 149>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   uart17: serial@88c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x0088c000 0x0 0x4000>;
    interrupts = <0 585 4>;
    clocks = <&gcc 149>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c18: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00890000 0x0 0x4000>;
    interrupts = <0 586 4>;
    clocks = <&gcc 151>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   spi18: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x890000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 586 4>;
    clocks = <&gcc 151>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c19: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x894000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 587 4>;
    clocks = <&gcc 153>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi19: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x894000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 587 4>;
    clocks = <&gcc 153>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c20: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x898000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 834 4>;
    clocks = <&gcc 155>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi20: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x898000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 834 4>;
    clocks = <&gcc 155>;
    clock-names = "se";
    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 55 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x9c0000 0x0 0x6000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 163>,
    <&gcc 164>;
   iommus = <&apps_smmu 0x403 0x0>;
   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x980000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 550 4>;
    clocks = <&gcc 111>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x980000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 550 4>;
    clocks = <&gcc 111>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x984000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 551 4>;
    clocks = <&gcc 113>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x984000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 551 4>;
    clocks = <&gcc 113>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x988000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 529 4>;
    clocks = <&gcc 115>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x988000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 529 4>;
    clocks = <&gcc 115>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x98c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 530 4>;
    clocks = <&gcc 117>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x98c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 530 4>;
    clocks = <&gcc 117>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x990000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 531 4>;
    clocks = <&gcc 119>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x990000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 531 4>;
    clocks = <&gcc 119>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x994000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 535 4>;
    clocks = <&gcc 121>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x994000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 535 4>;
    clocks = <&gcc 121>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   uart5: serial@994000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x994000 0x0 0x4000>;
    interrupts = <0 535 4>;
    clocks = <&gcc 121>;
    clock-names = "se";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 4 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 53 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 165>,
     <&gcc 166>;
   iommus = <&apps_smmu 0x443 0x0>;
   status = "disabled";

   i2c7: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa80000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 353 4>;
    clocks = <&gcc 127>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi7: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa80000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 353 4>;
    clocks = <&gcc 127>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c8: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa84000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 354 4>;
    clocks = <&gcc 129>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi8: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa84000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 354 4>;
    clocks = <&gcc 129>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c9: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa88000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 355 4>;
    clocks = <&gcc 131>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi9: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa88000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 355 4>;
    clocks = <&gcc 131>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   uart9: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa88000 0x0 0x4000>;
    interrupts = <0 355 4>;
    clocks = <&gcc 131>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c10: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 356 4>;
    clocks = <&gcc 133>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi10: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 356 4>;
    clocks = <&gcc 133>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   uart10: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x00a8c000 0x0 0x4000>;
    interrupts = <0 356 4>;
    clock-names = "se";
    clocks = <&gcc 133>;
    interconnect-names = "qup-core", "qup-config";
    interconnects = <&clk_virt 1 0
       &clk_virt 5 0>,
      <&gem_noc 3 0
       &config_noc 54 0>;
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    status = "disabled";
   };

   i2c11: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa90000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 357 4>;
    clocks = <&gcc 135>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi11: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa90000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 357 4>;
    clocks = <&gcc 135>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c12: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa94000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 358 4>;
    clocks = <&gcc 137>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi12: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa94000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 358 4>;
    clocks = <&gcc 137>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   uart12: serial@a94000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x00a94000 0x0 0x4000>;
    interrupts = <0 358 4>;
    clocks = <&gcc 137>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c13: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa98000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 836 4>;
    clocks = <&gcc 139>;
    clock-names = "se";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 54 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };
  };

  qupv3_id_3: geniqup@bc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0xbc0000 0x0 0x6000>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 169>,
    <&gcc 170>;
   iommus = <&apps_smmu 0x43 0x0>;
   status = "disabled";

   i2c21: i2c@b80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xb80000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 831 4>;
    clocks = <&gcc 160>;
    clock-names = "se";
    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
        <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 56 ((1 << 0) | (1 << 1) | (1 << 2))>,
        <&aggre1_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
        "qup-config",
        "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   spi21: spi@b80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xb80000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 831 4>;
    clocks = <&gcc 160>;
    clock-names = "se";
    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
        <&gem_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 56 ((1 << 0) | (1 << 1) | (1 << 2))>,
        <&aggre1_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
        "qup-config",
        "qup-memory";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };
  };

  ufs_mem_hc: ufs@1d84000 {
   compatible = "qcom,sa8775p-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x0 0x01d84000 0x0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 25>;
   reset-names = "rst";
   power-domains = <&gcc 3>;
   required-opps = <&rpmhpd_opp_nom>;
   iommus = <&apps_smmu 0x100 0x0>;
   dma-coherent;
   clocks = <&gcc 197>,
     <&gcc 9>,
     <&gcc 196>,
     <&gcc 209>,
     <&rpmhcc 0>,
     <&gcc 207>,
     <&gcc 203>,
     <&gcc 205>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";
   freq-table-hz = <75000000 300000000>,
     <0 0>,
     <0 0>,
     <75000000 300000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <0 0>;
   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sa8775p-qmp-ufs-phy";
   reg = <0x0 0x01d87000 0x0 0xe10>;




   clocks = <&rpmhcc 0>,
     <&gcc 201>,
     <&gcc 32>;
   clock-names = "ref", "ref_aux", "qref";
   power-domains = <&gcc 3>;
   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";
   #phy-cells = <0>;
   status = "disabled";
  };

  usb_0_hsphy: phy@88e4000 {
   compatible = "qcom,sa8775p-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e4000 0 0x120>;
   clocks = <&rpmhcc 0>;
   clock-names = "ref";
   resets = <&gcc 27>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_0_qmpphy: phy@88e8000 {
   compatible = "qcom,sa8775p-qmp-usb3-uni-phy";
   reg = <0 0x088e8000 0 0x2000>;

   clocks = <&gcc 229>,
     <&gcc 239>,
     <&gcc 231>,
     <&gcc 232>;
   clock-names = "aux", "ref", "com_aux", "pipe";

   resets = <&gcc 33>,
     <&gcc 38>;
   reset-names = "phy", "phy_phy";

   power-domains = <&gcc 5>;

   #clock-cells = <0>;
   clock-output-names = "usb3_prim_phy_pipe_clk_src";

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_0: usb@a6f8800 {
   compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 23>,
     <&gcc 217>,
     <&gcc 11>,
     <&gcc 222>,
     <&gcc 219>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

   assigned-clocks = <&gcc 219>,
       <&gcc 217>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 287 4>,
           <&pdc 14 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 12 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 5>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 29>;

   interconnects = <&aggre1_noc 6 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 67 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_0_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xe000>;
    interrupts = <0 292 4>;
    iommus = <&apps_smmu 0x080 0x0>;
    phys = <&usb_0_hsphy>, <&usb_0_qmpphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  usb_1_hsphy: phy@88e6000 {
   compatible = "qcom,sa8775p-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e6000 0 0x120>;
   clocks = <&gcc 239>;
   clock-names = "ref";
   resets = <&gcc 28>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_1_qmpphy: phy@88ea000 {
   compatible = "qcom,sa8775p-qmp-usb3-uni-phy";
   reg = <0 0x088ea000 0 0x2000>;

   clocks = <&gcc 234>,
     <&gcc 239>,
     <&gcc 236>,
     <&gcc 237>;
   clock-names = "aux", "ref", "com_aux", "pipe";

   resets = <&gcc 34>,
     <&gcc 39>;
   reset-names = "phy", "phy_phy";

   power-domains = <&gcc 6>;

   #clock-cells = <0>;
   clock-output-names = "usb3_sec_phy_pipe_clk_src";

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_1: usb@a8f8800 {
   compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 24>,
     <&gcc 223>,
     <&gcc 12>,
     <&gcc 228>,
     <&gcc 225>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

   assigned-clocks = <&gcc 225>,
       <&gcc 223>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 352 4>,
           <&pdc 8 (2 | 1)>,
           <&pdc 7 (2 | 1)>,
           <&pdc 13 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 6>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 30>;

   interconnects = <&aggre1_noc 7 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 68 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_1_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xe000>;
    interrupts = <0 349 4>;
    iommus = <&apps_smmu 0x0a0 0x0>;
    phys = <&usb_1_hsphy>, <&usb_1_qmpphy>;
    phy-names = "usb2-phy", "usb3-phy";
   };
  };

  usb_2_hsphy: phy@88e7000 {
   compatible = "qcom,sa8775p-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e7000 0 0x120>;
   clocks = <&gcc 239>;
   clock-names = "ref";
   resets = <&gcc 35>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2: usb@a4f8800 {
   compatible = "qcom,sa8775p-dwc3", "qcom,dwc3";
   reg = <0 0x0a4f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 22>,
     <&gcc 211>,
     <&gcc 10>,
     <&gcc 216>,
     <&gcc 213>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi";

   assigned-clocks = <&gcc 213>,
       <&gcc 211>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 444 4>,
           <&pdc 10 (2 | 1)>,
           <&pdc 9 (2 | 1)>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 26>;

   interconnects = <&aggre1_noc 5 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 66 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_2_dwc3: usb@a400000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a400000 0 0xe000>;
    interrupts = <0 442 4>;
    iommus = <&apps_smmu 0x020 0x0>;
    phys = <&usb_2_hsphy>;
    phy-names = "usb2-phy";
   };
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sa8775p-gpucc";
   reg = <0x0 0x03d90000 0x0 0xa000>;
   clocks = <&rpmhcc 0>,
     <&gcc 60>,
     <&gcc 61>;
   clock-names = "bi_tcxo",
          "gcc_gpu_gpll0_clk_src",
          "gcc_gpu_gpll0_div_clk_src";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sa8775p-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x03da0000 0x0 0x20000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   dma-coherent;
   power-domains = <&gpucc 0>;
   clocks = <&gcc 62>,
     <&gcc 63>,
     <&gpucc 2>,
     <&gpucc 14>,
     <&gpucc 6>,
     <&gpucc 18>,
     <&gpucc 16>;
   clock-names = "gcc_gpu_memnoc_gfx_clk",
          "gcc_gpu_snoc_dvm_gfx_clk",
          "gpu_cc_ahb_clk",
          "gpu_cc_hlos1_vote_gpu_smmu_clk",
          "gpu_cc_cx_gmu_clk",
          "gpu_cc_hub_cx_int_clk",
          "gpu_cc_hub_aon_clk";
   interrupts = <0 673 4>,
         <0 674 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>,
         <0 686 4>,
         <0 687 4>;
  };

  serdes0: phy@8901000 {
   compatible = "qcom,sa8775p-dwmac-sgmii-phy";
   reg = <0x0 0x08901000 0x0 0xe10>;
   clocks = <&gcc 176>;
   clock-names = "sgmi_ref";
   #phy-cells = <0>;
   status = "disabled";
  };

  serdes1: phy@8902000 {
   compatible = "qcom,sa8775p-dwmac-sgmii-phy";
   reg = <0x0 0x08902000 0x0 0xe10>;
   clocks = <&gcc 176>;
   clock-names = "sgmi_ref";
   #phy-cells = <0>;
   status = "disabled";
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sa8775p-pdc", "qcom,pdc";
   reg = <0x0 0x0b220000 0x0 0x30000>,
         <0x0 0x17c000f0 0x0 0x64>;
   qcom,pdc-ranges = <0 480 40>,
       <40 140 14>,
       <54 263 1>,
       <55 306 4>,
       <59 312 3>,
       <62 374 2>,
       <64 434 2>,
       <66 438 2>,
       <70 520 1>,
       <73 523 1>,
       <118 568 6>,
       <124 609 3>,
       <159 638 1>,
       <160 720 3>,
       <169 728 30>,
       <199 416 2>,
       <201 449 1>,
       <202 89 1>,
       <203 451 1>,
       <204 462 1>,
       <205 264 1>,
       <206 579 1>,
       <207 653 1>,
       <208 656 1>,
       <209 659 1>,
       <210 122 1>,
       <211 699 1>,
       <212 705 1>,
       <213 450 1>,
       <214 643 2>,
       <216 646 5>,
       <221 390 5>,
       <226 700 2>,
       <228 440 1>,
       <229 663 1>,
       <230 524 2>,
       <232 612 3>,
       <235 723 5>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sa8775p-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupts-extended = <&ipcc 0
            0
            1>;
   mboxes = <&ipcc 0 0>;
   #clock-cells = <0>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x1100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x100000>,
         <0x0 0x0e700000 0x0 0xa0000>,
         <0x0 0x0c40a000 0x0 0x26000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   qcom,channel = <0>;
   qcom,ee = <0>;
   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";
   interrupt-controller;
   #interrupt-cells = <4>;
   #address-cells = <2>;
   #size-cells = <0>;
  };

  tlmm: pinctrl@f000000 {
   compatible = "qcom,sa8775p-tlmm";
   reg = <0x0 0x0f000000 0x0 0x1000000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 149>;
   wakeup-parent = <&pdc>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sa8775p-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;

   interrupts = <0 119 4>,
         <0 120 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 706 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 689 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 410 4>,
         <0 411 4>,
         <0 420 4>,
         <0 413 4>,
         <0 422 4>,
         <0 707 4>,
         <0 708 4>,
         <0 709 4>,
         <0 710 4>,
         <0 711 4>,
         <0 414 4>,
         <0 712 4>,
         <0 713 4>,
         <0 714 4>,
         <0 715 4>,
         <0 912 4>,
         <0 911 4>,
         <0 910 4>,
         <0 909 4>,
         <0 908 4>,
         <0 907 4>,
         <0 906 4>,
         <0 905 4>,
         <0 904 4>,
         <0 903 4>,
         <0 902 4>,
         <0 901 4>,
         <0 900 4>,
         <0 899 4>,
         <0 898 4>,
         <0 897 4>,
         <0 896 4>,
         <0 895 4>,
         <0 894 4>,
         <0 893 4>,
         <0 892 4>,
         <0 891 4>;
  };

  pcie_smmu: iommu@15200000 {
   compatible = "qcom,sa8775p-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15200000 0x0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;

   interrupts = <0 920 4>,
         <0 921 4>,
         <0 925 4>,
         <0 926 4>,
         <0 927 4>,
         <0 928 4>,
         <0 950 4>,
         <0 951 4>,
         <0 952 4>,
         <0 953 4>,
         <0 954 4>,
         <0 955 4>,
         <0 956 4>,
         <0 957 4>,
         <0 958 4>,
         <0 885 4>,
         <0 886 4>,
         <0 887 4>,
         <0 888 4>,
         <0 820 4>,
         <0 822 4>,
         <0 823 4>,
         <0 310 4>,
         <0 446 4>,
         <0 447 4>,
         <0 452 4>,
         <0 840 4>,
         <0 841 4>,
         <0 842 4>,
         <0 843 4>,
         <0 844 4>,
         <0 845 4>,
         <0 846 4>,
         <0 847 4>,
         <0 848 4>,
         <0 849 4>,
         <0 802 4>,
         <0 803 4>,
         <0 804 4>,
         <0 805 4>,
         <0 806 4>,
         <0 807 4>,
         <0 808 4>,
         <0 809 4>,
         <0 810 4>,
         <0 811 4>,
         <0 812 4>,
         <0 813 4>,
         <0 814 4>,
         <0 836 4>,
         <0 837 4>,
         <0 838 4>,
         <0 839 4>,
         <0 854 4>,
         <0 855 4>,
         <0 856 4>,
         <0 790 4>,
         <0 791 4>,
         <0 792 4>,
         <0 793 4>,
         <0 794 4>,
         <0 795 4>,
         <0 796 4>,
         <0 639 4>,
         <0 79 4>,
         <0 640 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <1 9 4>;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sa8775p", "qcom,kpss-wdt";
   reg = <0x0 0x17c10000 0x0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 1>;
  };

  memtimer: timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   ranges = <0x0 0x0 0x0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@17c21000 {
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
    interrupts = <0 8 4>,
          <0 6 4>;
    frame-number = <0>;
   };

   frame@17c23000 {
    reg = <0x17c23000 0x1000>;
    interrupts = <0 9 4>;
    frame-number = <1>;
    status = "disabled";
   };

   frame@17c25000 {
    reg = <0x17c25000 0x1000>;
    interrupts = <0 10 4>;
    frame-number = <2>;
    status = "disabled";
   };

   frame@17c27000 {
    reg = <0x17c27000 0x1000>;
    interrupts = <0 11 4>;
    frame-number = <3>;
    status = "disabled";
   };

   frame@17c29000 {
    reg = <0x17c29000 0x1000>;
    interrupts = <0 12 4>;
    frame-number = <4>;
    status = "disabled";
   };

   frame@17c2b000 {
    reg = <0x17c2b000 0x1000>;
    interrupts = <0 13 4>;
    frame-number = <5>;
    status = "disabled";
   };

   frame@17c2d000 {
    reg = <0x17c2d000 0x1000>;
    interrupts = <0 14 4>;
    frame-number = <6>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
         <0x0 0x18210000 0x0 0x10000>,
         <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 0>;
   label = "apps_rsc";

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sa8775p-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board_clk>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sa8775p-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-0 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-1 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp2 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp3 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp-4 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-5 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-6 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-7 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-9 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,sa8775p-cpufreq-epss",
         "qcom,cpufreq-epss";
   reg = <0x0 0x18591000 0x0 0x1000>,
         <0x0 0x18593000 0x0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
  };

  ethernet1: ethernet@23000000 {
   compatible = "qcom,sa8775p-ethqos";
   reg = <0x0 0x23000000 0x0 0x10000>,
         <0x0 0x23016000 0x0 0x100>;
   reg-names = "stmmaceth", "rgmii";

   interrupts = <0 929 4>;
   interrupt-names = "macirq";

   clocks = <&gcc 41>,
     <&gcc 48>,
     <&gcc 44>,
     <&gcc 42>;
   clock-names = "stmmaceth",
          "pclk",
          "ptp_ref",
          "phyaux";

   power-domains = <&gcc 8>;

   phys = <&serdes1>;
   phy-names = "serdes";

   iommus = <&apps_smmu 0x140 0xf>;

   snps,tso;
   snps,pbl = <32>;
   rx-fifo-depth = <16384>;
   tx-fifo-depth = <16384>;

   status = "disabled";
  };

  ethernet0: ethernet@23040000 {
   compatible = "qcom,sa8775p-ethqos";
   reg = <0x0 0x23040000 0x0 0x10000>,
         <0x0 0x23056000 0x0 0x100>;
   reg-names = "stmmaceth", "rgmii";

   interrupts = <0 946 4>;
   interrupt-names = "macirq";

   clocks = <&gcc 33>,
     <&gcc 40>,
     <&gcc 36>,
     <&gcc 34>;
   clock-names = "stmmaceth",
          "pclk",
          "ptp_ref",
          "phyaux";

   power-domains = <&gcc 7>;

   phys = <&serdes0>;
   phy-names = "serdes";

   iommus = <&apps_smmu 0x120 0xf>;

   snps,tso;
   snps,pbl = <32>;
   rx-fifo-depth = <16384>;
   tx-fifo-depth = <16384>;

   status = "disabled";
  };
 };

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
 };

 pcie0: pci@1c00000{
  compatible = "qcom,pcie-sa8775p";
  reg = <0x0 0x01c00000 0x0 0x3000>,
        <0x0 0x40000000 0x0 0xf20>,
        <0x0 0x40000f20 0x0 0xa8>,
        <0x0 0x40001000 0x0 0x4000>,
        <0x0 0x40100000 0x0 0x100000>,
        <0x0 0x01c03000 0x0 0x1000>;
  reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
  device_type = "pci";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
    <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;
  bus-range = <0x00 0xff>;

  dma-coherent;

  linux,pci-domain = <0>;
  num-lanes = <2>;

  interrupts = <0 307 4>,
        <0 308 4>,
        <0 309 4>,
        <0 312 4>,
        <0 313 4>,
        <0 314 4>,
        <0 374 4>,
        <0 375 4>;
  interrupt-names = "msi0", "msi1", "msi2", "msi3",
      "msi4", "msi5", "msi6", "msi7";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &intc 0 434 4>,
    <0 0 0 2 &intc 0 435 4>,
    <0 0 0 3 &intc 0 438 4>,
    <0 0 0 4 &intc 0 439 4>;

  clocks = <&gcc 66>,
    <&gcc 68>,
    <&gcc 69>,
    <&gcc 78>,
    <&gcc 79>;

  clock-names = "aux",
         "cfg",
         "bus_master",
         "bus_slave",
         "slave_q2a";

  assigned-clocks = <&gcc 66>;
  assigned-clock-rates = <19200000>;

  interconnects = <&pcie_anoc 0 0 &mc_virt 1 0>,
    <&gem_noc 3 0 &config_noc 82 0>;
  interconnect-names = "pcie-mem", "cpu-pcie";

  iommu-map = <0x0 &pcie_smmu 0x0000 0x1>,
       <0x100 &pcie_smmu 0x0001 0x1>;

  resets = <&gcc 7>;
  reset-names = "pci";
  power-domains = <&gcc 0>;

  phys = <&pcie0_phy>;
  phy-names = "pciephy";

  status = "disabled";
 };

 pcie0_phy: phy@1c04000 {
  compatible = "qcom,sa8775p-qmp-gen4x2-pcie-phy";
  reg = <0x0 0x1c04000 0x0 0x2000>;

  clocks = <&gcc 66>,
    <&gcc 68>,
    <&gcc 94>,
    <&gcc 72>,
    <&gcc 74>,
    <&gcc 77>,
    <&gcc 70>;

  clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe",
         "pipediv2", "phy_aux";

  assigned-clocks = <&gcc 72>;
  assigned-clock-rates = <100000000>;

  resets = <&gcc 10>;
  reset-names = "phy";

  #clock-cells = <0>;
  clock-output-names = "pcie_0_pipe_clk";

  #phy-cells = <0>;

  status = "disabled";
 };

 pcie1: pci@1c10000{
  compatible = "qcom,pcie-sa8775p";
  reg = <0x0 0x01c10000 0x0 0x3000>,
        <0x0 0x60000000 0x0 0xf20>,
        <0x0 0x60000f20 0x0 0xa8>,
        <0x0 0x60001000 0x0 0x4000>,
        <0x0 0x60100000 0x0 0x100000>,
        <0x0 0x01c13000 0x0 0x1000>;
  reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
  device_type = "pci";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,
    <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x1fd00000>;
  bus-range = <0x00 0xff>;

  dma-coherent;

  linux,pci-domain = <1>;
  num-lanes = <4>;

  interrupts = <0 519 4>,
        <0 140 4>,
        <0 141 4>,
        <0 142 4>,
        <0 143 4>,
        <0 144 4>,
        <0 145 4>,
        <0 146 4>;
  interrupt-names = "msi0", "msi1", "msi2", "msi3",
      "msi4", "msi5", "msi6", "msi7";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0x7>;
  interrupt-map = <0 0 0 1 &intc 0 148 4>,
    <0 0 0 2 &intc 0 149 4>,
    <0 0 0 3 &intc 0 150 4>,
    <0 0 0 4 &intc 0 151 4>;

  clocks = <&gcc 80>,
    <&gcc 82>,
    <&gcc 83>,
    <&gcc 92>,
    <&gcc 93>;

  clock-names = "aux",
         "cfg",
         "bus_master",
         "bus_slave",
         "slave_q2a";

  assigned-clocks = <&gcc 80>;
  assigned-clock-rates = <19200000>;

  interconnects = <&pcie_anoc 1 0 &mc_virt 1 0>,
    <&gem_noc 3 0 &config_noc 83 0>;
  interconnect-names = "pcie-mem", "cpu-pcie";

  iommu-map = <0x0 &pcie_smmu 0x0080 0x1>,
       <0x100 &pcie_smmu 0x0081 0x1>;

  resets = <&gcc 12>;
  reset-names = "pci";
  power-domains = <&gcc 1>;

  phys = <&pcie1_phy>;
  phy-names = "pciephy";

  status = "disabled";
 };

 pcie1_phy: phy@1c14000 {
  compatible = "qcom,sa8775p-qmp-gen4x4-pcie-phy";
  reg = <0x0 0x1c14000 0x0 0x4000>;

  clocks = <&gcc 80>,
    <&gcc 82>,
    <&gcc 94>,
    <&gcc 86>,
    <&gcc 88>,
    <&gcc 91>,
    <&gcc 84>;

  clock-names = "aux", "cfg_ahb", "ref", "rchng", "pipe",
         "pipediv2", "phy_aux";

  assigned-clocks = <&gcc 86>;
  assigned-clock-rates = <100000000>;

  resets = <&gcc 15>;
  reset-names = "phy";

  #clock-cells = <0>;
  clock-output-names = "pcie_1_pipe_clk";

  #phy-cells = <0>;

  status = "disabled";
 };
};
# 12 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/sa8775p-pmics.dtsi" 1





# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "../scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "../arch/arm64/boot/dts/qcom/sa8775p-pmics.dtsi" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 8 "../arch/arm64/boot/dts/qcom/sa8775p-pmics.dtsi" 2

/ {
 thermal-zones {
  pmm8654au_0_thermal: pm8775-0-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmm8654au_0_temp_alarm>;

   trips {
    trip0 {
     temperature = <105000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  pmm8654au_1_thermal: pm8775-1-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmm8654au_1_temp_alarm>;

   trips {
    trip0 {
     temperature = <105000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  pmm8654au_2_thermal: pm8775-2-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmm8654au_2_temp_alarm>;

   trips {
    trip0 {
     temperature = <105000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  pmm8654au_3_thermal: pm8775-3-thermal {
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&pmm8654au_3_temp_alarm>;

   trips {
    trip0 {
     temperature = <105000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };

 reboot-mode {
  compatible = "nvmem-reboot-mode";
  nvmem-cells = <&reboot_reason>;
  nvmem-cell-names = "reboot-mode";
  mode-recovery = <0x01>;
  mode-bootloader = <0x02>;
 };
};

&spmi_bus {
 pmm8654au_0: pmic@0 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8654au_0_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts-extended = <&spmi_bus 0x0 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmm8654au_0_pon: pon@1200 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1200>, <0x800>;
   reg-names = "hlos", "pbs";

   pmm8654au_0_pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts-extended = <&spmi_bus 0x0 0x12 0x7 (2 | 1)>;
    linux,code = <116>;
    debounce = <15625>;
   };

   pmm8654au_0_pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts-extended = <&spmi_bus 0x0 0x12 0x6 (2 | 1)>;
    debounce = <15625>;
    status = "disabled";
   };
  };

  pmm8654au_0_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8654au_0_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pmm8654au_0_sdam_0: nvram@7100 {
   compatible = "qcom,spmi-sdam";
   reg = <0x7100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x7100 0x100>;

   reboot_reason: reboot-reason@48 {
    reg = <0x48 0x1>;
    bits = <1 7>;
   };
  };
 };

 pmm8654au_1: pmic@2 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8654au_1_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts-extended = <&spmi_bus 0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmm8654au_1_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8654au_1_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8654au_2: pmic@4 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8654au_2_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts-extended = <&spmi_bus 0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmm8654au_2_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8654au_2_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8654au_3: pmic@6 {
  compatible = "qcom,pmm8654au", "qcom,spmi-pmic";
  reg = <0x6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8654au_3_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts-extended = <&spmi_bus 0x6 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmm8654au_3_gpios: gpio@8800 {
   compatible = "qcom,pmm8654au-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmm8654au_3_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 13 "../arch/arm64/boot/dts/qcom/sa8775p-ride.dts" 2

/ {
 model = "Qualcomm SA8775P Ride";
 compatible = "qcom,sa8775p-ride", "qcom,sa8775p";

 aliases {
  ethernet0 = &ethernet0;
  ethernet1 = &ethernet1;
  i2c11 = &i2c11;
  i2c18 = &i2c18;
  serial0 = &uart10;
  serial1 = &uart12;
  serial2 = &uart17;
  spi16 = &spi16;
  ufshc1 = &ufs_mem_hc;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pmm8654au-rpmh-regulators";
  qcom,pmic-id = "a";

  vreg_s4a: smps4 {
   regulator-name = "vreg_s4a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1816000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5a: smps5 {
   regulator-name = "vreg_s5a";
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <1996000>;
   regulator-initial-mode = <3>;
  };

  vreg_s9a: smps9 {
   regulator-name = "vreg_s9a";
   regulator-min-microvolt = <535000>;
   regulator-max-microvolt = <1120000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4a: ldo4 {
   regulator-name = "vreg_l4a";
   regulator-min-microvolt = <788000>;
   regulator-max-microvolt = <1050000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l5a: ldo5 {
   regulator-name = "vreg_l5a";
   regulator-min-microvolt = <870000>;
   regulator-max-microvolt = <950000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6a: ldo6 {
   regulator-name = "vreg_l6a";
   regulator-min-microvolt = <870000>;
   regulator-max-microvolt = <970000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7a: ldo7 {
   regulator-name = "vreg_l7a";
   regulator-min-microvolt = <720000>;
   regulator-max-microvolt = <950000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8a: ldo8 {
   regulator-name = "vreg_l8a";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9a: ldo9 {
   regulator-name = "vreg_l9a";
   regulator-min-microvolt = <2970000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pmm8654au-rpmh-regulators";
  qcom,pmic-id = "c";

  vreg_l1c: ldo1 {
   regulator-name = "vreg_l1c";
   regulator-min-microvolt = <1140000>;
   regulator-max-microvolt = <1260000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2c: ldo2 {
   regulator-name = "vreg_l2c";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3c: ldo3 {
   regulator-name = "vreg_l3c";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l4c: ldo4 {
   regulator-name = "vreg_l4c";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;





  };

  vreg_l5c: ldo5 {
   regulator-name = "vreg_l5c";
   regulator-min-microvolt = <1100000>;
   regulator-max-microvolt = <1300000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l6c: ldo6 {
   regulator-name = "vreg_l6c";
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <1980000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7c: ldo7 {
   regulator-name = "vreg_l7c";
   regulator-min-microvolt = <1620000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8c: ldo8 {
   regulator-name = "vreg_l8c";
   regulator-min-microvolt = <2400000>;
   regulator-max-microvolt = <3300000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l9c: ldo9 {
   regulator-name = "vreg_l9c";
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <2700000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pmm8654au-rpmh-regulators";
  qcom,pmic-id = "e";

  vreg_s4e: smps4 {
   regulator-name = "vreg_s4e";
   regulator-min-microvolt = <970000>;
   regulator-max-microvolt = <1520000>;
   regulator-initial-mode = <3>;
  };

  vreg_s7e: smps7 {
   regulator-name = "vreg_s7e";
   regulator-min-microvolt = <1010000>;
   regulator-max-microvolt = <1170000>;
   regulator-initial-mode = <3>;
  };

  vreg_s9e: smps9 {
   regulator-name = "vreg_s9e";
   regulator-min-microvolt = <300000>;
   regulator-max-microvolt = <570000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6e: ldo6 {
   regulator-name = "vreg_l6e";
   regulator-min-microvolt = <1280000>;
   regulator-max-microvolt = <1450000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8e: ldo8 {
   regulator-name = "vreg_l8e";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1950000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };
};

&ethernet0 {
 phy-mode = "sgmii";
 phy-handle = <&sgmii_phy0>;

 pinctrl-0 = <&ethernet0_default>;
 pinctrl-names = "default";

 snps,mtl-rx-config = <&mtl_rx_setup>;
 snps,mtl-tx-config = <&mtl_tx_setup>;
 snps,ps-speed = <1000>;

 status = "okay";

 mdio {
  compatible = "snps,dwmac-mdio";
  #address-cells = <1>;
  #size-cells = <0>;

  sgmii_phy0: phy@8 {
   compatible = "ethernet-phy-id0141.0dd4";
   reg = <0x8>;
   device_type = "ethernet-phy";
   reset-gpios = <&pmm8654au_2_gpios 8 1>;
   reset-assert-us = <11000>;
   reset-deassert-us = <70000>;
  };

  sgmii_phy1: phy@a {
   compatible = "ethernet-phy-id0141.0dd4";
   reg = <0xa>;
   device_type = "ethernet-phy";
   reset-gpios = <&pmm8654au_2_gpios 9 1>;
   reset-assert-us = <11000>;
   reset-deassert-us = <70000>;
  };
 };

 mtl_rx_setup: rx-queues-config {
  snps,rx-queues-to-use = <4>;
  snps,rx-sched-sp;

  queue0 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x0>;
   snps,route-up;
   snps,priority = <0x1>;
  };

  queue1 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x1>;
   snps,route-ptp;
  };

  queue2 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x2>;
   snps,route-avcp;
  };

  queue3 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x3>;
   snps,priority = <0xc>;
  };
 };

 mtl_tx_setup: tx-queues-config {
  snps,tx-queues-to-use = <4>;
  snps,tx-sched-sp;

  queue0 {
   snps,dcb-algorithm;
  };

  queue1 {
   snps,dcb-algorithm;
  };

  queue2 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };

  queue3 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };
 };
};

&ethernet1 {
 phy-mode = "sgmii";
 phy-handle = <&sgmii_phy1>;

 snps,mtl-rx-config = <&mtl_rx_setup1>;
 snps,mtl-tx-config = <&mtl_tx_setup1>;
 snps,ps-speed = <1000>;

 status = "okay";

 mtl_rx_setup1: rx-queues-config {
  snps,rx-queues-to-use = <4>;
  snps,rx-sched-sp;

  queue0 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x0>;
   snps,route-up;
   snps,priority = <0x1>;
  };

  queue1 {
   snps,dcb-algorithm;
   snps,map-to-dma-channel = <0x1>;
   snps,route-ptp;
  };

  queue2 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x2>;
   snps,route-avcp;
  };

  queue3 {
   snps,avb-algorithm;
   snps,map-to-dma-channel = <0x3>;
   snps,priority = <0xc>;
  };
 };

 mtl_tx_setup1: tx-queues-config {
  snps,tx-queues-to-use = <4>;
  snps,tx-sched-sp;

  queue0 {
   snps,dcb-algorithm;
  };

  queue1 {
   snps,dcb-algorithm;
  };

  queue2 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };

  queue3 {
   snps,avb-algorithm;
   snps,send_slope = <0x1000>;
   snps,idle_slope = <0x1000>;
   snps,high_credit = <0x3e800>;
   snps,low_credit = <0xffc18000>;
  };
 };
};

&i2c11 {
 clock-frequency = <400000>;
 pinctrl-0 = <&qup_i2c11_default>;
 pinctrl-names = "default";
 status = "okay";
};

&i2c18 {
 clock-frequency = <400000>;
 pinctrl-0 = <&qup_i2c18_default>;
 pinctrl-names = "default";
 status = "okay";
};

&pmm8654au_0_gpios {
 gpio-line-names = "DS_EN",
     "POFF_COMPLETE",
     "UFS0_VER_ID",
     "FAST_POFF",
     "DBU1_PON_DONE",
     "AOSS_SLEEP",
     "CAM_DES0_EN",
     "CAM_DES1_EN",
     "CAM_DES2_EN",
     "CAM_DES3_EN",
     "UEFI",
     "ANALOG_PON_OPT";
};

&pmm8654au_1_gpios {
 gpio-line-names = "PMIC_C_ID0",
     "PMIC_C_ID1",
     "UFS1_VER_ID",
     "IPA_PWR",
     "",
     "WLAN_DBU4_EN",
     "WLAN_EN",
     "BT_EN",
     "USB2_PWR_EN",
     "USB2_FAULT";

 usb2_en_state: usb2-en-state {
  pins = "gpio9";
  function = "normal";
  output-high;
  power-source = <0>;
 };
};

&pmm8654au_2_gpios {
 gpio-line-names = "PMIC_E_ID0",
     "PMIC_E_ID1",
     "USB0_PWR_EN",
     "USB0_FAULT",
     "SENSOR_IRQ_1",
     "SENSOR_IRQ_2",
     "SENSOR_RST",
     "SGMIIO0_RST",
     "SGMIIO1_RST",
     "USB1_PWR_ENABLE",
     "USB1_FAULT",
     "VMON_SPX8";

 usb0_en_state: usb0-en-state {
  pins = "gpio3";
  function = "normal";
  output-high;
  power-source = <0>;
 };

 usb1_en_state: usb1-en-state {
  pins = "gpio10";
  function = "normal";
  output-high;
  power-source = <0>;
 };
};

&pmm8654au_3_gpios {
 gpio-line-names = "PMIC_G_ID0",
     "PMIC_G_ID1",
     "GNSS_RST",
     "GNSS_EN",
     "GNSS_BOOT_MODE";
};

&qupv3_id_1 {
 status = "okay";
};

&qupv3_id_2 {
 status = "okay";
};

&serdes0 {
 phy-supply = <&vreg_l5a>;
 status = "okay";
};

&serdes1 {
 phy-supply = <&vreg_l5a>;
 status = "okay";
};

&sleep_clk {
 clock-frequency = <32764>;
};

&spi16 {
 pinctrl-0 = <&qup_spi16_default>;
 pinctrl-names = "default";
 status = "okay";
};

&tlmm {
 ethernet0_default: ethernet0-default-state {
  ethernet0_mdc: ethernet0-mdc-pins {
   pins = "gpio8";
   function = "emac0_mdc";
   drive-strength = <16>;
   bias-pull-up;
  };

  ethernet0_mdio: ethernet0-mdio-pins {
   pins = "gpio9";
   function = "emac0_mdio";
   drive-strength = <16>;
   bias-pull-up;
  };
 };

 qup_uart10_default: qup-uart10-state {
  pins = "gpio46", "gpio47";
  function = "qup1_se3";
 };

 qup_spi16_default: qup-spi16-state {
  pins = "gpio86", "gpio87", "gpio88", "gpio89";
  function = "qup2_se2";
  drive-strength = <6>;
  bias-disable;
 };

 qup_i2c11_default: qup-i2c11-state {
  pins = "gpio48", "gpio49";
  function = "qup1_se4";
  drive-strength = <2>;
  bias-pull-up;
 };

 qup_i2c18_default: qup-i2c18-state {
  pins = "gpio95", "gpio96";
  function = "qup2_se4";
  drive-strength = <2>;
  bias-pull-up;
 };

 qup_uart12_default: qup-uart12-state {
  qup_uart12_cts: qup-uart12-cts-pins {
   pins = "gpio52";
   function = "qup1_se5";
   bias-disable;
  };

  qup_uart12_rts: qup-uart12-rts-pins {
   pins = "gpio53";
   function = "qup1_se5";
   bias-pull-down;
  };

  qup_uart12_tx: qup-uart12-tx-pins {
   pins = "gpio54";
   function = "qup1_se5";
   bias-pull-up;
  };

  qup_uart12_rx: qup-uart12-rx-pins {
   pins = "gpio55";
   function = "qup1_se5";
   bias-pull-down;
  };
 };

 qup_uart17_default: qup-uart17-state {
  qup_uart17_cts: qup-uart17-cts-pins {
   pins = "gpio91";
   function = "qup2_se3";
   bias-disable;
  };

  qup_uart17_rts: qup0-uart17-rts-pins {
   pins = "gpio92";
   function = "qup2_se3";
   bias-pull-down;
  };

  qup_uart17_tx: qup0-uart17-tx-pins {
   pins = "gpio93";
   function = "qup2_se3";
   bias-pull-up;
  };

  qup_uart17_rx: qup0-uart17-rx-pins {
   pins = "gpio94";
   function = "qup2_se3";
   bias-pull-down;
  };
 };

 pcie0_default_state: pcie0-default-state {
  perst-pins {
   pins = "gpio2";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  clkreq-pins {
   pins = "gpio1";
   function = "pcie0_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  wake-pins {
   pins = "gpio0";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie1_default_state: pcie1-default-state {
  perst-pins {
   pins = "gpio4";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  clkreq-pins {
   pins = "gpio3";
   function = "pcie1_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  wake-pins {
   pins = "gpio5";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };
};

&pcie0 {
 perst-gpios = <&tlmm 2 1>;
 wake-gpios = <&tlmm 0 0>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie0_default_state>;

 status = "okay";
};

&pcie1 {
 perst-gpios = <&tlmm 4 1>;
 wake-gpios = <&tlmm 5 0>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie1_default_state>;

 status = "okay";
};

&pcie0_phy {
 vdda-phy-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l1c>;

 status = "okay";
};

&pcie1_phy {
 vdda-phy-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l1c>;

 status = "okay";
};

&uart10 {
 compatible = "qcom,geni-debug-uart";
 pinctrl-0 = <&qup_uart10_default>;
 pinctrl-names = "default";
 status = "okay";
};

&uart12 {
 pinctrl-0 = <&qup_uart12_default>;
 pinctrl-names = "default";
 status = "okay";
};

&uart17 {
 pinctrl-0 = <&qup_uart17_default>;
 pinctrl-names = "default";
 status = "okay";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 149 1>;
 vcc-supply = <&vreg_l8a>;
 vcc-max-microamp = <1100000>;
 vccq-supply = <&vreg_l4c>;
 vccq-max-microamp = <1200000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l4a>;
 vdda-pll-supply = <&vreg_l1c>;

 status = "okay";
};

&usb_0 {
 pinctrl-names = "default";
 pinctrl-0 = <&usb0_en_state>;

 status = "okay";
};

&usb_0_dwc3 {
 dr_mode = "peripheral";
};

&usb_0_hsphy {
 vdda-pll-supply = <&vreg_l7a>;
 vdda18-supply = <&vreg_l6c>;
 vdda33-supply = <&vreg_l9a>;

 status = "okay";
};

&usb_0_qmpphy {
 vdda-phy-supply = <&vreg_l1c>;
 vdda-pll-supply = <&vreg_l7a>;

 status = "okay";
};

&usb_1 {
 pinctrl-names = "default";
 pinctrl-0 = <&usb1_en_state>;

 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "host";
};

&usb_1_hsphy {
 vdda-pll-supply = <&vreg_l7a>;
 vdda18-supply = <&vreg_l6c>;
 vdda33-supply = <&vreg_l9a>;

 status = "okay";
};

&usb_1_qmpphy {
 vdda-phy-supply = <&vreg_l1c>;
 vdda-pll-supply = <&vreg_l7a>;

 status = "okay";
};

&usb_2 {
 pinctrl-names = "default";
 pinctrl-0 = <&usb2_en_state>;

 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "host";
};

&usb_2_hsphy {
 vdda-pll-supply = <&vreg_l7a>;
 vdda18-supply = <&vreg_l6c>;
 vdda33-supply = <&vreg_l9a>;

 status = "okay";
};

&xo_board_clk {
 clock-frequency = <38400000>;
};
