// Seed: 2769908784
module module_0 (
    input supply0 id_0
);
  logic [7:0] id_2;
  assign id_2[1] = 1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri id_3,
    input logic id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output wand id_8,
    input supply0 id_9,
    input wor id_10,
    output tri1 id_11,
    output logic id_12,
    output uwire id_13
    , id_19, id_20,
    output tri1 id_14,
    output tri id_15,
    output uwire id_16,
    output wand id_17
);
  always begin : LABEL_0
    id_12 <= id_4;
  end
  wire id_21;
  xnor primCall (
      id_7, id_23, id_2, id_0, id_6, id_3, id_22, id_10, id_1, id_4, id_19, id_21, id_9, id_24
  );
  wire id_22, id_23, id_24;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
endmodule
