/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [21:0] _01_;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [25:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~(celloutsig_1_0z | celloutsig_1_4z[4]);
  assign celloutsig_0_23z = ~celloutsig_0_5z;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 22'h000000;
    else _01_ <= in_data[32:11];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= in_data[65:63];
  reg [13:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 14'h0000;
    else _06_ <= { in_data[5:4], celloutsig_0_12z, celloutsig_0_5z };
  assign out_data[45:32] = _06_;
  assign celloutsig_1_1z = { in_data[165:164], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[173:171], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[11:9], celloutsig_1_9z, celloutsig_1_9z } || { celloutsig_1_3z[27:25], celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_14z = celloutsig_1_8z[7:3] || celloutsig_1_4z[6:2];
  assign celloutsig_0_4z = in_data[55:52] || _01_[6:3];
  assign celloutsig_0_5z = { celloutsig_0_3z[14:9], celloutsig_0_2z, _01_ } || { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[68:57] || _01_[15:4];
  assign celloutsig_1_0z = in_data[154:144] || in_data[187:177];
  assign celloutsig_0_2z = in_data[12:6] || _01_[8:2];
  assign celloutsig_1_5z = celloutsig_1_4z[8:0] || { celloutsig_1_4z[9:2], celloutsig_1_1z };
  assign celloutsig_0_10z = celloutsig_0_4z & ~(in_data[71]);
  assign celloutsig_0_3z = { _01_[0], _01_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } * { in_data[67:66], _01_, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[167:160], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_17z } * celloutsig_1_3z[12:0];
  assign celloutsig_0_12z = { _01_[3:0], celloutsig_0_10z, _00_, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z } * celloutsig_0_3z[25:15];
  assign celloutsig_1_2z = in_data[129:112] * { in_data[190:177], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_2z[13] ? { in_data[178:165], celloutsig_1_2z[17:14], 1'h1, celloutsig_1_2z[12:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } : { in_data[190:156], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_17z & celloutsig_1_12z[3];
  assign celloutsig_1_17z = ~^ { celloutsig_1_8z[6:5], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_8z = in_data[119:107] << celloutsig_1_3z[18:6];
  assign celloutsig_1_11z = { celloutsig_1_2z[6:5], celloutsig_1_10z } >> { in_data[123:122], celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_3z[14:5] >> celloutsig_1_2z[15:6];
  assign celloutsig_1_12z = { celloutsig_1_11z[1], celloutsig_1_4z, celloutsig_1_10z } ~^ { celloutsig_1_4z[7:2], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z };
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_5z) | celloutsig_1_2z[4]);
  assign celloutsig_1_16z = ~((celloutsig_1_8z[8] & celloutsig_1_9z) | celloutsig_1_14z);
  assign { out_data[128], out_data[108:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z };
endmodule
