$date
	Fri Feb  9 11:08:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rca_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c4 $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b1100 $
b110 #
1"
b10 !
$end
#10
b110 !
b1000 $
b1110 #
#20
1"
b101 !
b1110 $
b111 #
#30
0"
b1011 !
b1001 $
b10 #
#40
