{"vcs1":{"timestamp_begin":1682185630.158719136, "rt":0.33, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1682185630.549878440, "rt":0.39, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1682185630.991469759, "rt":0.22, "ut":0.09, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682185629.884436126}
{"VCS_COMP_START_TIME": 1682185629.884436126}
{"VCS_COMP_END_TIME": 1682185631.276386536}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336968}}
{"stitch_vcselab": {"peak_mem": 222604}}
