<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="XOR and XNOR Gates" />
<meta name="abstract" content="XOR gates based on a TGM structure are recognized and injected." />
<meta name="description" content="XOR gates based on a TGM structure are recognized and injected." />
<meta name="DC.subject" content="Gates, logic injection, XOR and XNOR,, &lt;$nopage&gt;XOR, XNOR&lt;I&gt; see&lt;R&gt; Gates" />
<meta name="keywords" content="Gates, logic injection, XOR and XNOR,, &lt;$nopage&gt;XOR, XNOR&lt;I&gt; see&lt;R&gt; Gates" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id4f16c383-381c-4437-bb16-9c9d765f0596" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>XOR and XNOR Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="XOR and XNOR Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id4f16c383-381c-4437-bb16-9c9d765f0596">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">XOR
and XNOR Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">XOR gates
based on a TGM structure are recognized and injected. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id4ecdc0b0-1da1-45ec-95fc-493afa073682"><p class="p"><a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__id2f0293ea-7dcd-4926-9ef3-d96bc8df8e8c">Figure 1</a> and <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__id914eb2d6-231e-4601-ae16-3b0cdeb535da">Figure 2</a> show two XOR gates based on a multiplexer
mx2 structure:</p>
<div class="fig fignone" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id2f0293ea-7dcd-4926-9ef3-d96bc8df8e8c"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_xra2v Multiplexer</span><br /><div class="imagecenter"><img class="image imagecenter" height="129" src="../graphics/hier_lvs23a.png" width="468" /></div><br /></div>
<div class="fig fignone" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id914eb2d6-231e-4601-ae16-3b0cdeb535da"><span class="figcap"><span class="fig--title-label">Figure 2. </span>_xr2v Multiplexer</span><br /><div class="imagecenter"><img class="image imagecenter" height="133" src="../graphics/hier_lvs24a.png" width="470" /></div><br /></div>
<p class="p">All nets labeled A, B, !A, !B, and !!B, respectively,
are connected even when the connections are not shown. !A, !B, and
!!B are internal nets, not pins.</p>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id56c683c4-08be-4443-825d-c50397c02a45"><p class="p">In <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__id2f0293ea-7dcd-4926-9ef3-d96bc8df8e8c">Figure 1</a> and <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__id914eb2d6-231e-4601-ae16-3b0cdeb535da">Figure 2</a>, the names A, B, OUT, SUP1, and SUP2
are used for reference only. No text is required in the cell. These
nets may be connected to other devices, not shown in the figures.
The internal nets marked !A, !B, and !!B must not be connected to
any other devices.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__iddb670e09-1580-452a-9463-2c079de6178f"><p class="p">Devices
MP1, MP2, MP5, MP7, and MP9 must be CMOS P-type transistors. Devices
MN3, MN4, MN6, MN8, and MN10 must be CMOS N-type transistors. All
devices may have different component types as long as they are CMOS P-type
or N-type transistors.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id09367482-decd-4e35-b9fe-daa17731f037"><p class="p">All
eight or ten MOS devices can have no more than one substrate pin.
It is not required that all MOS devices have the same number of
substrate pins. However, all substrate pins of all P-type transistors
must be connected to one net. The same condition applies for substrate
pins of all N-type transistors. Substrate pins may be connected
to the “power” and “ground” nets marked SUP1 and SUP2, but this
is not a requirement.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<ul class="ul"><li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id60848aa5-9908-4db7-bf5b-fae6947f6278"><p class="p">When
gate recognition is disabled, pins are not swappable.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__idcb6aa257-2aed-4925-8468-c2dff49e69b7"><p class="p">When
gate recognition is enabled, input pins A and B are swappable. Note that
the internal structure of these XOR gates is highly asymmetric,
which prevents any sensible relation between component instances
and input ports. As a result, if gate recognition is enabled, input
pins can be swapped independently of component instances and their
possible asymmetries in subtypes or properties. If nets connected
to input pins are ambiguous, ambiguity resolution does not examine
devices inside the injected gate.</p>
</li>
</ul>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xr2v </span>—
Five-pin XOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xr2b</span> —
Seven-pin XOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xra2v</span> —
Five-pin XOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xra2b</span> —
Seven-pin XOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SUB1 and SUB2 are
“second class” pins and normally do not appear in LVS reports. Substrate
connections are checked but discrepancies are reported at individual
transistor level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Under optimal conditions (many large hcells of approximately
equal size containing only XOR gates) memory consumption is reduced
by 5.8× for _xra2 structures and by 7× for _xr2 structures. For
comparison, if the XOR could be made into an hcell, memory consumption
would be reduced by 7× or 9×, respectively.</p>
<p class="p">XOR and XNOR gates based on a series-parallel
structure are recognized and injected. <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__idedfa6102-8f01-4b89-b395-33963d21397c">Figure 3</a> shows an XOR gate, xor2v. With a trailing
inverter connected to the output net, this structure is recognized
instead as a XNOR gate, xnori2v.</p>
<div class="fig fignone" id="id4f16c383-381c-4437-bb16-9c9d765f0596__idedfa6102-8f01-4b89-b395-33963d21397c"><span class="figcap"><span class="fig--title-label">Figure 3. </span>_xor2v and _xnori2 Gate</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/hier_lvs26a.png" width="470" /></div><br /></div>
<p class="p">An alternate configuration of inputs results
in a different XNOR gate which does not require a trailing inverter. <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__idfdae8014-79d3-4414-ae52-939124d15395">Figure 4</a> shows an XNOR gate, xnor2v. With a
trailing inverter connected to the output net, this structure is
recognized as an XOR gate, _xori2v.</p>
<div class="fig fignone" id="id4f16c383-381c-4437-bb16-9c9d765f0596__idfdae8014-79d3-4414-ae52-939124d15395"><span class="figcap"><span class="fig--title-label">Figure 4. </span>_xnor2v and xori2</span><br /><div class="imagecenter"><img class="image imagecenter" height="234" src="../graphics/hier_lvs27a.png" width="470" /></div><br /></div>
<p class="p">All nets labeled A, B, !A, and !B are connected
even when the connections are not shown. !A and !B are internal
nets, not pins. The trailing inverter consisting of M13 and M14
is optional. When it is not present, OUT is the output pin. When
it is present, OUT is an internal net and !OUT is the output pin.</p>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id2626a352-974b-4a4a-972a-a5901ab0e75c"><p class="p">In <a class="xref fm:Figure" href="#id4f16c383-381c-4437-bb16-9c9d765f0596__idfdae8014-79d3-4414-ae52-939124d15395">Figure 4</a>, the names A, B, OUT, SUP1, and SUP2
are used for reference only. No text is required in the cell. These
nets may be connected to other devices, not shown in the figure.
The internal nets marked !A, !B, and !!B must not be connected to
any other devices.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__idddc20496-aade-42cd-9653-d81520d866a4"><p class="p">Devices
M1, M2, M3, M4, M9, M11, and M13 must be CMOS P-type transistors.
Devices M5, M6, M7, M8, M10, M12, and MN14 must be CMOS N-type transistors.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id89d49532-7b90-4113-b861-02b45fbfba2c"><p class="p">All
MOS devices can have no more than one substrate pin. It is not required that
all MOS devices have the same number of substrate pins. However,
all substrate pins of all P-type transistors must be connected to
one net. The same condition applies for substrate pins of all N-type
transistors. Substrate pins may be connected to the “power” and
“ground” nets marked SUP1 and SUP2, but this is not a requirement.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<ul class="ul"><li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id6ec8538b-c4ba-49e5-b0c3-3219c98671c2"><p class="p">When
gate recognition is disabled, pins are not swappable.</p>
</li>
<li class="li" id="id4f16c383-381c-4437-bb16-9c9d765f0596__id932efb9b-452d-4d33-a75b-2c57a3d63dae"><p class="p">When
gate recognition is enabled, input pins A and B are swappable. Asymmetries
such as different component types, subtypes, or properties, do not
prevent pin swappability (but are checked after matching is completed).
If nets connected to input pins are ambiguous, ambiguity resolution
examines types, subtypes, and properties of devices inside the injected
gate.</p>
</li>
</ul>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xor2v</span> —
Five-pin XOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xor2b</span> —
Seven-pin XOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xori2v</span> —
Five-pin XOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xori2b</span> —
Seven-pin XOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xnor2v</span> —
Five-pin XNOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xnor2b</span> —
Seven-pin XNOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xnori2v</span> —
Five-pin XNOR gate (A, B, OUT, SUP1, SUP2), three-pin MOS devices
or four-pin MOS devices with substrate pins of CMOS P-type and N-type
transistors connected to nets SUP1 and SUP2, respectively.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_xnori2b </span>—
Seven-pin XNOR gate (A, B, OUT, SUP1, SUP2, SUB1, SUB2), four-pin
MOS devices with substrate pins not connected to nets SUP1 and SUP2.
Substrate pins of the P devices are connected to net SUB1 and substrate
pins of the N devices are connected to net SUB2.</p>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Under optimal conditions (many large hcells of approximately
equal size containing only XOR gates) memory consumption is reduced
by 8.5× for _xor2 and _xnor2 structures and by 9.5 times for _xori2
and _xnori2 structures. For comparison, if the XOR gate could be
made into an hcell, memory consumption would be reduced by 12.6×
or 14.7×, respectively.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "XOR and XNOR Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_XorXnorGates_id4f16c383.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>