
---------- Begin Simulation Statistics ----------
final_tick                               175256244375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               30002224                       # Number of bytes of host memory used
host_op_rate                                      477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                151356.58                       # Real time elapsed on the host
host_tick_rate                                 818596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70212850                       # Number of instructions simulated
sim_ops                                      72127406                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123900                       # Number of seconds simulated
sim_ticks                                123899839375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.152759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380409                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               474605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31925                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            507783                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48174                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9911                       # Number of indirect misses.
system.cpu.branchPred.lookups                  865107                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  140157                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6143                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5578571                       # Number of instructions committed
system.cpu.committedOps                       5981367                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.533602                       # CPI: cycles per instruction
system.cpu.discardedOps                         89759                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4060441                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            838195                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7578922                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.394695                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4035                       # number of quiesce instructions executed
system.cpu.numCycles                         14133881                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4473305     74.79%     74.79% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13464      0.23%     75.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                 912926     15.26%     90.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite                581672      9.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5981367                       # Class of committed instruction
system.cpu.quiesceCycles                    184105883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6554959                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1609                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22709                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45538                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1612541                       # Transaction distribution
system.membus.trans_dist::ReadResp            1633591                       # Transaction distribution
system.membus.trans_dist::WriteReq             921850                       # Transaction distribution
system.membus.trans_dist::WriteResp            921850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3820                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18862                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1788                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17291                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3767                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        51709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        51709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       100277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4985162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4985162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5137148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1106624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       596416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       725593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    159521308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    159521308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161353525                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2559954                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000639                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025272                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2558318     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1636      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2559954                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6666942930                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84897373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50392077                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16346125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77766020                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9935806995                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           87643000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5289434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1322358                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6611792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1322358                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5289434                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6611792                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6611792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6611792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13223585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2157056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2157056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3638737                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3638736                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       512560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10076180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10506260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14351                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14351                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11591585                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8198720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161218600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    168099880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       229268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       229268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    184484345                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19024231502                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         12773394                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          778                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15572986967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10119888000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12165698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5818377                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5157198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6876264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30017537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6876264                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5157198                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12033462                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12165698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5818377                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12033462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12033462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42050999                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       229268                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       868244                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7176                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5157198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12033462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17190660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5157198                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1850430                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7007628                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5157198                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17190660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1850430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      24198288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1608361                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1608353                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       884224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       884224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       123160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4823060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7198                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4985162                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3938880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154337320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       229300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    159521308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3067115                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3067115    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3067115                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7207800430                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8925840000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225396224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54356352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1745657792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23802452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49720678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1819180922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42315471                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42369708                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84685178                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1787973262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     66172160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49720678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1903866100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155320360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     52625408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    211353640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    108593192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    195756072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38830090                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1644544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40581130                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3393546                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25184266                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22215622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1253596137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    424741535                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5289434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1705842728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    703494697                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    876459506                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1579954203                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22215622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1957090834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1301201041                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5289434                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3285796931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1106624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1110208                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1106624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1106624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17291                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17347                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8931602                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28927                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8960528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8931602                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8931602                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8931602                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28927                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8960528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       989760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    101711912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       229364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         351936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103282972                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       244480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     52625408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56834816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1589258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1613853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3820                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       822272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             888044                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7988388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    820920451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1851205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2840488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833600532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1973207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23802452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    424741535                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6876264                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1322358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            458715817                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1973207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31790840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1245661986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6876264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1322358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1851205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2840488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1292316348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     61580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2410055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006385620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2927970                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             941254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1613860                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888044                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1613860                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888044                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1477                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            100672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           100818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           100796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55505                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53111424725                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8061910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             95436452225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32939.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59189.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2707                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1503109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  825538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    23                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1613837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888044                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1406853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       171777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.583623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.621484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.891889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5436      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4385      2.55%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2448      1.43%      7.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3099      1.80%      8.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3405      1.98%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2227      1.30%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2378      1.38%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3188      1.86%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145211     84.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       171777                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     583.537459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1115.045148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1948     70.50%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.33%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.07%     70.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.14%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.18%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          336     12.16%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.11%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.14%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.11%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          275      9.95%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           82      2.97%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.11%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.18%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           71      2.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     321.404995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.299532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.862595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1757     63.59%     63.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            98      3.55%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      1.12%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.11%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.33%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           25      0.90%     69.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           11      0.40%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.11%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     70.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.22%     70.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     70.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.11%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     70.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     70.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     70.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     71.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.07%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     71.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      0.76%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          775     28.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1600-1631            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103192448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56834688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103283420                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56834816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       832.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       458.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    458.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123899943625                       # Total gap between requests
system.mem_ctrls.avgGap                      49522.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       989760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    101617512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       229748                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       351808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       245952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2949120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     52623808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7988388.080184305087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 820158545.100615859032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1854304.260271362495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2839454.851391731296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1985087.319246575003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23802452.165204834193                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 424728621.646770417690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6876263.958836952224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1322358.453622490866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1589258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3820                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       822272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1131277675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93622077005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    455533315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227564230                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 140373518160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 182454019070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1716609285375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 270633013010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  57897779330                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72985.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58909.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    126431.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41382.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36746994.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3959505.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2087641.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20330003.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  22616320.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         84766467.599996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         59163442.799996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2932536131.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1234178605.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1186116649.200711                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     948864059.511505                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1683589792.799888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8129215148.664186                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         65.611184                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87962769935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6702360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29235908440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     28517421.096654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    160655031.665530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4034     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60188450250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 115067794125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701056                       # number of overall hits
system.cpu.icache.overall_hits::total         1701056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17291                       # number of overall misses
system.cpu.icache.overall_misses::total         17291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    751125625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    751125625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    751125625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    751125625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1718347                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718347                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1718347                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718347                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.265167                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.265167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.265167                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.265167                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    724433375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    724433375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    724433375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    724433375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41896.557458                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41896.557458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41896.557458                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41896.557458                       # average overall mshr miss latency
system.cpu.icache.replacements                  17127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    751125625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    751125625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1718347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718347                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.265167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.265167                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    724433375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    724433375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41896.557458                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41896.557458                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.647472                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6142592                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            358.649618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.647472                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3453985                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3453985                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1456376                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1456376                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1456376                       # number of overall hits
system.cpu.dcache.overall_hits::total         1456376                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7174                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7174                       # number of overall misses
system.cpu.dcache.overall_misses::total          7174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    530873875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    530873875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    530873875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    530873875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1463550                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1463550                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1463550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1463550                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004902                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73999.703791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73999.703791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73999.703791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73999.703791                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3820                       # number of writebacks
system.cpu.dcache.writebacks::total              3820                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41806                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41806                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    410503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    410503000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410503000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90906875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90906875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73897.929793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73897.929793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73897.929793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73897.929793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.493494                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.493494                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5555                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       917169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          917169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3787                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3787                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    289894125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    289894125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       920956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       920956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76549.808556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76549.808556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4180                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4180                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    282847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    282847500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90906875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90906875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75085.611893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75085.611893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.056220                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.056220                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       539207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         539207                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    240979750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    240979750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       542594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       542594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71148.435193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71148.435193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    127655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71395.693512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71395.693512                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190217                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5555                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.242484                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5859755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5859755                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175256244375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               175258508125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    464                       # Simulator instruction rate (inst/s)
host_mem_usage                               30002224                       # Number of bytes of host memory used
host_op_rate                                      477                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                151356.70                       # Real time elapsed on the host
host_tick_rate                                 818610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70215437                       # Number of instructions simulated
sim_ops                                      72130604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123902                       # Number of seconds simulated
sim_ticks                                123902103125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.148268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380556                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               474815                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31940                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            507833                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48174                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58085                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9911                       # Number of indirect misses.
system.cpu.branchPred.lookups                  865453                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  140281                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6143                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5581158                       # Number of instructions committed
system.cpu.committedOps                       5984565                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.533077                       # CPI: cycles per instruction
system.cpu.discardedOps                         89800                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4061898                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            838785                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           369685                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7579576                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.394777                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4035                       # number of quiesce instructions executed
system.cpu.numCycles                         14137503                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4475150     74.78%     74.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13464      0.22%     75.00% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::MemRead                 913667     15.27%     90.27% # Class of committed instruction
system.cpu.op_class_0::MemWrite                582283      9.73%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5984565                       # Class of committed instruction
system.cpu.quiesceCycles                    184105883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6557927                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1609                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1612648                       # Transaction distribution
system.membus.trans_dist::ReadResp            1633711                       # Transaction distribution
system.membus.trans_dist::WriteReq             921850                       # Transaction distribution
system.membus.trans_dist::WriteResp            921850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3823                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18863                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1788                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          17293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3770                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        51714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        51714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        16527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        66894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       100286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4985384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4985384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5137384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1106752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1106752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       596800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92157                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       725977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    159528608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    159528608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               161361337                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2560066                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000639                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025271                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2558430     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1636      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2560066                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6667070555                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            84897373                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            50396452                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16346125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           77782680                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9936420025                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           87653000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       655360                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma       163840                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       819200                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       655360                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       819200                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         5120                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       168960                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0       163840                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        20480                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       184320                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      5289337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1322334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      6611671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1322334                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      5289337                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      6611671                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      6611671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      6611671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     13223343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2157056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2157056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3638967                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3638967                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        26600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          194                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        66894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       512560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       172032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       778800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       385024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10076180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10506260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        93184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        39936                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       133120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        51200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        14812                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11592046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         2240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         4510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        29260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          143                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          150                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          195                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          307                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92157                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      8198720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      2752512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total     12458560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      6160384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    161218600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    168099880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1490944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       638976                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    184491677                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19025036502                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             15.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         12773855                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          778                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  15573675967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10120119000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma      1507328                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      3719168                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       851968                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       638976                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1490944                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        47104                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       638976                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       735232                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       212992                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        19968                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       232960                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12165476                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      5818271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5157104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6876138                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30016988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6876138                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5157104                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12033242                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12165476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      5818271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12033242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12033242                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     42050231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       638976                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1490944                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      2129920                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       638976                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       236600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       875576                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        19968                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1490944                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1510912                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       638976                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         7406                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       646382                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5157104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12033242                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17190346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5157104                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1909572                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7066676                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5157104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17190346                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1909572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      24257022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1608468                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1608468                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       884224                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       884224                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       123160                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4823060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        26624                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         5120                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         7420                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4985384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3938880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    154337320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       236600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    159528608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3067222                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3067222    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3067222                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7207907430                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8926412000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          7.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    216286720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2949120                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      6160384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    225396224                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      5242880                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      5249600                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total     10492480                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     54071680                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        92160                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       192512                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     54356352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       164120                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1474840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1745625898                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23802017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49719769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1819147684                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42314697                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42368934                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84683631                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1787940595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     66170951                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49719769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1903831316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      2752512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    155320360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     52625408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    211353640                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     87162880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    108593192                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    195756072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        86016                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     38830090                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1644544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     40581130                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21790720                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3393546                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     25184266                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22215216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1253573233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    424733775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      5289337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1705811561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    703481844                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    876443493                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1579925337                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22215216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1957055077                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1301177268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      5289337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3285736898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1106752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1110336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1106752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1106752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        17293                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           56                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        17349                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      8932471                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        28926                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        8961398                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      8932471                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      8932471                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      8932471                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        28926                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       8961398                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       989760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    101711912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       236600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         352128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          103290400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       244672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2949120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     52625408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       851968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma       163840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56835008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        15500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1589258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         3710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1613970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        46080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       822272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        13312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         2560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             888047                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      7988242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    820905452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1909572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2841986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833645252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1974720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23802017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    424733775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6876138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1322334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            458708985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1974720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     31790259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1245639227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6876138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1322334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1909572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2841986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1292354237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     61580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2410055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     13312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      2560.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      3710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006385620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2763                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2763                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2928174                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             941254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1613970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     888047                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1613970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   888047                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1477                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            100776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            100849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            100769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            100672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            100729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            100783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            100767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           100870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           100819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           100818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           100796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           100784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             55519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             55477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             55507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             55493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            55529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            55487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            55501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55505                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53116590995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8062465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             95444532245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32940.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59190.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2707                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1503209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  825538                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    24                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1613946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               888047                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1406937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   56592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   56195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 144714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  66112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       171790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.567146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   844.590725                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.911429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5438      3.17%      3.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4385      2.55%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2449      1.43%      7.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3100      1.80%      8.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3406      1.98%     10.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2227      1.30%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2379      1.38%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3189      1.86%     15.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       145217     84.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       171790                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2763                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     583.537459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1115.045148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1948     70.50%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.33%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.04%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.07%     70.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.14%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     71.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.18%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          336     12.16%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.07%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.11%     83.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.14%     83.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     83.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.11%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          275      9.95%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     94.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     94.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           82      2.97%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            3      0.11%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.18%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           71      2.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2763                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     321.404995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     69.299532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    454.862595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1757     63.59%     63.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            98      3.55%     67.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            31      1.12%     68.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.07%     68.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            3      0.11%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.33%     68.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           25      0.90%     69.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           11      0.40%     70.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.11%     70.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     70.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.22%     70.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.07%     70.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.11%     70.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.07%     70.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.04%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     70.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     70.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     70.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.04%     70.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     71.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            2      0.07%     71.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     71.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           21      0.76%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          775     28.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1600-1631            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2763                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103199552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   94528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56834688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               103290400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56835008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       832.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       458.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    458.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123901385625                       # Total gap between requests
system.mem_ctrls.avgGap                      49520.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       989760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    101617512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       236600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       352000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       245952                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2949120                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     52623808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       851968                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma       163840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 7988242.128557492979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 820143560.416259050369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1909572.105981958099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2840952.583709422033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1985051.050762783503                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23802017.283150941133                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 424720861.654058396816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6876138.326243604533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1322334.293508385541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        15500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1589258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         3710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        46080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       822272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        13312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         2560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1131277675                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93622077005                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    463361995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227815570                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 140373518160                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 182454019070                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1716609285375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma 270633013010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  57897779330                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     72985.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58909.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    124895.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41405.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36718158.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3959505.62                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2087641.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  20330003.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  22616320.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         84771895.274996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         59167919.999996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2932745287.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1234178605.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1186153812.900712                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     948924268.836505                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1683590480.099888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8129532270.114186                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         65.612545                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  87962769935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6702570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29237962190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     28517421.096654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    160655031.665530                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.02%      0.02% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4034     99.98%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545315500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60190714000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 115067794125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701881                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701881                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701881                       # number of overall hits
system.cpu.icache.overall_hits::total         1701881                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17293                       # number of overall misses
system.cpu.icache.overall_misses::total         17293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    751212500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    751212500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    751212500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    751212500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1719174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1719174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1719174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1719174                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010059                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010059                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010059                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010059                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.264847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.264847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.264847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.264847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        17293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    724516875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    724516875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    724516875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    724516875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010059                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41896.540508                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41896.540508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41896.540508                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41896.540508                       # average overall mshr miss latency
system.cpu.icache.replacements                  17128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701881                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701881                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    751212500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    751212500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1719174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1719174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010059                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.264847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.264847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    724516875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    724516875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41896.540508                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41896.540508                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.647514                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16200475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17564                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            922.368196                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.647514                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846968                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3455641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3455641                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1457740                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1457740                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1457740                       # number of overall hits
system.cpu.dcache.overall_hits::total         1457740                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7177                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7177                       # number of overall misses
system.cpu.dcache.overall_misses::total          7177                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    531227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    531227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    531227000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    531227000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1464917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1464917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1464917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1464917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004899                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74017.974084                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74017.974084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74017.974084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74017.974084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3823                       # number of writebacks
system.cpu.dcache.writebacks::total              3823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1619                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1619                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1619                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        41806                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        41806                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    410851250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410851250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    410851250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410851250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90906875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90906875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73920.699892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73920.699892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73920.699892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73920.699892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2174.493494                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2174.493494                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5558                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       917922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          917922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    290247250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    290247250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       921712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       921712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004112                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76582.387863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76582.387863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3770                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3770                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4180                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4180                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    283195750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    283195750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90906875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90906875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75118.236074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75118.236074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21748.056220                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21748.056220                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       539818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         539818                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    240979750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    240979750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       543205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       543205                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71148.435193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71148.435193                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1599                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1788                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        37626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        37626                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    127655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127655500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003292                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71395.693512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71395.693512                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1465958                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            241.508731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5865226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5865226                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175258508125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
