\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{General-\/purpose macros }{\pageref{group___m_i_s_c_e_l_l_a_n_e_o_u_s___m_a_c_r_o_s}}{}
\item \contentsline{section}{Memory Segmentation }{\pageref{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n}}{}
\item \contentsline{section}{Base address of AHB1 peripherals }{\pageref{group___a_h_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of AHB2 peripherals }{\pageref{group___a_h_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of APB1 peripherals }{\pageref{group___a_p_b1___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Base address of APB2 peripherals }{\pageref{group___a_p_b2___p_e_r_i_p_e_h_r_a_l_s___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{Interrupt Trigger Type Macros }{\pageref{group___i_n_t_e_r_r_u_p_t___t_r_i_g_g_e_r___t_y_p_e___m_a_c_r_o_s}}{}
\item \contentsline{section}{GPIO Pin Number Macros }{\pageref{group___g_p_i_o___p_i_n___n_u_m_b_e_r___m_a_c_r_o_s}}{}
\item \contentsline{section}{NVIC Interrupt Priority Levels (0â€“15) }{\pageref{group___n_v_i_c___i_r_q___p_r_i_o_r_i_t_y___l_e_v_e_l_s}}{}
\item \contentsline{section}{GPIOx Peripheral Register Definition }{\pageref{group___g_p_i_ox___r_e_g___d_e_f}}{}
\item \contentsline{section}{GPIO Port Base Address Macros }{\pageref{group___g_p_i_o___b_a_s_e___a_d_d_r_e_s_s_e_s}}{}
\item \contentsline{section}{RCC Peripheral Register Definition }{\pageref{group___r_c_c___r_e_g}}{}
\item \contentsline{section}{SYSCFG Peripheral Register Definition }{\pageref{group___s_y_s_c_f_g___r_e_g}}{}
\item \contentsline{section}{EXTI Peripheral Register Definition }{\pageref{group___e_x_t_i___r_e_g}}{}
\item \contentsline{section}{Macros to Enable/\+Disable clocks for various peripherals }{\pageref{group___c_l_o_c_k___e_n_a_b_l_e___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AHB1\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB2\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB3\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_h_b3___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB1\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_p_b1___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB2\+\_\+\+PCLK\+\_\+\+EN\+\_\+\+DI\+\_\+\+MACROS }{\pageref{group___a_p_b2___p_c_l_k___e_n___d_i___m_a_c_r_o_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Macros to reset various peripherals }{\pageref{group___p_e_r_i_p_h_e_r_a_l___r_e_s_e_t___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AHB1 Peripheral Reset Macros }{\pageref{group___a_h_b1___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB2 Peripheral Reset Macros }{\pageref{group___a_h_b2___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{AHB3 Peripheral Reset Macros }{\pageref{group___a_h_b3___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB1 Peripheral Reset Macros }{\pageref{group___a_p_b1___r_e_s_e_t___m_a_c_r_o_s}}{}
\item \contentsline{section}{APB2 Peripheral Reset Macros }{\pageref{group___a_p_b2___r_e_s_e_t___m_a_c_r_o_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NVIC Register Definition }{\pageref{group___n_v_i_c___r_e_g}}{}
\item \contentsline{section}{IRQ Numbers for STM32\+F407 }{\pageref{group___i_r_q___n_u_m_b_e_r___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI Peripheral Definitions }{\pageref{group___s_p_i___instances}}{}
\item \contentsline{section}{GPIO Driver }{\pageref{group___g_p_i_o___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Enumerations }{\pageref{group___g_p_i_o___config___structure}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Pin Modes }{\pageref{group___g_p_i_o___m_o_d_e_s}}{}
\item \contentsline{section}{GPIO Output Types }{\pageref{group___g_p_i_o___o_p___t_y_p_e_s}}{}
\item \contentsline{section}{GPIO Pull-\/\+Up/\+Pull-\/\+Down Options }{\pageref{group___g_p_i_o___p_u_l_l_u_p___p_u_l_l_d_o_w_n}}{}
\item \contentsline{section}{GPIO Speed Options }{\pageref{group___g_p_i_o___s_p_e_e_d_s}}{}
\item \contentsline{section}{GPIO Alternate Function Options }{\pageref{group___g_p_i_o___a_l_t_e_r_n_a_t_e___f_u_n_c_t_i_o_n_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Handle Structure }{\pageref{group___g_p_i_o___handle___structure}}{}
\item \contentsline{section}{GPIO Driver Function Prototypes }{\pageref{group___g_p_i_o___driver___a_p_is}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Driver }{\pageref{group___s_p_i___d_r_i_v_e_r___d_e_v_e_l_o_p_e_m_n_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Configuration Macros }{\pageref{group___s_p_i___c_o_n_f_i_g___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Device Mode Macros }{\pageref{group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI Device Bus Mode Macros }{\pageref{group___s_p_i___d_e_v_i_c_e___b_u_s___m_o_d_e___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI Clock Speed Macros }{\pageref{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI CPOL Configuration Macros }{\pageref{group___s_p_i___c_p_o_l___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI CPHA Configuration Macros }{\pageref{group___s_p_i___c_p_h_a___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI Frame Size Configuration Macros }{\pageref{group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI SSM Configuration Macros }{\pageref{group___s_p_i___s_s_m___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI Bit Order Configuration Macros }{\pageref{group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI SSOE Configuration Macros }{\pageref{group___s_p_i___s_s_o_e___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI CRC Configuration Macros }{\pageref{group___s_p_i___c_r_c___m_a_c_r_o_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Configuration Structure definition }{\pageref{group___s_p_i___config___struct}}{}
\item \contentsline{section}{SPI Handle Structure definition }{\pageref{group___s_p_i___handle___struct}}{}
\item \contentsline{section}{SPI Status Flag Macros }{\pageref{group___s_p_i___s_t_a_t_u_s___f_l_a_g___m_a_c_r_o_s}}{}
\item \contentsline{section}{SPI API Prototypes }{\pageref{group___s_p_i___a_p_i___p_r_o_t_o_t_y_p_e_s}}{}
\item \contentsline{section}{SPI Register Bit Position }{\pageref{group___s_p_i___b_i_t___p_o_s_i_t_i_o_n___m_a_c_r_o_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI\+\_\+\+CR1\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r1___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+CR2\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r2___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+SR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___s_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+DR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___d_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+CRCPR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___c_r_c_p_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+RXCRCR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___r_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\item \contentsline{section}{SPI\+\_\+\+TXCRCR\+\_\+\+BIT\+\_\+\+POSITIONS }{\pageref{group___s_p_i___t_x_c_r_c_r___b_i_t___p_o_s_i_t_i_o_n_s}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
