
compile_simlib -simulator modelsim -family zynquplus -language verilog -library unisim -directory libraries
exit 0
