<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Register_File_Estructurado_Xergio.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Procesador_Monociclo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Procesador_Monociclo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Procesador_Monociclo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Procesador_Monociclo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Procesador_Monociclo.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_Monociclo.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Procesador_Monociclo.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Procesador_Monociclo.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Procesador_Monociclo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Procesador_Monociclo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Procesador_Monociclo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_Monociclo_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Procesador_Monociclo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_Monociclo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Procesador_Monociclo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Procesador_Monociclo_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Procesador_Monociclo_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Register_FIle_Xergio.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Register_FIle_Xergio.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Register_FIle_Xergio.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register_FIle_Xergio.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Register_FIle_Xergio.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Register_FIle_Xergio.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Register_FIle_Xergio.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Register_FIle_Xergio.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Register_FIle_Xergio.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Register_FIle_Xergio.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_FIle_Xergio.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Register_FIle_Xergio.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Register_FIle_Xergio.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Register_FIle_Xergio.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Register_FIle_Xergio.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Register_FIle_Xergio.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Register_FIle_Xergio.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Register_FIle_Xergio.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Register_FIle_Xergio.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_FIle_Xergio_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Register_FIle_Xergio_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_FIle_Xergio_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register_FIle_Xergio_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Register_FIle_Xergio_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Register_FIle_Xergio_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Register_FIle_Xergio_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_FIle_Xergio_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_FIle_Xergio_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Register_FIle_Xergio_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Register_FIle_Xergio_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_FIle_Xergio_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_FIle_Xergio_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Register_FIle_Xergio_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Register_FIle_Xergio_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Register_FIle_Xergio_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Register_FIle_Xergio_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_File_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Register_File_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registe_file_completo_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_registe_file_completo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_registe_file_completo_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registe_file_completo_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_register_file_completo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_register_file_completo_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_register_file_verilog_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_register_file_verilog_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_vhdl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_vhdl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1323194252" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1323194252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323311364" xil_pn:in_ck="-5623527495083758195" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1323311364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_Monociclo.v"/>
      <outfile xil_pn:name="Register_FIle_Xergio.v"/>
      <outfile xil_pn:name="tb_registe_file_completo.v"/>
      <outfile xil_pn:name="tb_register_file_completo.v"/>
      <outfile xil_pn:name="tb_register_file_verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1323311371" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5812948602012470080" xil_pn:start_ts="1323311371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323311371" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5397161859024771182" xil_pn:start_ts="1323311371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323311371" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8582056184715824960" xil_pn:start_ts="1323311371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323311371" xil_pn:in_ck="-5623527495083758195" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1323311371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Procesador_Monociclo.v"/>
      <outfile xil_pn:name="Register_FIle_Xergio.v"/>
      <outfile xil_pn:name="tb_registe_file_completo.v"/>
      <outfile xil_pn:name="tb_register_file_completo.v"/>
      <outfile xil_pn:name="tb_register_file_verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1323311375" xil_pn:in_ck="-5623527495083758195" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7524195545576547367" xil_pn:start_ts="1323311371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_registe_file_completo_beh.prj"/>
      <outfile xil_pn:name="tb_registe_file_completo_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1323311375" xil_pn:in_ck="3934507608187817385" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-509150566483663830" xil_pn:start_ts="1323311375">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_registe_file_completo_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1322873944" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1322873944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6816302274531300313" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8582056184715824960" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5654200524935132203" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323230102" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4367591963377650826" xil_pn:start_ts="1323230102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323287224" xil_pn:in_ck="-1644141889047571123" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-7339965727316548506" xil_pn:start_ts="1323287205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Procesador_Monociclo.lso"/>
      <outfile xil_pn:name="Procesador_Monociclo.ngc"/>
      <outfile xil_pn:name="Procesador_Monociclo.ngr"/>
      <outfile xil_pn:name="Procesador_Monociclo.prj"/>
      <outfile xil_pn:name="Procesador_Monociclo.stx"/>
      <outfile xil_pn:name="Procesador_Monociclo.syr"/>
      <outfile xil_pn:name="Procesador_Monociclo.xst"/>
      <outfile xil_pn:name="Procesador_Monociclo_stx_beh.prj"/>
      <outfile xil_pn:name="Procesador_Monociclo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1323232193" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7614988891171128918" xil_pn:start_ts="1323232193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1323232205" xil_pn:in_ck="4531427759335073745" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9133180058966702967" xil_pn:start_ts="1323232193">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Procesador_Monociclo.bld"/>
      <outfile xil_pn:name="Procesador_Monociclo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
