<stg><name>dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2_1></name>


<trans_list>

<trans id="428" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:0  %data_5_V_read_3 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:1  %data_4_V_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_8"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:2  %data_3_V_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:3  %data_2_V_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:4  %data_1_V_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_8"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:5  %data_0_V_read_8 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:9  %sext_ln1118_46 = sext i18 %data_0_V_read_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:18  %sext_ln1118_52 = sext i18 %data_1_V_read_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_52"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:21  %mul_ln1118_98 = mul i28 %sext_ln1118_52, 889

]]></Node>
<StgValue><ssdm name="mul_ln1118_98"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:22  %trunc_ln708_s = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_98, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:24  %sext_ln1118_56 = sext i18 %data_2_V_read_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_56"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:25  %sext_ln1118_57 = sext i18 %data_2_V_read_8 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_57"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:27  %mul_ln1118_99 = mul i28 %sext_ln1118_56, -830

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:28  %trunc_ln708_97 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_99, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:29  %sext_ln1118_59 = sext i18 %data_3_V_read_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_59"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:30  %sext_ln1118_60 = sext i18 %data_3_V_read_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_60"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:31  %sext_ln1118_61 = sext i18 %data_3_V_read_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_61"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:34  %sext_ln1118_64 = sext i18 %data_3_V_read_8 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_64"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:35  %mul_ln1118_100 = mul i28 %sext_ln1118_61, 285

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:36  %trunc_ln708_98 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_100, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:39  %sext_ln1118_67 = sext i18 %data_4_V_read_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_67"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:46  %sext_ln1118_71 = sext i18 %data_5_V_read_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_71"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:50  %add_ln703 = add i18 %trunc_ln708_98, %trunc_ln708_97

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:51  %add_ln703_102 = add i18 %trunc_ln708_s, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:59  %mul_ln1118_104 = mul i28 %sext_ln1118_52, -353

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:60  %trunc_ln708_102 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_104, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_102"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:61  %mul_ln1118_105 = mul i28 %sext_ln1118_56, 1230

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:62  %trunc_ln708_103 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_105, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_103"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:63  %mul_ln1118_106 = mul i26 %sext_ln1118_59, -92

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:64  %trunc_ln708_104 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_106, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_104"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:66  %mul_ln1118_107 = mul i28 %sext_ln1118_67, -317

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:67  %trunc_ln708_105 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_107, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_105"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:70  %add_ln703_107 = add i18 %trunc_ln708_105, %trunc_ln708_103

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:71  %add_ln703_108 = add i18 %trunc_ln708_102, %add_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
.preheader74.i.preheader:87  %shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %data_3_V_read_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="28" op_0_bw="21">
<![CDATA[
.preheader74.i.preheader:88  %sext_ln1118_76 = sext i21 %shl_ln1118_s to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_76"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="22" op_0_bw="21">
<![CDATA[
.preheader74.i.preheader:89  %sext_ln1118_77 = sext i21 %shl_ln1118_s to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_77"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader74.i.preheader:90  %sub_ln1118_9 = sub i22 0, %sext_ln1118_77

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader74.i.preheader:91  %sub_ln1118_10 = sub i22 %sub_ln1118_9, %sext_ln1118_64

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:92  %trunc_ln708_110 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %sub_ln1118_10, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_110"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:96  %trunc_ln708_112 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %data_5_V_read_3, i32 6, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_112"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:106  %mul_ln1118_112 = mul i28 %sext_ln1118_46, -409

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:107  %trunc_ln708_113 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_112, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_113"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:111  %mul_ln1118_113 = mul i27 %sext_ln1118_57, -232

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:112  %trunc_ln708_115 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_113, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_115"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:113  %sext_ln708_11 = sext i17 %trunc_ln708_115 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:114  %mul_ln1118_114 = mul i28 %sext_ln1118_61, -396

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:115  %trunc_ln708_116 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_114, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_116"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:125  %add_ln703_119 = add i18 %sext_ln708_11, %trunc_ln708_116

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:126  %add_ln703_120 = add i18 %trunc_ln708_113, %add_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:132  %mul_ln1118_116 = mul i28 %sext_ln1118_46, 350

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:133  %trunc_ln708_119 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_116, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_119"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:137  %mul_ln1118_118 = mul i28 %sext_ln1118_56, 671

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:138  %trunc_ln708_121 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_118, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_121"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:145  %mul_ln1118_121 = mul i28 %sext_ln1118_71, 794

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:146  %trunc_ln708_124 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_121, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_124"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:147  %add_ln703_125 = add i18 %trunc_ln708_124, %trunc_ln708_121

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:148  %add_ln703_126 = add i18 %trunc_ln708_119, %add_ln703_125

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="9" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:168  %trunc_ln708_129 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %data_4_V_read_8, i32 9, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_129"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:187  %trunc_ln708_133 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %data_4_V_read_8, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_133"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:209  %mul_ln1118_130 = mul i26 %sext_ln1118_59, 90

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:210  %trunc_ln708_138 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_130, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_138"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader74.i.preheader:272  %mul_ln1118_137 = mul i24 %sext_ln1118_60, 27

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:273  %trunc_ln708_149 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_137, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_149"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:295  %mul_ln1118_138 = mul i28 %sext_ln1118_46, -380

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:296  %trunc_ln708_152 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_138, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_152"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:297  %mul_ln1118_139 = mul i28 %sext_ln1118_52, 637

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:298  %trunc_ln708_153 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_139, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_153"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="27" op_0_bw="27" op_1_bw="18" op_2_bw="9">
<![CDATA[
.preheader74.i.preheader:302  %shl_ln1118_13 = call i27 @_ssdm_op_BitConcatenate.i27.i18.i9(i18 %data_3_V_read_8, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="28" op_0_bw="27">
<![CDATA[
.preheader74.i.preheader:303  %sext_ln1118_110 = sext i27 %shl_ln1118_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:304  %sub_ln1118_19 = sub i28 0, %sext_ln1118_110

]]></Node>
<StgValue><ssdm name="sub_ln1118_19"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:305  %sub_ln1118_20 = sub i28 %sub_ln1118_19, %sext_ln1118_76

]]></Node>
<StgValue><ssdm name="sub_ln1118_20"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:306  %trunc_ln708_155 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %sub_ln1118_20, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_155"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:314  %add_ln703_159 = add i18 %trunc_ln708_155, %trunc_ln708_153

]]></Node>
<StgValue><ssdm name="add_ln703_159"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:315  %add_ln703_160 = add i18 %trunc_ln708_152, %add_ln703_159

]]></Node>
<StgValue><ssdm name="add_ln703_160"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:324  %mul_ln1118_143 = mul i28 %sext_ln1118_52, -396

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:325  %trunc_ln708_159 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_143, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_159"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:326  %mul_ln1118_144 = mul i28 %sext_ln1118_56, 836

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:327  %trunc_ln708_160 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_144, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_160"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:328  %mul_ln1118_145 = mul i28 %sext_ln1118_61, 467

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:329  %trunc_ln708_161 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_145, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_161"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:334  %add_ln703_165 = add i18 %trunc_ln708_161, %trunc_ln708_160

]]></Node>
<StgValue><ssdm name="add_ln703_165"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:335  %add_ln703_166 = add i18 %trunc_ln708_159, %add_ln703_165

]]></Node>
<StgValue><ssdm name="add_ln703_166"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:341  %mul_ln1118_148 = mul i28 %sext_ln1118_46, 1149

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:342  %trunc_ln708_164 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_148, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_164"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:353  %mul_ln1118_150 = mul i28 %sext_ln1118_61, 716

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:354  %trunc_ln708_167 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_150, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_167"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:355  %mul_ln1118_151 = mul i28 %sext_ln1118_67, 1153

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:356  %trunc_ln708_168 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_151, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_168"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:360  %add_ln703_171 = add i18 %trunc_ln708_168, %trunc_ln708_167

]]></Node>
<StgValue><ssdm name="add_ln703_171"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:361  %add_ln703_172 = add i18 %trunc_ln708_164, %add_ln703_171

]]></Node>
<StgValue><ssdm name="add_ln703_172"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:367  %mul_ln1118_153 = mul i28 %sext_ln1118_46, -841

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:368  %trunc_ln708_170 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_153, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_170"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:369  %mul_ln1118_154 = mul i28 %sext_ln1118_52, 420

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:370  %trunc_ln708_171 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_154, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_171"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:374  %mul_ln1118_156 = mul i28 %sext_ln1118_61, -1055

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:375  %trunc_ln708_173 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_156, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_173"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:380  %add_ln703_177 = add i18 %trunc_ln708_173, %trunc_ln708_171

]]></Node>
<StgValue><ssdm name="add_ln703_177"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:381  %add_ln703_178 = add i18 %trunc_ln708_170, %add_ln703_177

]]></Node>
<StgValue><ssdm name="add_ln703_178"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:386  %mul_ln1118_159 = mul i28 %sext_ln1118_46, 1369

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:387  %trunc_ln708_176 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_159, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_176"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:394  %mul_ln1118_162 = mul i28 %sext_ln1118_61, 1518

]]></Node>
<StgValue><ssdm name="mul_ln1118_162"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:395  %trunc_ln708_179 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_162, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_179"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:399  %mul_ln1118_164 = mul i28 %sext_ln1118_71, 441

]]></Node>
<StgValue><ssdm name="mul_ln1118_164"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:400  %trunc_ln708_181 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_164, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_181"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:401  %add_ln703_183 = add i18 %trunc_ln708_181, %trunc_ln708_179

]]></Node>
<StgValue><ssdm name="add_ln703_183"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:402  %add_ln703_184 = add i18 %trunc_ln708_176, %add_ln703_183

]]></Node>
<StgValue><ssdm name="add_ln703_184"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:6  %sext_ln1118 = sext i18 %data_0_V_read_8 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:7  %sext_ln1118_44 = sext i18 %data_0_V_read_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="25" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:8  %sext_ln1118_45 = sext i18 %data_0_V_read_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:10  %sext_ln1118_47 = sext i18 %data_0_V_read_8 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:11  %sext_ln1118_48 = sext i18 %data_0_V_read_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_48"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:12  %mul_ln1118 = mul i27 %sext_ln1118, 221

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:13  %trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:14  %sext_ln708 = sext i17 %trunc_ln to i18

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:15  %sext_ln1118_49 = sext i18 %data_1_V_read_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_49"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:16  %sext_ln1118_50 = sext i18 %data_1_V_read_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_50"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:17  %sext_ln1118_51 = sext i18 %data_1_V_read_8 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_51"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:19  %sext_ln1118_53 = sext i18 %data_1_V_read_8 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_53"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:20  %sext_ln1118_54 = sext i18 %data_1_V_read_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_54"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:23  %sext_ln1118_55 = sext i18 %data_2_V_read_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_55"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:26  %sext_ln1118_58 = sext i18 %data_2_V_read_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_58"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:32  %sext_ln1118_62 = sext i18 %data_3_V_read_8 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_62"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:33  %sext_ln1118_63 = sext i18 %data_3_V_read_8 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_63"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:37  %sext_ln1118_65 = sext i18 %data_4_V_read_8 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_65"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:38  %sext_ln1118_66 = sext i18 %data_4_V_read_8 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_66"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:40  %sext_ln1118_68 = sext i18 %data_4_V_read_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_68"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="21" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:41  %sext_ln1118_69 = sext i18 %data_4_V_read_8 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_69"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:42  %mul_ln1118_101 = mul i27 %sext_ln1118_65, -229

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:43  %trunc_ln708_99 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_101, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:44  %sext_ln708_8 = sext i17 %trunc_ln708_99 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_8"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:45  %sext_ln1118_70 = sext i18 %data_5_V_read_3 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_70"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="18">
<![CDATA[
.preheader74.i.preheader:47  %sext_ln1118_72 = sext i18 %data_5_V_read_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_72"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:48  %mul_ln1118_102 = mul i28 %sext_ln1118_71, -370

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:49  %trunc_ln708_100 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_102, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_100"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:52  %add_ln703_103 = add i18 %sext_ln708, %trunc_ln708_100

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:53  %add_ln703_104 = add i18 %sext_ln708_8, 820

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:54  %add_ln703_105 = add i18 %add_ln703_103, %add_ln703_104

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:55  %add_ln703_106 = add i18 %add_ln703_102, %add_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:56  %mul_ln1118_103 = mul i26 %sext_ln1118_44, -116

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:57  %trunc_ln708_101 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_103, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_101"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:58  %sext_ln708_9 = sext i16 %trunc_ln708_101 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_9"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:65  %sext_ln1118_73 = sext i16 %trunc_ln708_104 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_73"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:68  %mul_ln1118_108 = mul i28 %sext_ln1118_71, 454

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:69  %trunc_ln708_106 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_108, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_106"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:72  %add_ln703_109 = add i18 %sext_ln708_9, %trunc_ln708_106

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:73  %add_ln703_110 = add i17 %sext_ln1118_73, 79

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:74  %sext_ln703 = sext i17 %add_ln703_110 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:75  %add_ln703_111 = add i18 %add_ln703_109, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:76  %add_ln703_112 = add i18 %add_ln703_108, %add_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader74.i.preheader:77  %shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %data_0_V_read_8, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="23">
<![CDATA[
.preheader74.i.preheader:78  %sext_ln1118_74 = sext i23 %shl_ln to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_74"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader74.i.preheader:79  %sub_ln1118 = sub i24 %sext_ln1118_74, %sext_ln1118_48

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:80  %trunc_ln708_107 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %sub_ln1118, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_107"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:81  %sext_ln1118_75 = sext i14 %trunc_ln708_107 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_75"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:82  %mul_ln1118_109 = mul i25 %sext_ln1118_49, 57

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:83  %trunc_ln708_108 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_109, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_108"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:84  %sext_ln708_10 = sext i15 %trunc_ln708_108 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_10"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:85  %mul_ln1118_110 = mul i28 %sext_ln1118_56, -262

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:86  %trunc_ln708_109 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_110, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_109"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="12">
<![CDATA[
.preheader74.i.preheader:93  %sext_ln1118_78 = sext i12 %trunc_ln708_110 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_78"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:94  %mul_ln1118_111 = mul i28 %sext_ln1118_67, -344

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:95  %trunc_ln708_111 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_111, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_111"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="12">
<![CDATA[
.preheader74.i.preheader:97  %sext_ln703_17 = sext i12 %trunc_ln708_112 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_17"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:98  %add_ln703_113 = add i18 %sext_ln708_10, %trunc_ln708_111

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:99  %add_ln703_114 = add i18 %trunc_ln708_109, %add_ln703_113

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:100  %add_ln703_115 = add i15 %sext_ln1118_78, %sext_ln1118_75

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader74.i.preheader:101  %add_ln703_116 = add i13 %sext_ln703_17, 844

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="13">
<![CDATA[
.preheader74.i.preheader:102  %sext_ln703_18 = sext i13 %add_ln703_116 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_18"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:103  %add_ln703_117 = add i15 %add_ln703_115, %sext_ln703_18

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:104  %sext_ln703_19 = sext i15 %add_ln703_117 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_19"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:105  %add_ln703_118 = add i18 %add_ln703_114, %sext_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader74.i.preheader:108  %sub_ln1118_11 = sub i19 0, %sext_ln1118_54

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:109  %trunc_ln708_114 = call i9 @_ssdm_op_PartSelect.i9.i19.i32.i32(i19 %sub_ln1118_11, i32 10, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_114"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="9">
<![CDATA[
.preheader74.i.preheader:110  %sext_ln1118_79 = sext i9 %trunc_ln708_114 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_79"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader74.i.preheader:116  %tmp = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_4_V_read_8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="21" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:117  %sext_ln1118_119 = sext i20 %tmp to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader74.i.preheader:118  %sub_ln1118_21 = sub i21 %sext_ln1118_69, %sext_ln1118_119

]]></Node>
<StgValue><ssdm name="sub_ln1118_21"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:119  %trunc_ln708_117 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %sub_ln1118_21, i32 10, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_117"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="11">
<![CDATA[
.preheader74.i.preheader:120  %sext_ln708_12 = sext i11 %trunc_ln708_117 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_12"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="11">
<![CDATA[
.preheader74.i.preheader:121  %sext_ln1118_80 = sext i11 %trunc_ln708_117 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:122  %mul_ln1118_115 = mul i27 %sext_ln1118_70, 206

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:123  %trunc_ln708_118 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_115, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_118"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:124  %sext_ln708_13 = sext i17 %trunc_ln708_118 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_13"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:127  %add_ln703_121 = add i18 %sext_ln708_12, %sext_ln708_13

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader74.i.preheader:128  %add_ln703_122 = add i10 %sext_ln1118_79, 148

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="10">
<![CDATA[
.preheader74.i.preheader:129  %sext_ln703_20 = sext i10 %add_ln703_122 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_20"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:130  %add_ln703_123 = add i18 %add_ln703_121, %sext_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:131  %add_ln703_124 = add i18 %add_ln703_120, %add_ln703_123

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:134  %mul_ln1118_117 = mul i27 %sext_ln1118_51, 197

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:135  %trunc_ln708_120 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_117, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_120"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:136  %sext_ln708_14 = sext i17 %trunc_ln708_120 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_14"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:139  %mul_ln1118_119 = mul i27 %sext_ln1118_62, 227

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:140  %trunc_ln708_122 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_119, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_122"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:141  %sext_ln708_15 = sext i17 %trunc_ln708_122 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_15"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:142  %mul_ln1118_120 = mul i25 %sext_ln1118_66, -44

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:143  %trunc_ln708_123 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_120, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_123"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:144  %sext_ln1118_81 = sext i15 %trunc_ln708_123 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:149  %add_ln703_127 = add i18 %sext_ln708_15, %sext_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader74.i.preheader:150  %add_ln703_128 = add i16 %sext_ln1118_81, 344

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:151  %sext_ln703_21 = sext i16 %add_ln703_128 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_21"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:152  %add_ln703_129 = add i18 %add_ln703_127, %sext_ln703_21

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:153  %add_ln703_130 = add i18 %add_ln703_126, %add_ln703_129

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader74.i.preheader:154  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_0_V_read_8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:155  %sext_ln1118_120 = sext i20 %tmp_1 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader74.i.preheader:156  %sub_ln1118_22 = sub i21 %sext_ln1118_47, %sext_ln1118_120

]]></Node>
<StgValue><ssdm name="sub_ln1118_22"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:157  %trunc_ln708_125 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %sub_ln1118_22, i32 10, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_125"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="11">
<![CDATA[
.preheader74.i.preheader:158  %sext_ln1118_82 = sext i11 %trunc_ln708_125 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:159  %mul_ln1118_122 = mul i25 %sext_ln1118_49, -39

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:160  %trunc_ln708_126 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_122, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_126"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:161  %sext_ln1118_83 = sext i15 %trunc_ln708_126 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:162  %mul_ln1118_123 = mul i26 %sext_ln1118_58, -82

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:163  %trunc_ln708_127 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_123, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_127"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:164  %sext_ln1118_84 = sext i16 %trunc_ln708_127 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader74.i.preheader:165  %sub_ln1118_12 = sub i19 0, %sext_ln1118_63

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:166  %trunc_ln708_128 = call i9 @_ssdm_op_PartSelect.i9.i19.i32.i32(i19 %sub_ln1118_12, i32 10, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_128"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="9">
<![CDATA[
.preheader74.i.preheader:167  %sext_ln708_16 = sext i9 %trunc_ln708_128 to i12

]]></Node>
<StgValue><ssdm name="sext_ln708_16"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="9">
<![CDATA[
.preheader74.i.preheader:169  %sext_ln1118_85 = sext i9 %trunc_ln708_129 to i10

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:170  %mul_ln1118_124 = mul i28 %sext_ln1118_71, -435

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:171  %trunc_ln708_130 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_124, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_130"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:172  %add_ln703_131 = add i17 %sext_ln1118_83, %sext_ln1118_84

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:173  %sext_ln703_22 = sext i17 %add_ln703_131 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_22"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:174  %add_ln703_132 = add i18 %trunc_ln708_130, %sext_ln703_22

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader74.i.preheader:175  %add_ln703_133 = add i12 %sext_ln708_16, %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader74.i.preheader:176  %add_ln703_134 = add i10 %sext_ln1118_85, -101

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="10">
<![CDATA[
.preheader74.i.preheader:177  %sext_ln703_23 = sext i10 %add_ln703_134 to i12

]]></Node>
<StgValue><ssdm name="sext_ln703_23"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader74.i.preheader:178  %add_ln703_135 = add i12 %add_ln703_133, %sext_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="12">
<![CDATA[
.preheader74.i.preheader:179  %sext_ln703_24 = sext i12 %add_ln703_135 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_24"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:180  %add_ln703_136 = add i18 %add_ln703_132, %sext_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:181  %mul_ln1118_125 = mul i27 %sext_ln1118_51, -220

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:182  %trunc_ln708_131 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_125, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_131"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:183  %sext_ln708_17 = sext i17 %trunc_ln708_131 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_17"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:184  %mul_ln1118_126 = mul i27 %sext_ln1118_57, -241

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:185  %trunc_ln708_132 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_126, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_132"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:186  %sext_ln708_18 = sext i17 %trunc_ln708_132 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_18"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="8">
<![CDATA[
.preheader74.i.preheader:188  %sext_ln1118_86 = sext i8 %trunc_ln708_133 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:189  %mul_ln1118_127 = mul i27 %sext_ln1118_70, -205

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:190  %trunc_ln708_134 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_127, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_134"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:191  %sext_ln708_19 = sext i17 %trunc_ln708_134 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_19"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:192  %add_ln703_137 = add i18 %sext_ln708_18, %sext_ln708_17

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74.i.preheader:193  %add_ln703_138 = add i11 %sext_ln1118_86, -433

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="11">
<![CDATA[
.preheader74.i.preheader:194  %sext_ln703_25 = sext i11 %add_ln703_138 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_25"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:195  %add_ln703_139 = add i18 %sext_ln708_19, %sext_ln703_25

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:196  %add_ln703_140 = add i18 %add_ln703_137, %add_ln703_139

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:197  %mul_ln1118_128 = mul i26 %sext_ln1118_44, 86

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:198  %trunc_ln708_135 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_128, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_135"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:199  %sext_ln708_20 = sext i16 %trunc_ln708_135 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_20"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader74.i.preheader:200  %shl_ln1118_3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %data_1_V_read_8, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="24" op_0_bw="23">
<![CDATA[
.preheader74.i.preheader:201  %sext_ln1118_87 = sext i23 %shl_ln1118_3 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader74.i.preheader:202  %shl_ln1118_4 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_1_V_read_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:203  %sext_ln1118_88 = sext i20 %shl_ln1118_4 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader74.i.preheader:204  %add_ln1118 = add i24 %sext_ln1118_88, %sext_ln1118_87

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:205  %trunc_ln708_136 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %add_ln1118, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_136"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:206  %sext_ln1118_89 = sext i14 %trunc_ln708_136 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:207  %mul_ln1118_129 = mul i28 %sext_ln1118_56, 808

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:208  %trunc_ln708_137 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_129, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_137"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:211  %sext_ln1118_90 = sext i16 %trunc_ln708_138 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="22" op_0_bw="22" op_1_bw="18" op_2_bw="4">
<![CDATA[
.preheader74.i.preheader:212  %shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %data_4_V_read_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="22">
<![CDATA[
.preheader74.i.preheader:213  %sext_ln1118_91 = sext i22 %shl_ln1118_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
.preheader74.i.preheader:214  %shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %data_4_V_read_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="23" op_0_bw="19">
<![CDATA[
.preheader74.i.preheader:215  %sext_ln1118_92 = sext i19 %shl_ln1118_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader74.i.preheader:216  %sub_ln1118_13 = sub i23 %sext_ln1118_91, %sext_ln1118_92

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:217  %trunc_ln708_139 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %sub_ln1118_13, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="13">
<![CDATA[
.preheader74.i.preheader:218  %sext_ln1118_93 = sext i13 %trunc_ln708_139 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:219  %mul_ln1118_131 = mul i27 %sext_ln1118_70, -156

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:220  %trunc_ln708_140 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_131, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:221  %sext_ln708_21 = sext i17 %trunc_ln708_140 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_21"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:222  %add_ln703_141 = add i18 %sext_ln708_20, %sext_ln708_21

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:223  %add_ln703_142 = add i18 %trunc_ln708_137, %add_ln703_141

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:224  %add_ln703_143 = add i17 %sext_ln1118_89, %sext_ln1118_90

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74.i.preheader:225  %add_ln703_144 = add i14 %sext_ln1118_93, 29

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:226  %sext_ln703_26 = sext i14 %add_ln703_144 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_26"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:227  %add_ln703_145 = add i17 %add_ln703_143, %sext_ln703_26

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:228  %sext_ln703_27 = sext i17 %add_ln703_145 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_27"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:229  %add_ln703_146 = add i18 %add_ln703_142, %sext_ln703_27

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="22" op_0_bw="22" op_1_bw="18" op_2_bw="4">
<![CDATA[
.preheader74.i.preheader:230  %shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %data_0_V_read_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="23" op_0_bw="22">
<![CDATA[
.preheader74.i.preheader:231  %sext_ln1118_94 = sext i22 %shl_ln1118_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:232  %sext_ln1118_95 = sext i20 %tmp_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader74.i.preheader:233  %sub_ln1118_14 = sub i23 %sext_ln1118_94, %sext_ln1118_95

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:234  %trunc_ln708_141 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %sub_ln1118_14, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_141"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="13">
<![CDATA[
.preheader74.i.preheader:235  %sext_ln1118_96 = sext i13 %trunc_ln708_141 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:236  %mul_ln1118_132 = mul i25 %sext_ln1118_49, -35

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:237  %trunc_ln708_142 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_132, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_142"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:238  %sext_ln1118_97 = sext i15 %trunc_ln708_142 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:239  %mul_ln1118_133 = mul i27 %sext_ln1118_57, -176

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:240  %trunc_ln708_143 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_133, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_143"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:241  %sext_ln708_22 = sext i17 %trunc_ln708_143 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_22"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="22" op_0_bw="22" op_1_bw="18" op_2_bw="4">
<![CDATA[
.preheader74.i.preheader:242  %shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %data_3_V_read_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="23" op_0_bw="22">
<![CDATA[
.preheader74.i.preheader:243  %sext_ln1118_98 = sext i22 %shl_ln1118_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader74.i.preheader:244  %shl_ln1118_9 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_3_V_read_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:245  %sext_ln1118_99 = sext i20 %shl_ln1118_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader74.i.preheader:246  %sub_ln1118_15 = sub i23 %sext_ln1118_98, %sext_ln1118_99

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:247  %trunc_ln708_144 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %sub_ln1118_15, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_144"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="13">
<![CDATA[
.preheader74.i.preheader:248  %sext_ln1118_100 = sext i13 %trunc_ln708_144 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:249  %mul_ln1118_134 = mul i26 %sext_ln1118_72, -107

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:250  %trunc_ln708_145 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_134, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_145"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:251  %sext_ln703_28 = sext i16 %trunc_ln708_145 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_28"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:252  %add_ln703_147 = add i17 %sext_ln1118_97, %sext_ln703_28

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:253  %sext_ln703_29 = sext i17 %add_ln703_147 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_29"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:254  %add_ln703_148 = add i18 %sext_ln708_22, %sext_ln703_29

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader74.i.preheader:255  %add_ln703_149 = add i14 %sext_ln1118_100, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:256  %sext_ln703_30 = sext i14 %add_ln703_149 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_30"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader74.i.preheader:257  %add_ln703_150 = add i12 %sext_ln1118_80, 191

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="12">
<![CDATA[
.preheader74.i.preheader:258  %sext_ln703_31 = sext i12 %add_ln703_150 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_31"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:259  %add_ln703_151 = add i15 %sext_ln703_30, %sext_ln703_31

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:260  %sext_ln703_32 = sext i15 %add_ln703_151 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:261  %add_ln703_152 = add i18 %add_ln703_148, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
.preheader74.i.preheader:262  %shl_ln1118_10 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %data_0_V_read_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="21">
<![CDATA[
.preheader74.i.preheader:263  %sext_ln1118_101 = sext i21 %shl_ln1118_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader74.i.preheader:264  %sub_ln1118_16 = sub i24 %sext_ln1118_74, %sext_ln1118_101

]]></Node>
<StgValue><ssdm name="sub_ln1118_16"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:265  %trunc_ln708_146 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %sub_ln1118_16, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_146"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:266  %sext_ln1118_102 = sext i14 %trunc_ln708_146 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:267  %mul_ln1118_135 = mul i26 %sext_ln1118_50, 81

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:268  %trunc_ln708_147 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_135, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_147"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:269  %sext_ln1118_103 = sext i16 %trunc_ln708_147 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:270  %mul_ln1118_136 = mul i28 %sext_ln1118_56, 270

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:271  %trunc_ln708_148 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_136, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_148"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="15" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:274  %sext_ln1118_104 = sext i14 %trunc_ln708_149 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="21" op_0_bw="21" op_1_bw="18" op_2_bw="3">
<![CDATA[
.preheader74.i.preheader:275  %shl_ln1118_11 = call i21 @_ssdm_op_BitConcatenate.i21.i18.i3(i18 %data_4_V_read_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="22" op_0_bw="21">
<![CDATA[
.preheader74.i.preheader:276  %sext_ln1118_105 = sext i21 %shl_ln1118_11 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader74.i.preheader:277  %sub_ln1118_17 = sub i22 0, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="sub_ln1118_17"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="12" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:278  %trunc_ln708_150 = call i12 @_ssdm_op_PartSelect.i12.i22.i32.i32(i22 %sub_ln1118_17, i32 10, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_150"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="12">
<![CDATA[
.preheader74.i.preheader:279  %sext_ln1118_106 = sext i12 %trunc_ln708_150 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
.preheader74.i.preheader:280  %shl_ln1118_12 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %data_5_V_read_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="27" op_0_bw="19">
<![CDATA[
.preheader74.i.preheader:281  %sext_ln1118_107 = sext i19 %shl_ln1118_12 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="20" op_0_bw="19">
<![CDATA[
.preheader74.i.preheader:282  %sext_ln1118_108 = sext i19 %shl_ln1118_12 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader74.i.preheader:283  %sub_ln1118_18 = sub i20 0, %sext_ln1118_108

]]></Node>
<StgValue><ssdm name="sub_ln1118_18"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:284  %trunc_ln708_151 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %sub_ln1118_18, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_151"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="10">
<![CDATA[
.preheader74.i.preheader:285  %sext_ln703_33 = sext i10 %trunc_ln708_151 to i11

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:286  %add_ln703_153 = add i17 %sext_ln1118_102, %sext_ln1118_103

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:287  %sext_ln703_34 = sext i17 %add_ln703_153 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:288  %add_ln703_154 = add i18 %trunc_ln708_148, %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln703_154"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:289  %add_ln703_155 = add i15 %sext_ln1118_106, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="add_ln703_155"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader74.i.preheader:290  %add_ln703_156 = add i11 %sext_ln703_33, 209

]]></Node>
<StgValue><ssdm name="add_ln703_156"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="11">
<![CDATA[
.preheader74.i.preheader:291  %sext_ln703_35 = sext i11 %add_ln703_156 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:292  %add_ln703_157 = add i15 %add_ln703_155, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln703_157"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:293  %sext_ln703_36 = sext i15 %add_ln703_157 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:294  %add_ln703_158 = add i18 %add_ln703_154, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln703_158"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:299  %mul_ln1118_140 = mul i25 %sext_ln1118_55, -42

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:300  %trunc_ln708_154 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_140, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_154"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:301  %sext_ln1118_109 = sext i15 %trunc_ln708_154 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:307  %mul_ln1118_141 = mul i28 %sext_ln1118_67, -1559

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:308  %trunc_ln708_156 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_141, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_156"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="26" op_0_bw="26" op_1_bw="18" op_2_bw="8">
<![CDATA[
.preheader74.i.preheader:309  %shl_ln1118_14 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %data_5_V_read_3, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="27" op_0_bw="26">
<![CDATA[
.preheader74.i.preheader:310  %sext_ln1118_111 = sext i26 %shl_ln1118_14 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:311  %add_ln1118_1 = add i27 %sext_ln1118_107, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:312  %trunc_ln708_157 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %add_ln1118_1, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_157"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:313  %sext_ln708_23 = sext i17 %trunc_ln708_157 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_23"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:316  %add_ln703_161 = add i18 %sext_ln708_23, %trunc_ln708_156

]]></Node>
<StgValue><ssdm name="add_ln703_161"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader74.i.preheader:317  %add_ln703_162 = add i16 %sext_ln1118_109, 65

]]></Node>
<StgValue><ssdm name="add_ln703_162"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:318  %sext_ln703_37 = sext i16 %add_ln703_162 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:319  %add_ln703_163 = add i18 %add_ln703_161, %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln703_163"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:320  %add_ln703_164 = add i18 %add_ln703_160, %add_ln703_163

]]></Node>
<StgValue><ssdm name="add_ln703_164"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:321  %mul_ln1118_142 = mul i25 %sext_ln1118_45, 46

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:322  %trunc_ln708_158 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_142, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_158"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:323  %sext_ln1118_112 = sext i15 %trunc_ln708_158 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:330  %mul_ln1118_146 = mul i28 %sext_ln1118_67, -2546

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:331  %trunc_ln708_162 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_146, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_162"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:332  %mul_ln1118_147 = mul i28 %sext_ln1118_71, -337

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:333  %trunc_ln708_163 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_147, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_163"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:336  %add_ln703_167 = add i18 %trunc_ln708_163, %trunc_ln708_162

]]></Node>
<StgValue><ssdm name="add_ln703_167"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader74.i.preheader:337  %add_ln703_168 = add i16 %sext_ln1118_112, -59

]]></Node>
<StgValue><ssdm name="add_ln703_168"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:338  %sext_ln703_38 = sext i16 %add_ln703_168 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:339  %add_ln703_169 = add i18 %add_ln703_167, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln703_169"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:340  %add_ln703_170 = add i18 %add_ln703_166, %add_ln703_169

]]></Node>
<StgValue><ssdm name="add_ln703_170"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:343  %mul_ln1118_149 = mul i27 %sext_ln1118_51, 131

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:344  %trunc_ln708_165 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_149, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_165"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:345  %sext_ln708_24 = sext i17 %trunc_ln708_165 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_24"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
.preheader74.i.preheader:346  %shl_ln1118_15 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %data_2_V_read_8, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_15"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="25" op_0_bw="24">
<![CDATA[
.preheader74.i.preheader:347  %sext_ln1118_113 = sext i24 %shl_ln1118_15 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="20" op_0_bw="20" op_1_bw="18" op_2_bw="2">
<![CDATA[
.preheader74.i.preheader:348  %shl_ln1118_16 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %data_2_V_read_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_16"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="25" op_0_bw="20">
<![CDATA[
.preheader74.i.preheader:349  %sext_ln1118_114 = sext i20 %shl_ln1118_16 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader74.i.preheader:350  %add_ln1118_2 = add i25 %sext_ln1118_114, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:351  %trunc_ln708_166 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %add_ln1118_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_166"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:352  %sext_ln1118_115 = sext i15 %trunc_ln708_166 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:357  %mul_ln1118_152 = mul i27 %sext_ln1118_70, -189

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:358  %trunc_ln708_169 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_152, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_169"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:359  %sext_ln708_25 = sext i17 %trunc_ln708_169 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_25"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:362  %add_ln703_173 = add i18 %sext_ln708_25, %sext_ln708_24

]]></Node>
<StgValue><ssdm name="add_ln703_173"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader74.i.preheader:363  %add_ln703_174 = add i16 %sext_ln1118_115, -99

]]></Node>
<StgValue><ssdm name="add_ln703_174"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:364  %sext_ln703_39 = sext i16 %add_ln703_174 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:365  %add_ln703_175 = add i18 %add_ln703_173, %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln703_175"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:366  %add_ln703_176 = add i18 %add_ln703_172, %add_ln703_175

]]></Node>
<StgValue><ssdm name="add_ln703_176"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader74.i.preheader:371  %mul_ln1118_155 = mul i27 %sext_ln1118_57, -169

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="17" op_0_bw="17" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:372  %trunc_ln708_172 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %mul_ln1118_155, i32 10, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_172"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:373  %sext_ln708_26 = sext i17 %trunc_ln708_172 to i18

]]></Node>
<StgValue><ssdm name="sext_ln708_26"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:376  %mul_ln1118_157 = mul i28 %sext_ln1118_67, -1705

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:377  %trunc_ln708_174 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_157, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_174"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader74.i.preheader:378  %mul_ln1118_158 = mul i28 %sext_ln1118_71, 361

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:379  %trunc_ln708_175 = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %mul_ln1118_158, i32 10, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_175"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:382  %add_ln703_179 = add i18 %trunc_ln708_175, %trunc_ln708_174

]]></Node>
<StgValue><ssdm name="add_ln703_179"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:383  %add_ln703_180 = add i18 %sext_ln708_26, -140

]]></Node>
<StgValue><ssdm name="add_ln703_180"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:384  %add_ln703_181 = add i18 %add_ln703_179, %add_ln703_180

]]></Node>
<StgValue><ssdm name="add_ln703_181"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:385  %add_ln703_182 = add i18 %add_ln703_178, %add_ln703_181

]]></Node>
<StgValue><ssdm name="add_ln703_182"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader74.i.preheader:388  %mul_ln1118_160 = mul i24 %sext_ln1118_53, 29

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:389  %trunc_ln708_177 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_160, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_177"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="14">
<![CDATA[
.preheader74.i.preheader:390  %sext_ln1118_116 = sext i14 %trunc_ln708_177 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:391  %mul_ln1118_161 = mul i26 %sext_ln1118_58, 103

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:392  %trunc_ln708_178 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_161, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_178"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:393  %sext_ln1118_117 = sext i16 %trunc_ln708_178 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader74.i.preheader:396  %mul_ln1118_163 = mul i26 %sext_ln1118_68, -122

]]></Node>
<StgValue><ssdm name="mul_ln1118_163"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader74.i.preheader:397  %trunc_ln708_180 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_163, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_180"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="16">
<![CDATA[
.preheader74.i.preheader:398  %sext_ln1118_118 = sext i16 %trunc_ln708_180 to i17

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader74.i.preheader:403  %add_ln703_185 = add i17 %sext_ln1118_118, %sext_ln1118_117

]]></Node>
<StgValue><ssdm name="add_ln703_185"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="18" op_0_bw="17">
<![CDATA[
.preheader74.i.preheader:404  %sext_ln703_40 = sext i17 %add_ln703_185 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader74.i.preheader:405  %add_ln703_186 = add i15 %sext_ln1118_116, -45

]]></Node>
<StgValue><ssdm name="add_ln703_186"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="18" op_0_bw="15">
<![CDATA[
.preheader74.i.preheader:406  %sext_ln703_41 = sext i15 %add_ln703_186 to i18

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:407  %add_ln703_187 = add i18 %sext_ln703_40, %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln703_187"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:408  %add_ln703_188 = add i18 %add_ln703_184, %add_ln703_187

]]></Node>
<StgValue><ssdm name="add_ln703_188"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:409  %mrv = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } undef, i18 %add_ln703_106, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:410  %mrv_1 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv, i18 %add_ln703_112, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:411  %mrv_2 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %add_ln703_118, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:412  %mrv_3 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %add_ln703_124, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:413  %mrv_4 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_3, i18 %add_ln703_130, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:414  %mrv_5 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %add_ln703_136, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:415  %mrv_6 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %add_ln703_140, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:416  %mrv_7 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %add_ln703_146, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:417  %mrv_8 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_7, i18 %add_ln703_152, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:418  %mrv_9 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_8, i18 %add_ln703_158, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:419  %mrv_10 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_9, i18 %add_ln703_164, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:420  %mrv_11 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_10, i18 %add_ln703_170, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:421  %mrv_12 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_11, i18 %add_ln703_176, 12

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:422  %mrv_13 = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_12, i18 %add_ln703_182, 13

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="270" op_0_bw="270" op_1_bw="18">
<![CDATA[
.preheader74.i.preheader:423  %mrv_s = insertvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_13, i18 %add_ln703_188, 14

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="270">
<![CDATA[
.preheader74.i.preheader:424  ret { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln259"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
