// Seed: 744119674
module module_0 (
    output wor  id_0,
    output tri  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    input  tri1 id_5
);
  wire id_7, id_8;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 id_5
);
  wire id_7;
  always @(*) id_0 <= 1;
  wire id_8 = id_5;
  wand id_9;
  assign id_9 = id_3;
  wire id_10;
  module_0(
      id_8, id_8, id_1, id_9, id_9, id_5
  );
endmodule
