 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 00:10:24 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          771
Number of nets:                          2728
Number of cells:                         1932
Number of combinational cells:           1523
Number of sequential cells:               371
Number of macros/black boxes:               0
Number of buf/inv:                        304
Number of references:                      16

Combinational area:              14645.208442
Buf/Inv area:                     1248.478722
Noncombinational area:            9134.721992
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 23779.930435
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------------------------------------
SYS_TOP                           23779.9304    100.0     34.1243     0.0000  0.0000  SYS_TOP
U0_ALU                             6896.6388     29.0   1191.9971   440.0858  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16
U0_ALU/add_30                       244.7536      1.0    244.7536     0.0000  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_0
U0_ALU/div_42                      2598.1536     10.9   2598.1536     0.0000  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16_DW_div_uns_1
U0_ALU/mult_38                     2155.7144      9.1   1914.4909     0.0000  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16_DW02_mult_0
U0_ALU/mult_38/FS_1                 241.2235      1.0    241.2235     0.0000  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16_DW01_add_1
U0_ALU/sub_34                       265.9342      1.1    265.9342     0.0000  0.0000  ALU_IN_WIDTH8_OUT_WIDTH16_DW01_sub_0
U0_ASYNC_FIFO                      4053.7315     17.0      7.0602     0.0000  0.0000  ASYNC_FIFO_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3
U0_ASYNC_FIFO/Sync_r2w              207.0992      0.9      0.0000   207.0992  0.0000  SYNC_ADDRSIZE3_0
U0_ASYNC_FIFO/Sync_w2r              207.0992      0.9      0.0000   207.0992  0.0000  SYNC_ADDRSIZE3_1
U0_ASYNC_FIFO/U0_FIFO_MEM          2891.1519     12.2   1234.3583  1656.7936  0.0000  FIFO_MEM_CNTRL_FIFO_WIDTH8_FIFO_DEPTH8_ADDRSIZE3
U0_ASYNC_FIFO/U1_FIFO_WR            370.6605      1.6    163.5613   207.0992  0.0000  FIFO_WR_ADDRSIZE3
U0_ASYNC_FIFO/U2_FIFO_RD            370.6605      1.6    163.5613   207.0992  0.0000  FIFO_RD_ADDRSIZE3
U0_CLKDIV                           802.5094      3.4    462.4431   232.9866  0.0000  CLKDIV_RATIO_WIDTH8_0
U0_CLKDIV/add_47                    107.0797      0.5    107.0797     0.0000  0.0000  CLKDIV_RATIO_WIDTH8_0_DW01_inc_0
U0_CLKDIV_MUX                        88.2525      0.4     88.2525     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
U0_DATA_SYNC                        395.3712      1.7     84.7224   310.6488  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U0_PULSE_GEN                         57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
U0_RF                              6183.5585     26.0   2585.2100  3598.3486  0.0000  RegisterFile_WIDTH8_DEPTH16_ADDR4
U0_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_SYS_CNTRL                        848.4007      3.6    636.5947   211.8060  0.0000  SYS_CNTRL
U0_UART                            3473.6184     14.6      7.0602     0.0000  0.0000  UART_DATA_WIDTH8
U0_UART/U0_UART_RX                 2269.8543      9.5      7.0602     0.0000  0.0000  UART_RX
U0_UART/U0_UART_RX/U0_DATA_SAMPLING
                                    551.8723      2.3    447.1460   104.7263  0.0000  UART_RX_DATA_SAMPLING
U0_UART/U0_UART_RX/U0_DESERIALIZER
                                    449.4994      1.9    242.4002   207.0992  0.0000  UART_RX_DESERIALIZER
U0_UART/U0_UART_RX/U0_EDG_BIT_COUNTER
                                    568.3461      2.4    335.3595   232.9866  0.0000  UART_RX_EDG_BIT_COUNTER
U0_UART/U0_UART_RX/U0_FSM           428.3188      1.8    350.6566    77.6622  0.0000  UART_RX_FSM
U0_UART/U0_UART_RX/U0_PAR_CHK       180.0351      0.8    118.8467    61.1884  0.0000  UART_RX_PAR_CHK
U0_UART/U0_UART_RX/U0_STP_CHK        47.0680      0.2     11.7670    35.3010  0.0000  UART_RX_STP_CHK
U0_UART/U0_UART_RX/U0_STRT_CHK       37.6544      0.2     11.7670    25.8874  0.0000  UART_RX_STRT_CHK
U0_UART/U0_UART_TX                 1196.7039      5.0      7.0602     0.0000  0.0000  UART_TX
U0_UART/U0_UART_TX/U0_FSM           183.5652      0.8     80.0156   103.5496  0.0000  UART_TX_FSM
U0_UART/U0_UART_TX/U0_MUX            62.3651      0.3     27.0641    35.3010  0.0000  UART_TX_MUX
U0_UART/U0_UART_TX/U0_PARITY_CALC   431.8489      1.8    198.8623   232.9866  0.0000  UART_TX_PARITY_CALC
U0_UART/U0_UART_TX/U0_SERIALIZER    511.8645      2.2    201.2157   310.6488  0.0000  UART_TX_SERIALIZER
U1_CLKDIV                           802.5094      3.4    462.4431   232.9866  0.0000  CLKDIV_RATIO_WIDTH8_1
U1_CLKDIV/add_47                    107.0797      0.5    107.0797     0.0000  0.0000  CLKDIV_RATIO_WIDTH8_1_DW01_inc_0
U1_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
--------------------------------  ----------  -------  ----------  ---------  ------  ------------------------------------------------
Total                                                  14645.2084  9134.7220  0.0000

1
