.title kicad schematic

.include 4_and.sub
.include 3_and.sub
.include 5_and.sub
* u26 net-_u26-pad1_ net-_u24-pad2_ net-_u1-pad11_ d_and
* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u16-pad2_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ gnd net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ gnd port
x11 net-_u33-pad1_ net-_u29-pad3_ net-_u12-pad2_ net-_u31-pad1_ 3_and
* u25 net-_u1-pad2_ net-_u25-pad2_ net-_u23-pad1_ d_nand
* u34 net-_u1-pad7_ net-_u25-pad2_ net-_u33-pad1_ d_nand
* u30 net-_u1-pad1_ net-_u25-pad2_ net-_u12-pad1_ d_nand
* u21 net-_u1-pad6_ net-_u19-pad1_ d_inverter
* u41 net-_u40-pad3_ net-_u41-pad2_ d_inverter
* u39 net-_u38-pad3_ net-_u39-pad2_ d_inverter
* u40 net-_u29-pad3_ net-_u19-pad3_ net-_u40-pad3_ d_and
* u35 net-_u29-pad3_ net-_u19-pad3_ net-_u35-pad3_ d_and
* u31 net-_u31-pad1_ net-_u31-pad2_ d_inverter
x12 net-_u15-pad1_ net-_u12-pad1_ net-_u12-pad2_ net-_u32-pad1_ 3_and
* u36 net-_u35-pad3_ net-_u36-pad2_ d_inverter
* u32 net-_u32-pad1_ net-_u32-pad2_ d_inverter
x15 net-_u41-pad2_ net-_u39-pad2_ net-_u37-pad2_ net-_u1-pad13_ 3_and
* u37 net-_u37-pad1_ net-_u37-pad2_ d_inverter
x13 net-_u36-pad2_ net-_u32-pad2_ net-_u31-pad2_ net-_u1-pad12_ 3_and
* u38 net-_u33-pad1_ net-_u12-pad2_ net-_u38-pad3_ d_and
x14 net-_u15-pad1_ net-_u12-pad1_ net-_u23-pad1_ net-_u19-pad1_ net-_u37-pad1_ 4_and
* u23 net-_u23-pad1_ net-_u19-pad2_ net-_u12-pad2_ d_nand
* u19 net-_u19-pad1_ net-_u19-pad2_ net-_u19-pad3_ d_nand
* u24 net-_u24-pad1_ net-_u24-pad2_ d_inverter
* u28 net-_u27-pad3_ net-_u26-pad1_ d_inverter
x9 net-_u15-pad1_ net-_u12-pad1_ net-_u23-pad1_ net-_u22-pad1_ 3_and
* u22 net-_u22-pad1_ net-_u22-pad2_ d_inverter
* u20 net-_u20-pad1_ net-_u20-pad2_ d_inverter
x7 net-_u33-pad1_ net-_u12-pad1_ net-_u12-pad2_ net-_u20-pad1_ 3_and
x10 net-_u33-pad1_ net-_u29-pad3_ net-_u23-pad1_ net-_u24-pad1_ 3_and
* u27 net-_u12-pad2_ net-_u19-pad3_ net-_u27-pad3_ d_and
x8 net-_u22-pad2_ net-_u20-pad2_ net-_u18-pad2_ net-_u1-pad10_ 3_and
* u29 net-_u12-pad1_ net-_u19-pad2_ net-_u29-pad3_ d_nand
* u33 net-_u33-pad1_ net-_u19-pad2_ net-_u15-pad1_ d_nand
* u42 net-_u1-pad5_ net-_u11-pad1_ d_inverter
* u43 net-_u1-pad3_ net-_u43-pad2_ d_inverter
* u5 net-_u43-pad2_ net-_u25-pad2_ d_inverter
x5 net-_u25-pad2_ net-_u19-pad1_ net-_u23-pad1_ net-_u12-pad1_ net-_u33-pad1_ net-_u11-pad2_ 5_and
* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_and
* u13 net-_u12-pad3_ net-_u13-pad2_ d_inverter
* u15 net-_u15-pad1_ net-_u14-pad1_ d_inverter
* u14 net-_u14-pad1_ net-_u13-pad2_ net-_u1-pad9_ d_and
* u9 net-_u15-pad1_ net-_u29-pad3_ net-_u10-pad1_ d_and
* u10 net-_u10-pad1_ net-_u10-pad2_ d_inverter
* u18 net-_u18-pad1_ net-_u18-pad2_ d_inverter
x6 net-_u15-pad1_ net-_u29-pad3_ net-_u12-pad2_ net-_u18-pad1_ 3_and
* u7 net-_u29-pad3_ net-_u23-pad1_ net-_u7-pad3_ d_and
x3 net-_u15-pad1_ net-_u23-pad1_ net-_u19-pad1_ net-_u6-pad1_ 3_and
* u8 net-_u7-pad3_ net-_u8-pad2_ d_inverter
* u6 net-_u6-pad1_ net-_u6-pad2_ d_inverter
x4 net-_u10-pad2_ net-_u8-pad2_ net-_u6-pad2_ net-_u1-pad15_ 3_and
* u3 net-_u3-pad1_ net-_u2-pad2_ net-_u1-pad14_ d_and
* u2 net-_u2-pad1_ net-_u2-pad2_ d_inverter
* u4 net-_u4-pad1_ net-_u3-pad1_ d_inverter
x2 net-_u15-pad1_ net-_u29-pad3_ net-_u12-pad2_ net-_u4-pad1_ 3_and
x1 net-_u12-pad1_ net-_u23-pad1_ net-_u19-pad1_ net-_u25-pad2_ net-_u2-pad1_ 4_and
* u17 net-_u16-pad2_ net-_u17-pad2_ d_inverter
* u16 net-_u11-pad3_ net-_u16-pad2_ d_inverter
* u44 net-_u17-pad2_ net-_u19-pad2_ d_inverter
* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
a1 [net-_u26-pad1_ net-_u24-pad2_ ] net-_u1-pad11_ u26
a2 [net-_u1-pad2_ net-_u25-pad2_ ] net-_u23-pad1_ u25
a3 [net-_u1-pad7_ net-_u25-pad2_ ] net-_u33-pad1_ u34
a4 [net-_u1-pad1_ net-_u25-pad2_ ] net-_u12-pad1_ u30
a5 net-_u1-pad6_ net-_u19-pad1_ u21
a6 net-_u40-pad3_ net-_u41-pad2_ u41
a7 net-_u38-pad3_ net-_u39-pad2_ u39
a8 [net-_u29-pad3_ net-_u19-pad3_ ] net-_u40-pad3_ u40
a9 [net-_u29-pad3_ net-_u19-pad3_ ] net-_u35-pad3_ u35
a10 net-_u31-pad1_ net-_u31-pad2_ u31
a11 net-_u35-pad3_ net-_u36-pad2_ u36
a12 net-_u32-pad1_ net-_u32-pad2_ u32
a13 net-_u37-pad1_ net-_u37-pad2_ u37
a14 [net-_u33-pad1_ net-_u12-pad2_ ] net-_u38-pad3_ u38
a15 [net-_u23-pad1_ net-_u19-pad2_ ] net-_u12-pad2_ u23
a16 [net-_u19-pad1_ net-_u19-pad2_ ] net-_u19-pad3_ u19
a17 net-_u24-pad1_ net-_u24-pad2_ u24
a18 net-_u27-pad3_ net-_u26-pad1_ u28
a19 net-_u22-pad1_ net-_u22-pad2_ u22
a20 net-_u20-pad1_ net-_u20-pad2_ u20
a21 [net-_u12-pad2_ net-_u19-pad3_ ] net-_u27-pad3_ u27
a22 [net-_u12-pad1_ net-_u19-pad2_ ] net-_u29-pad3_ u29
a23 [net-_u33-pad1_ net-_u19-pad2_ ] net-_u15-pad1_ u33
a24 net-_u1-pad5_ net-_u11-pad1_ u42
a25 net-_u1-pad3_ net-_u43-pad2_ u43
a26 net-_u43-pad2_ net-_u25-pad2_ u5
a27 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12
a28 net-_u12-pad3_ net-_u13-pad2_ u13
a29 net-_u15-pad1_ net-_u14-pad1_ u15
a30 [net-_u14-pad1_ net-_u13-pad2_ ] net-_u1-pad9_ u14
a31 [net-_u15-pad1_ net-_u29-pad3_ ] net-_u10-pad1_ u9
a32 net-_u10-pad1_ net-_u10-pad2_ u10
a33 net-_u18-pad1_ net-_u18-pad2_ u18
a34 [net-_u29-pad3_ net-_u23-pad1_ ] net-_u7-pad3_ u7
a35 net-_u7-pad3_ net-_u8-pad2_ u8
a36 net-_u6-pad1_ net-_u6-pad2_ u6
a37 [net-_u3-pad1_ net-_u2-pad2_ ] net-_u1-pad14_ u3
a38 net-_u2-pad1_ net-_u2-pad2_ u2
a39 net-_u4-pad1_ net-_u3-pad1_ u4
a40 net-_u16-pad2_ net-_u17-pad2_ u17
a41 net-_u11-pad3_ net-_u16-pad2_ u16
a42 net-_u17-pad2_ net-_u19-pad2_ u44
a43 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u26 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u25 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u34 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u30 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u39 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u40 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u35 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u36 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u37 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u38 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u23 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u19 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u27 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u29 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_nand, Ngspice Name: d_nand
.model u33 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u42 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u43 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_inverter, Ngspice Name: d_inverter
.model u44 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
* Schematic Name:                             d_and, Ngspice Name: d_and
.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) 
.tran 0e-00 0e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
.endc
.end
