Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3_test_isim_beh.exe -prj /home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3_test_beh.prj work.mux_zad3_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3.vhd" into library work
Parsing VHDL file "/home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3_test.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:794 - "/home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3.vhd" Line 35: Statement might not cover all choices ; 'others' clause recommended
Completed static elaboration
Fuse Memory Usage: 83024 KB
Fuse CPU Usage: 670 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture mux_zad3_arch_selekt of entity mux_zad3 [mux_zad3_default]
Compiling architecture mux_zad3_test_arch of entity mux_zad3_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/marta/Desktop/IEA/sem5/VLSI/L3_252627/L3/mux_zad3_test_isim_beh.exe
Fuse Memory Usage: 2221680 KB
Fuse CPU Usage: 690 ms
GCC CPU Usage: 270 ms
