// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module resource_table_ram_2(	// ventus/src/cta/resource_table.scala:574:7
  input         clock,	// ventus/src/cta/resource_table.scala:574:7
                reset,	// ventus/src/cta/resource_table.scala:574:7
                io_data_prev_rd_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_prev_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output [2:0]  io_data_prev_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_prev_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_prev_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
                io_data_prev_wr_data,	// ventus/src/cta/resource_table.scala:575:14
                io_data_next_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output [2:0]  io_data_next_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_next_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_next_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
                io_data_next_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_addr1_rd_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_addr1_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output [9:0]  io_data_addr1_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_addr1_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_addr1_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
  input  [9:0]  io_data_addr1_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_addr2_rd_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_addr2_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output [9:0]  io_data_addr2_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_addr2_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_addr2_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
  input  [9:0]  io_data_addr2_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  output [3:0]  io_data_cnt_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_cnt_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [3:0]  io_data_cnt_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  output [2:0]  io_data_head_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_head_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_head_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  output [2:0]  io_data_tail_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_tail_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_tail_wr_data,	// ventus/src/cta/resource_table.scala:575:14
                io_data_wgid_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output [31:0] io_data_wgid_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_wgid_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_wgid_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
  input  [31:0] io_data_wgid_wr_data,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_valid_rd_addr,	// ventus/src/cta/resource_table.scala:575:14
  output        io_data_valid_rd_data,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_valid_wr_en,	// ventus/src/cta/resource_table.scala:575:14
  input  [2:0]  io_data_valid_wr_addr,	// ventus/src/cta/resource_table.scala:575:14
  input         io_data_valid_wr_data	// ventus/src/cta/resource_table.scala:575:14
);

  reg  [3:0]       cnt;	// ventus/src/cta/resource_table.scala:580:20
  reg  [2:0]       head;	// ventus/src/cta/resource_table.scala:581:17
  reg  [2:0]       tail;	// ventus/src/cta/resource_table.scala:582:17
  reg  [31:0]      wgid_0;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_1;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_2;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_3;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_4;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_5;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_6;	// ventus/src/cta/resource_table.scala:605:39
  reg  [31:0]      wgid_7;	// ventus/src/cta/resource_table.scala:605:39
  reg              valid_0;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_1;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_2;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_3;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_4;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_5;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_6;	// ventus/src/cta/resource_table.scala:606:44
  reg              valid_7;	// ventus/src/cta/resource_table.scala:606:44
  wire [7:0][31:0] _GEN =
    {{wgid_7}, {wgid_6}, {wgid_5}, {wgid_4}, {wgid_3}, {wgid_2}, {wgid_1}, {wgid_0}};	// ventus/src/cta/resource_table.scala:605:39, :609:30
  wire [7:0]       _GEN_0 =
    {{valid_7},
     {valid_6},
     {valid_5},
     {valid_4},
     {valid_3},
     {valid_2},
     {valid_1},
     {valid_0}};	// ventus/src/cta/resource_table.scala:606:44, :611:31
  `ifndef SYNTHESIS	// ventus/src/cta/resource_table.scala:613:11
    always @(posedge clock) begin	// ventus/src/cta/resource_table.scala:613:11
      if (~reset
          & {1'h0,
             {1'h0, {1'h0, valid_0} + {1'h0, valid_1}}
               + {1'h0, {1'h0, valid_2} + {1'h0, valid_3}}}
          + {1'h0,
             {1'h0, {1'h0, valid_4} + {1'h0, valid_5}}
               + {1'h0, {1'h0, valid_6} + {1'h0, valid_7}}} != cnt) begin	// ventus/src/cta/resource_table.scala:574:7, :580:20, :606:44, :613:{11,20,32}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/resource_table.scala:613:11
          $error("Assertion failed\n    at resource_table.scala:613 assert(PopCount(valid.get) === cnt)\n");	// ventus/src/cta/resource_table.scala:613:11
        if (`STOP_COND_)	// ventus/src/cta/resource_table.scala:613:11
          $fatal;	// ventus/src/cta/resource_table.scala:613:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge clock) begin	// ventus/src/cta/resource_table.scala:574:7
    if (reset) begin	// ventus/src/cta/resource_table.scala:574:7
      cnt <= 4'h0;	// ventus/src/cta/resource_table.scala:574:7, :580:20
      valid_0 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_1 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_2 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_3 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_4 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_5 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_6 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
      valid_7 <= 1'h0;	// ventus/src/cta/resource_table.scala:574:7, :606:44
    end
    else begin	// ventus/src/cta/resource_table.scala:574:7
      if (io_data_cnt_wr_en)	// ventus/src/cta/resource_table.scala:575:14
        cnt <= io_data_cnt_wr_data;	// ventus/src/cta/resource_table.scala:580:20
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h0)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_0 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h1)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_1 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h2)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_2 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h3)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_3 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h4)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_4 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h5)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_5 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & io_data_valid_wr_addr == 3'h6)	// ventus/src/cta/resource_table.scala:606:44, :608:81, :610:{44,84}
        valid_6 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
      if (io_data_valid_wr_en & (&io_data_valid_wr_addr))	// ventus/src/cta/resource_table.scala:606:44, :610:{44,84}
        valid_7 <= io_data_valid_wr_data;	// ventus/src/cta/resource_table.scala:606:44
    end
    if (io_data_head_wr_en)	// ventus/src/cta/resource_table.scala:575:14
      head <= io_data_head_wr_data;	// ventus/src/cta/resource_table.scala:581:17
    if (io_data_tail_wr_en)	// ventus/src/cta/resource_table.scala:575:14
      tail <= io_data_tail_wr_data;	// ventus/src/cta/resource_table.scala:582:17
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h0)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_0 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h1)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_1 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h2)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_2 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h3)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_3 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h4)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_4 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h5)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_5 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & io_data_wgid_wr_addr == 3'h6)	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_6 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
    if (io_data_wgid_wr_en & (&io_data_wgid_wr_addr))	// ventus/src/cta/resource_table.scala:605:39, :608:{43,81}
      wgid_7 <= io_data_wgid_wr_data;	// ventus/src/cta/resource_table.scala:605:39
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/cta/resource_table.scala:574:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/cta/resource_table.scala:574:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/cta/resource_table.scala:574:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/cta/resource_table.scala:574:7
      automatic logic [31:0] _RANDOM[0:8];	// ventus/src/cta/resource_table.scala:574:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/cta/resource_table.scala:574:7
        `INIT_RANDOM_PROLOG_	// ventus/src/cta/resource_table.scala:574:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/cta/resource_table.scala:574:7
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/cta/resource_table.scala:574:7
        end	// ventus/src/cta/resource_table.scala:574:7
        cnt = _RANDOM[4'h0][3:0];	// ventus/src/cta/resource_table.scala:574:7, :580:20
        head = _RANDOM[4'h0][6:4];	// ventus/src/cta/resource_table.scala:574:7, :580:20, :581:17
        tail = _RANDOM[4'h0][9:7];	// ventus/src/cta/resource_table.scala:574:7, :580:20, :582:17
        wgid_0 = {_RANDOM[4'h0][31:10], _RANDOM[4'h1][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :580:20, :605:39
        wgid_1 = {_RANDOM[4'h1][31:10], _RANDOM[4'h2][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_2 = {_RANDOM[4'h2][31:10], _RANDOM[4'h3][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_3 = {_RANDOM[4'h3][31:10], _RANDOM[4'h4][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_4 = {_RANDOM[4'h4][31:10], _RANDOM[4'h5][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_5 = {_RANDOM[4'h5][31:10], _RANDOM[4'h6][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_6 = {_RANDOM[4'h6][31:10], _RANDOM[4'h7][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        wgid_7 = {_RANDOM[4'h7][31:10], _RANDOM[4'h8][9:0]};	// ventus/src/cta/resource_table.scala:574:7, :605:39
        valid_0 = _RANDOM[4'h8][10];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_1 = _RANDOM[4'h8][11];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_2 = _RANDOM[4'h8][12];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_3 = _RANDOM[4'h8][13];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_4 = _RANDOM[4'h8][14];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_5 = _RANDOM[4'h8][15];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_6 = _RANDOM[4'h8][16];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
        valid_7 = _RANDOM[4'h8][17];	// ventus/src/cta/resource_table.scala:574:7, :605:39, :606:44
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/cta/resource_table.scala:574:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/cta/resource_table.scala:574:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  prev_1 prev (	// ventus/src/cta/resource_table.scala:583:25
    .R0_addr (io_data_prev_rd_addr),
    .R0_en   (io_data_prev_rd_en),
    .R0_clk  (clock),
    .R0_data (io_data_prev_rd_data),
    .W0_addr (io_data_prev_wr_addr),
    .W0_en   (io_data_prev_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_prev_wr_data)
  );
  next_1 next (	// ventus/src/cta/resource_table.scala:584:25
    .R0_addr (io_data_next_rd_addr),
    .R0_clk  (clock),
    .R0_data (io_data_next_rd_data),
    .W0_addr (io_data_next_wr_addr),
    .W0_en   (io_data_next_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_next_wr_data)
  );
  addr1_1 addr1 (	// ventus/src/cta/resource_table.scala:585:26
    .R0_addr (io_data_addr1_rd_addr),
    .R0_en   (io_data_addr1_rd_en),
    .R0_clk  (clock),
    .R0_data (io_data_addr1_rd_data),
    .W0_addr (io_data_addr1_wr_addr),
    .W0_en   (io_data_addr1_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_addr1_wr_data)
  );
  addr2_1 addr2 (	// ventus/src/cta/resource_table.scala:586:26
    .R0_addr (io_data_addr2_rd_addr),
    .R0_en   (io_data_addr2_rd_en),
    .R0_clk  (clock),
    .R0_data (io_data_addr2_rd_data),
    .W0_addr (io_data_addr2_wr_addr),
    .W0_en   (io_data_addr2_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_addr2_wr_data)
  );
  assign io_data_cnt_rd_data = cnt;	// ventus/src/cta/resource_table.scala:574:7, :580:20
  assign io_data_head_rd_data = head;	// ventus/src/cta/resource_table.scala:574:7, :581:17
  assign io_data_tail_rd_data = tail;	// ventus/src/cta/resource_table.scala:574:7, :582:17
  assign io_data_wgid_rd_data = _GEN[io_data_wgid_rd_addr];	// ventus/src/cta/resource_table.scala:574:7, :609:30
  assign io_data_valid_rd_data = _GEN_0[io_data_valid_rd_addr];	// ventus/src/cta/resource_table.scala:574:7, :611:31
endmodule

