BIN_OP_AND_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_AND_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/BIN_OP_AND[uxn_opcodes_h_l895_c30_81ed]

BIN_OP_AND_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 6 :
BIN_OP_AND_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 6 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/BIN_OP_AND[uxn_device_h_l59_c14_68da]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/BIN_OP_AND[uxn_device_h_l59_c14_68da]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/BIN_OP_AND[uxn_device_h_l59_c14_68da]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/BIN_OP_AND[uxn_device_h_l148_c7_280a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/BIN_OP_AND[uxn_device_h_l148_c7_280a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/BIN_OP_AND[uxn_device_h_l148_c7_280a]

BIN_OP_AND_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 135 :
BIN_OP_AND_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 135 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/BIN_OP_AND[uxn_stack_h_l254_c34_4e68]

BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 768 :
BIN_OP_AND_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 768 :
uxn_eval/BIN_OP_AND[uxn_c_l33_c16_e3dd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l118_c7_9269]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l118_c7_9269]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l118_c7_9269]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l112_c13_0934]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_AND[uxn_stack_h_l113_c13_d727]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l75_c13_a4e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_AND[uxn_stack_h_l76_c13_0b51]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l48_c13_95bc]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_AND[uxn_ram_device_h_l49_c13_df46]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l47_c13_2e7d]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_AND[uxn_ram_main_h_l48_c13_6a74]

BIN_OP_AND_uint1_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint1_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c26_a2a1]

BIN_OP_AND_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 11 :
BIN_OP_AND_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 11 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/BIN_OP_AND[uxn_device_h_l59_c39_fe77]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/BIN_OP_AND[uxn_device_h_l59_c39_fe77]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/BIN_OP_AND[uxn_device_h_l59_c39_fe77]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/BIN_OP_AND[uxn_device_h_l148_c44_4343]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l112_c16_eaca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/BIN_OP_AND[uxn_device_h_l148_c44_4343]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l112_c16_eaca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/BIN_OP_AND[uxn_device_h_l148_c44_4343]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l112_c16_eaca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/BIN_OP_AND[uxn_opcodes_h_l982_c39_e575]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/BIN_OP_AND[uxn_opcodes_h_l967_c37_e379]

BIN_OP_AND_uint8_t_uint5_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint8_t_uint5_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c11_ae41]

BIN_OP_AND_uint8_t_uint6_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint8_t_uint6_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c51_8964]

BIN_OP_AND_uint8_t_uint7_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_AND_uint8_t_uint7_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/BIN_OP_AND[uxn_c_l39_c7_66d6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/BIN_OP_AND[uxn_opcodes_h_l502_c22_aac8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/BIN_OP_AND[uxn_opcodes_h_l487_c21_3d0e]

BIN_OP_AND_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 71 :
BIN_OP_AND_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 71 :
uxn_eval/BIN_OP_AND[uxn_c_l36_c9_d707]
uxn_eval/BIN_OP_AND[uxn_c_l38_c7_941e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/BIN_OP_AND[uxn_opcodes_h_l880_c29_eee5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_AND[uxn_device_h_l39_c6_3cf2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_AND[uxn_device_h_l39_c6_3cf2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_AND[uxn_device_h_l39_c6_3cf2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l113_c17_6393]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l113_c17_6393]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_AND[uxn_device_h_l113_c17_6393]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_AND[uxn_stack_h_l328_c13_7ba4]

BIN_OP_DIV_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_DIV_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/BIN_OP_DIV[uxn_opcodes_h_l866_c30_2c15]

BIN_OP_DIV_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_DIV_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/BIN_OP_DIV[uxn_opcodes_h_l847_c29_efc3]

BIN_OP_EQ_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_EQ_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 2 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/BIN_OP_EQ[uxn_opcodes_h_l296_c30_2470]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/BIN_OP_EQ[uxn_opcodes_h_l325_c30_ab06]

BIN_OP_EQ_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_EQ_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 2 :
uxn_eval/BIN_OP_EQ[uxn_c_l30_c15_cd08]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/BIN_OP_EQ[uxn_opcodes_h_l861_c11_322e]

BIN_OP_EQ_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 813 :
BIN_OP_EQ_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 813 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/BIN_OP_EQ[uxn_stack_h_l309_c6_2495]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/BIN_OP_EQ[uxn_stack_h_l309_c6_2495]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/BIN_OP_EQ[uxn_stack_h_l286_c6_328a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l289_c3_ae55]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/BIN_OP_EQ[uxn_stack_h_l309_c6_2495]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l352_c2_36f7]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l353_c2_615d]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/BIN_OP_EQ[uxn_stack_h_l210_c6_d90e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/stack_data_set[uxn_stack_h_l344_c2_952a]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_EQ[uxn_stack_h_l334_c6_deae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/BIN_OP_EQ[uxn_stack_h_l190_c6_5c52]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/BIN_OP_EQ[uxn_stack_h_l199_c6_7cbc]

BIN_OP_EQ_uint32_t_uint18_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_EQ_uint32_t_uint18_t main: uxn_eval MaxInputWidth= 32 num_instances= 1 :
uxn_eval/BIN_OP_EQ[uxn_c_l53_c6_5788]

BIN_OP_EQ_uint32_t_uint24_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_EQ_uint32_t_uint24_t main: uxn_eval MaxInputWidth= 32 num_instances= 1 :
uxn_eval/BIN_OP_EQ[uxn_c_l60_c6_9003]

BIN_OP_EQ_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_EQ_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/BIN_OP_EQ[uxn_c_l32_c22_f3c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1000_c6_ba33]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1008_c11_9748]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l114_c6_ceb4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l114_c6_ceb4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l114_c6_ceb4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/BIN_OP_EQ[uxn_opcodes_h_l842_c11_1acb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/BIN_OP_EQ[uxn_opcodes_h_l26_c11_4af1]

BIN_OP_EQ_uint8_t_uint2_t MaxInputWidth= 8 num_instances= 2 :
BIN_OP_EQ_uint8_t_uint2_t main: uxn_eval MaxInputWidth= 8 num_instances= 2 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1010_c11_9635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1012_c11_2169]

BIN_OP_EQ_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 4 :
BIN_OP_EQ_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 4 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1014_c11_55d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1016_c11_9350]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1018_c11_7754]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1020_c11_3742]

BIN_OP_EQ_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_EQ_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1022_c11_0ee8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1024_c11_0536]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1026_c11_345c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1028_c11_9e19]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1030_c11_114b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1032_c11_c84f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1034_c11_029f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1036_c11_1819]

BIN_OP_EQ_uint8_t_uint5_t MaxInputWidth= 8 num_instances= 19 :
BIN_OP_EQ_uint8_t_uint5_t main: uxn_eval MaxInputWidth= 8 num_instances= 19 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1038_c11_eef8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1040_c11_a3d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1042_c11_bdd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1044_c11_b286]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1046_c11_cb94]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1048_c11_c726]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1050_c11_74e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1052_c11_5542]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1054_c11_84ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1056_c11_cbec]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1058_c11_cde5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1060_c11_7ee5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1062_c11_0cb9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1064_c11_1f8a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1066_c11_4ffe]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1068_c11_3ec8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l130_c11_16bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l130_c11_16bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l130_c11_16bd]

BIN_OP_EQ_uint8_t_uint6_t MaxInputWidth= 8 num_instances= 37 :
BIN_OP_EQ_uint8_t_uint6_t main: uxn_eval MaxInputWidth= 8 num_instances= 37 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1009_c11_1210]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1011_c11_65a3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1013_c11_71fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1015_c11_55b3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1017_c11_b0e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1019_c11_9c24]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1021_c11_c8f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1023_c11_43c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1025_c11_df84]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1027_c11_3bc5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1029_c11_8be8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1031_c11_6291]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1033_c11_7437]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1035_c11_7f17]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1037_c11_3ff5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1039_c11_87b3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1041_c11_479f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1043_c11_a32d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1045_c11_b317]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1047_c11_26e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1049_c11_09b0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1051_c11_2004]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1053_c11_9ac1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1055_c11_f963]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1057_c11_a993]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1059_c11_b337]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1061_c11_733b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1063_c11_e960]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1065_c11_e758]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1067_c11_d3d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1069_c11_162f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l42_c6_71bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l42_c6_71bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l42_c6_71bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l133_c11_afd9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l133_c11_afd9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l133_c11_afd9]

BIN_OP_EQ_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 18 :
BIN_OP_EQ_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 18 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1001_c11_b535]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1002_c11_bc96]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1003_c11_9b98]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1004_c11_73c7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1005_c11_09a9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1006_c11_5c07]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/BIN_OP_EQ[uxn_opcodes_h_l1007_c11_744d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l45_c11_644e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l45_c11_644e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/BIN_OP_EQ[uxn_device_h_l45_c11_644e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l136_c11_82b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l139_c11_fb6e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l136_c11_82b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l139_c11_fb6e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l136_c11_82b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_EQ[uxn_device_h_l139_c11_fb6e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/BIN_OP_EQ[uxn_opcodes_h_l281_c29_2018]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/BIN_OP_EQ[uxn_opcodes_h_l310_c29_9837]

BIN_OP_GT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_GT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/BIN_OP_GT[uxn_opcodes_h_l354_c30_6949]

BIN_OP_GT_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 75 :
BIN_OP_GT_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 75 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/BIN_OP_GT[uxn_opcodes_h_l769_c6_58a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/BIN_OP_GT[uxn_opcodes_h_l754_c6_08c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/BIN_OP_GT[uxn_opcodes_h_l893_c6_1f15]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/BIN_OP_GT[uxn_opcodes_h_l878_c6_8e50]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/BIN_OP_GT[uxn_opcodes_h_l709_c6_f1c0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/BIN_OP_GT[uxn_opcodes_h_l696_c6_0fa3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/BIN_OP_GT[uxn_opcodes_h_l739_c6_3688]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/BIN_OP_GT[uxn_opcodes_h_l724_c6_e51c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/BIN_OP_GT[uxn_opcodes_h_l860_c6_2d94]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/BIN_OP_GT[uxn_opcodes_h_l863_c7_3842]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/BIN_OP_GT[uxn_opcodes_h_l841_c6_fc5e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/BIN_OP_GT[uxn_opcodes_h_l844_c7_f2b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/BIN_OP_GT[uxn_opcodes_h_l231_c6_932a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/BIN_OP_GT[uxn_opcodes_h_l216_c6_aea2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/BIN_OP_GT[uxn_opcodes_h_l951_c6_4d34]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/BIN_OP_GT[uxn_opcodes_h_l936_c6_569d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/BIN_OP_GT[uxn_opcodes_h_l294_c6_dd7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/BIN_OP_GT[uxn_opcodes_h_l279_c6_a59e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/BIN_OP_GT[uxn_opcodes_h_l352_c6_088f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/BIN_OP_GT[uxn_opcodes_h_l337_c6_6b70]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/BIN_OP_GT[uxn_opcodes_h_l101_c6_54ec]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/BIN_OP_GT[uxn_opcodes_h_l90_c6_fd9e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/BIN_OP_GT[uxn_opcodes_h_l437_c6_35ba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/BIN_OP_GT[uxn_opcodes_h_l438_c11_b768]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/BIN_OP_GT[uxn_opcodes_h_l422_c6_118a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/BIN_OP_GT[uxn_opcodes_h_l423_c11_8d2e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/BIN_OP_GT[uxn_opcodes_h_l408_c6_68fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/BIN_OP_GT[uxn_opcodes_h_l394_c6_c789]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/BIN_OP_GT[uxn_opcodes_h_l40_c6_8646]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/BIN_OP_GT[uxn_opcodes_h_l468_c6_6542]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/BIN_OP_GT[uxn_opcodes_h_l471_c7_3603]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/BIN_OP_GT[uxn_opcodes_h_l450_c6_2132]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/BIN_OP_GT[uxn_opcodes_h_l453_c7_30b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/BIN_OP_GT[uxn_opcodes_h_l653_c6_6938]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/BIN_OP_GT[uxn_opcodes_h_l639_c6_eb91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/BIN_OP_GT[uxn_opcodes_h_l592_c6_5cc2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/BIN_OP_GT[uxn_opcodes_h_l577_c6_2b13]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/BIN_OP_GT[uxn_opcodes_h_l531_c6_abb2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/BIN_OP_GT[uxn_opcodes_h_l516_c6_728a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/BIN_OP_GT[uxn_opcodes_h_l60_c6_0ee7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/BIN_OP_GT[uxn_opcodes_h_l80_c6_49d7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/BIN_OP_GT[uxn_opcodes_h_l49_c6_9c8a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/BIN_OP_GT[uxn_opcodes_h_l69_c6_5240]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/BIN_OP_GT[uxn_opcodes_h_l381_c6_cba2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/BIN_OP_GT[uxn_opcodes_h_l366_c6_e1e0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/BIN_OP_GT[uxn_opcodes_h_l827_c6_b3e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/BIN_OP_GT[uxn_opcodes_h_l812_c6_93f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/BIN_OP_GT[uxn_opcodes_h_l323_c6_2a57]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/BIN_OP_GT[uxn_opcodes_h_l308_c6_7c8a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/BIN_OP_GT[uxn_opcodes_h_l140_c6_8b7f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/BIN_OP_GT[uxn_opcodes_h_l129_c6_227b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/BIN_OP_GT[uxn_opcodes_h_l922_c6_2c22]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/BIN_OP_GT[uxn_opcodes_h_l907_c6_12bb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/BIN_OP_GT[uxn_opcodes_h_l263_c6_d878]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/BIN_OP_GT[uxn_opcodes_h_l246_c6_131e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/BIN_OP_GT[uxn_opcodes_h_l119_c6_c7f0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/BIN_OP_GT[uxn_opcodes_h_l110_c6_d514]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/BIN_OP_GT[uxn_opcodes_h_l201_c6_2214]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/BIN_OP_GT[uxn_opcodes_h_l183_c6_6417]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/BIN_OP_GT[uxn_opcodes_h_l980_c6_f4f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/BIN_OP_GT[uxn_opcodes_h_l965_c6_2823]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/BIN_OP_GT[uxn_opcodes_h_l683_c6_2694]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/BIN_OP_GT[uxn_opcodes_h_l668_c6_2e14]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/BIN_OP_GT[uxn_opcodes_h_l500_c6_75bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/BIN_OP_GT[uxn_opcodes_h_l503_c7_1a1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/BIN_OP_GT[uxn_opcodes_h_l485_c6_ee8e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/BIN_OP_GT[uxn_opcodes_h_l488_c7_4d4f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/BIN_OP_GT[uxn_opcodes_h_l624_c6_d5d5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/BIN_OP_GT[uxn_opcodes_h_l608_c6_6f75]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/BIN_OP_GT[uxn_opcodes_h_l563_c6_de43]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/BIN_OP_GT[uxn_opcodes_h_l547_c6_005d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/BIN_OP_GT[uxn_opcodes_h_l798_c6_3a0b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/BIN_OP_GT[uxn_opcodes_h_l783_c6_f926]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/BIN_OP_GT[uxn_opcodes_h_l167_c6_9509]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/BIN_OP_GT[uxn_opcodes_h_l151_c6_0f73]

BIN_OP_GT_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_GT_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_GT[uxn_device_h_l116_c27_aecb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_GT[uxn_device_h_l116_c27_aecb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_GT[uxn_device_h_l116_c27_aecb]

BIN_OP_GT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 134 :
BIN_OP_GT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 134 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/BIN_OP_GT[uxn_opcodes_h_l339_c29_69e2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/BIN_OP_GT[uxn_stack_h_l301_c6_f519]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/BIN_OP_GT[uxn_stack_h_l301_c6_f519]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/BIN_OP_GT[uxn_stack_h_l278_c6_9864]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/BIN_OP_GT[uxn_stack_h_l301_c6_f519]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_GT[uxn_stack_h_l320_c6_7f0f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_GT[uxn_stack_h_l329_c6_27d2]

BIN_OP_INFERRED_MULT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_INFERRED_MULT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/BIN_OP_INFERRED_MULT[uxn_opcodes_h_l829_c30_719a]

BIN_OP_INFERRED_MULT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_INFERRED_MULT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/BIN_OP_INFERRED_MULT[uxn_opcodes_h_l814_c29_c0e4]

BIN_OP_LT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/BIN_OP_LT[uxn_opcodes_h_l383_c30_69c6]

BIN_OP_LT_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_LT_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_LT[uxn_device_h_l117_c27_73cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_LT[uxn_device_h_l117_c27_73cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/BIN_OP_LT[uxn_device_h_l117_c27_73cb]

BIN_OP_LT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_LT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/BIN_OP_LT[uxn_opcodes_h_l368_c29_dfc9]

BIN_OP_MINUS_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_MINUS_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/BIN_OP_MINUS[uxn_opcodes_h_l800_c30_d456]

BIN_OP_MINUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 135 :
BIN_OP_MINUS_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 135 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/BIN_OP_MINUS[uxn_stack_h_l270_c28_ee6c]

BIN_OP_MINUS_uint1_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_MINUS_uint1_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_MINUS[uxn_c_l40_c26_bd85]

BIN_OP_MINUS_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 66 :
BIN_OP_MINUS_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 66 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_f13f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/BIN_OP_MINUS[uxn_registers_h_l8_c37_cfc7]

BIN_OP_MINUS_uint8_t_uint2_t MaxInputWidth= 8 num_instances= 78 :
BIN_OP_MINUS_uint8_t_uint2_t main: uxn_eval MaxInputWidth= 8 num_instances= 78 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/BIN_OP_MINUS[uxn_registers_h_l16_c37_a0f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/BIN_OP_MINUS[uxn_registers_h_l16_c37_a0f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/BIN_OP_MINUS[uxn_registers_h_l16_c37_a0f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/BIN_OP_MINUS[uxn_registers_h_l20_c34_68c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/BIN_OP_MINUS[uxn_registers_h_l16_c37_a0f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/BIN_OP_MINUS[uxn_registers_h_l20_c34_68c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/BIN_OP_MINUS[uxn_registers_h_l20_c34_68c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/BIN_OP_MINUS[uxn_stack_h_l350_c14_09f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/BIN_OP_MINUS[uxn_registers_h_l24_c34_2dce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/BIN_OP_MINUS[uxn_registers_h_l12_c37_2899]

BIN_OP_MINUS_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 16 :
BIN_OP_MINUS_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 16 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/BIN_OP_MINUS[uxn_registers_h_l32_c34_b47a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/BIN_OP_MINUS[uxn_registers_h_l28_c34_2896]

BIN_OP_MINUS_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 68 :
BIN_OP_MINUS_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 68 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_pointer_move[uxn_opcodes_h_l24_c2_3a40]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_MINUS[uxn_stack_h_l232_c19_8396]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/BIN_OP_MINUS[uxn_opcodes_h_l785_c29_1cd5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/BIN_OP_MINUS[uxn_stack_h_l350_c14_0e4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/BIN_OP_MINUS[uxn_stack_h_l343_c12_24ce]

BIN_OP_OR_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_OR_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/BIN_OP_OR[uxn_opcodes_h_l924_c30_2d57]

BIN_OP_OR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 383 :
BIN_OP_OR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 383 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/BIN_OP_OR[uxn_opcodes_h_l909_c29_f238]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/BIN_OP_OR[uxn_stack_h_l115_c21_7371]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/BIN_OP_OR[uxn_stack_h_l78_c21_e599]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/BIN_OP_OR[uxn_ram_device_h_l51_c21_69d4]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/BIN_OP_OR[uxn_ram_main_h_l50_c21_36dc]

BIN_OP_PLUS_int10_t_int9_t MaxInputWidth= 10 num_instances= 62 :
BIN_OP_PLUS_int10_t_int9_t main: uxn_eval MaxInputWidth= 10 num_instances= 62 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_PLUS[uxn_stack_h_l328_c13_1fca]

BIN_OP_PLUS_int17_t_int8_t MaxInputWidth= 17 num_instances= 7 :
BIN_OP_PLUS_int17_t_int8_t main: uxn_eval MaxInputWidth= 17 num_instances= 7 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/pc_add_s8[uxn_opcodes_h_l424_c3_9ad1]/BIN_OP_PLUS[uxn_pc_h_l72_c17_daf6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/pc_add_s8[uxn_opcodes_h_l396_c3_f626]/BIN_OP_PLUS[uxn_pc_h_l72_c17_daf6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/pc_add_s8[uxn_opcodes_h_l455_c4_7e3a]/BIN_OP_PLUS[uxn_pc_h_l72_c17_daf6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/BIN_OP_PLUS[uxn_opcodes_h_l594_c9_7d66]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/BIN_OP_PLUS[uxn_opcodes_h_l579_c9_cb31]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/BIN_OP_PLUS[uxn_opcodes_h_l626_c9_2775]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/BIN_OP_PLUS[uxn_opcodes_h_l610_c9_f9f1]

BIN_OP_PLUS_int9_t_int8_t MaxInputWidth= 9 num_instances= 62 :
BIN_OP_PLUS_int9_t_int8_t main: uxn_eval MaxInputWidth= 9 num_instances= 62 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/BIN_OP_PLUS[uxn_stack_h_l328_c13_6fa5]

BIN_OP_PLUS_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 9 :
BIN_OP_PLUS_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 9 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/BIN_OP_PLUS[uxn_opcodes_h_l771_c30_b2e9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/pc_add[uxn_opcodes_h_l27_c2_571a]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/pc_add[uxn_opcodes_h_l32_c2_5a5c]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/pc_add[uxn_opcodes_h_l41_c9_0618]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/pc_add[uxn_opcodes_h_l61_c9_e6f9]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/pc_add[uxn_opcodes_h_l81_c9_6236]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/pc_add[uxn_opcodes_h_l50_c9_4350]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/pc_add[uxn_opcodes_h_l70_c9_e0d7]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]
uxn_eval/pc_add[uxn_c_l37_c3_c8e9]/BIN_OP_PLUS[uxn_pc_h_l65_c21_f9e6]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 9 :
BIN_OP_PLUS_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 9 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/BIN_OP_PLUS[uxn_opcodes_h_l102_c36_67d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_43b5]

BIN_OP_PLUS_uint16_t_uint2_t MaxInputWidth= 16 num_instances= 4 :
BIN_OP_PLUS_uint16_t_uint2_t main: uxn_eval MaxInputWidth= 16 num_instances= 4 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/BIN_OP_PLUS[uxn_opcodes_h_l26_c38_6295]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/BIN_OP_PLUS[uxn_opcodes_h_l32_c9_a937]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/BIN_OP_PLUS[uxn_opcodes_h_l39_c29_3b20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/BIN_OP_PLUS[uxn_opcodes_h_l41_c16_6faf]

BIN_OP_PLUS_uint32_t_uint1_t MaxInputWidth= 32 num_instances= 3 :
BIN_OP_PLUS_uint32_t_uint1_t main: uxn_eval MaxInputWidth= 32 num_instances= 3 :
uxn_eval/BIN_OP_PLUS[uxn_c_l56_c3_1244]
uxn_eval/BIN_OP_PLUS[uxn_c_l61_c3_9a9c]
uxn_eval/BIN_OP_PLUS[uxn_c_l64_c3_57f2]

BIN_OP_PLUS_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 258 :
BIN_OP_PLUS_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 258 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/BIN_OP_PLUS[uxn_opcodes_h_l712_c23_c90d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/BIN_OP_PLUS[uxn_opcodes_h_l742_c7_2e27]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/BIN_OP_PLUS[uxn_opcodes_h_l91_c35_88d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/BIN_OP_PLUS[uxn_stack_h_l289_c31_68fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/BIN_OP_PLUS[uxn_stack_h_l353_c30_479b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/BIN_OP_PLUS[uxn_stack_h_l186_c46_d880]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/BIN_OP_PLUS[uxn_stack_h_l182_c46_978b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_6717]

BIN_OP_PLUS_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 11 :
BIN_OP_PLUS_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 11 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/BIN_OP_PLUS[uxn_opcodes_h_l756_c29_ac1a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_pointer_move[uxn_opcodes_h_l24_c2_3a40]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/BIN_OP_PLUS[uxn_stack_h_l234_c19_e4ea]

BIN_OP_SL_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_SL_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/BIN_OP_SL[uxn_opcodes_h_l982_c31_9bb6]

BIN_OP_SL_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_SL_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/BIN_OP_SL[uxn_opcodes_h_l967_c30_0c18]

BIN_OP_SR_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 7 :
BIN_OP_SR_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 7 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/BIN_OP_SR[uxn_device_h_l59_c14_a58c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/BIN_OP_SR[uxn_device_h_l59_c14_a58c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/BIN_OP_SR[uxn_device_h_l59_c14_a58c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/BIN_OP_SR[uxn_device_h_l148_c7_f72e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/BIN_OP_SR[uxn_device_h_l148_c7_f72e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/BIN_OP_SR[uxn_device_h_l148_c7_f72e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/BIN_OP_SR[uxn_opcodes_h_l982_c31_7508]

BIN_OP_SR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_SR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/BIN_OP_SR[uxn_opcodes_h_l967_c30_fa9a]

BIN_OP_XOR_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_XOR_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/BIN_OP_XOR[uxn_opcodes_h_l953_c30_03fe]

BIN_OP_XOR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_XOR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/BIN_OP_XOR[uxn_opcodes_h_l938_c29_803f]

CONST_SL_8_uint8_t MaxInputWidth= 8 num_instances= 382 :
CONST_SL_8_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 382 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/CONST_SL_8[uxn_stack_h_l115_c21_0f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/CONST_SL_8[uxn_stack_h_l78_c21_b023]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/CONST_SL_8[uxn_ram_device_h_l51_c21_3635]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/CONST_SL_8[uxn_ram_main_h_l50_c21_082d]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 8 :
CONST_SR_4_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/CONST_SR_4[uxn_device_h_l59_c23_4408]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/CONST_SR_4[uxn_device_h_l59_c23_4408]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/CONST_SR_4[uxn_device_h_l59_c23_4408]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/CONST_SR_4[uxn_device_h_l148_c17_ea86]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/CONST_SR_4[uxn_device_h_l148_c17_ea86]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/CONST_SR_4[uxn_device_h_l148_c17_ea86]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/CONST_SR_4[uxn_opcodes_h_l982_c55_ac76]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/CONST_SR_4[uxn_opcodes_h_l967_c53_b69d]

CONST_SR_5_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_5_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/CONST_SR_5[uxn_c_l40_c31_e33b]

CONST_SR_8_uint16_t MaxInputWidth= 16 num_instances= 170 :
CONST_SR_8_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 170 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/poke2_ram[uxn_opcodes_h_l685_c3_3a8c]/CONST_SR_8[uxn_ram_main_h_l60_c21_4ff5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/CONST_SR_8[uxn_stack_h_l288_c73_91ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/poke2_ram[uxn_opcodes_h_l627_c3_8f5d]/CONST_SR_8[uxn_ram_main_h_l60_c21_4ff5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/poke2_ram[uxn_opcodes_h_l565_c3_f6ca]/CONST_SR_8[uxn_ram_main_h_l60_c21_4ff5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/CONST_SR_8[uxn_stack_h_l352_c51_7d32]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/CONST_SR_8[uxn_stack_h_l253_c34_6307]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 59 :
MUX_uint1_t_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 59 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/MUX[uxn_opcodes_h_l296_c30_d894]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/MUX[uxn_opcodes_h_l354_c30_cf28]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/MUX[uxn_opcodes_h_l26_c11_bd13]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t16_MUX[uxn_opcodes_h_l592_c2_7373]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t16_MUX[uxn_opcodes_h_l577_c2_d562]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/MUX[uxn_opcodes_h_l383_c30_73c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/MUX[uxn_opcodes_h_l325_c30_3823]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/tmp_MUX[uxn_stack_h_l286_c2_7002]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t16_MUX[uxn_opcodes_h_l624_c2_0f2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t16_MUX[uxn_opcodes_h_l608_c2_dd9a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/stack_data_ret_value_MUX[uxn_stack_h_l210_c2_f5b4]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 2379 :
MUX_uint1_t_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 2379 :
uxn_eval/MUX[uxn_c_l30_c15_9428]
uxn_eval/MUX[uxn_c_l32_c22_7eb5]
uxn_eval/MUX[uxn_c_l39_c7_5b53]
uxn_eval/TRUE_CLOCK_ENABLE_MUX[uxn_c_l35_c1_7296]
uxn_eval/error_MUX[uxn_c_l35_c2_f2a5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1001_c7_7499]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1002_c7_6f36]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1003_c7_cde3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1004_c7_2368]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1005_c7_f48a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1006_c7_30fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1007_c7_72aa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1008_c7_879d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1009_c7_9260]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1010_c7_8ad9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1011_c7_c4c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1012_c7_78a9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1013_c7_5abc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1014_c7_d146]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1015_c7_307c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1016_c7_814a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1017_c7_2599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1018_c7_7852]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1019_c7_3567]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1020_c7_8e81]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1021_c7_0ef7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1022_c7_b2f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1023_c7_2922]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1024_c7_b3fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1025_c7_c74f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1026_c7_9a91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1027_c7_ca1b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1028_c7_462f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1029_c7_7b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1030_c7_4804]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1031_c7_273d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1032_c7_2296]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1033_c7_51d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1034_c7_aced]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1035_c7_2527]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1036_c7_921a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1037_c7_a56a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1038_c7_c06d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1039_c7_3c6d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1040_c7_8044]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1041_c7_7fd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1042_c7_59b6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1043_c7_94cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1044_c7_bc59]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1045_c7_633b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1046_c7_0b3d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1047_c7_a82c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1048_c7_72e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1049_c7_9c56]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1050_c7_db9e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1051_c7_6b7e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1052_c7_bee1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1053_c7_f2da]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1054_c7_35d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1055_c7_d1b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1056_c7_a347]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1057_c7_d8d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1058_c7_0436]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1059_c7_d385]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1060_c7_310c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1061_c7_76c7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1062_c7_e68d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1063_c7_b7b0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1064_c7_633b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1065_c7_808b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1066_c7_cdb3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1067_c7_07f5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1068_c7_41ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1069_c7_5c66]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1001_c1_72a5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1002_c1_ef4e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1003_c1_d330]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1004_c1_1d4f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1005_c1_4daa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1006_c1_632d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1007_c1_942d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1008_c1_e1b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1009_c1_387e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1010_c1_f4d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1011_c1_bb6f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1012_c1_62d4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1013_c1_38a8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1014_c1_27a1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1015_c1_937e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1016_c1_1fba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1017_c1_fc48]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1018_c1_9997]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1019_c1_50af]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1020_c1_125d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1021_c1_9711]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1022_c1_4c15]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1023_c1_5101]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1024_c1_6844]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1025_c1_dd28]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1026_c1_4b14]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1027_c1_fc73]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1028_c1_315d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1029_c1_58e7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1030_c1_e5c5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1031_c1_80eb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1032_c1_4ee8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1033_c1_16a5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1034_c1_78f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1035_c1_d2d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1036_c1_d4f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1037_c1_4b53]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1038_c1_c9d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1039_c1_1415]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1040_c1_2506]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1041_c1_273b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1042_c1_3025]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1043_c1_3950]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1044_c1_bc18]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1045_c1_dd97]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1046_c1_c6f9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1047_c1_d76b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1048_c1_d0bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1049_c1_b18a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1050_c1_3790]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1051_c1_45bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1052_c1_675b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1053_c1_7514]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1054_c1_a096]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1055_c1_acf3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1056_c1_15cf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1057_c1_92b3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1058_c1_0348]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1059_c1_b39f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1060_c1_cd2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1061_c1_920e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1062_c1_8bdb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1063_c1_13f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1064_c1_1179]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1065_c1_fabb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1066_c1_4204]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1067_c1_c819]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1068_c1_964c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1069_c1_a3ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l770_c1_69ae]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/result_MUX[uxn_opcodes_h_l769_c2_44f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l755_c1_ea1c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/result_MUX[uxn_opcodes_h_l754_c2_b61d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l894_c1_4d49]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/result_MUX[uxn_opcodes_h_l893_c2_3c88]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l879_c1_3101]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/result_MUX[uxn_opcodes_h_l878_c2_f578]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l710_c1_4d4f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_5a41]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_1f28]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_ead3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_5a41]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_1f28]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_ead3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/result_MUX[uxn_opcodes_h_l709_c2_ffad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l697_c1_ee4d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_5a41]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_1f28]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_ead3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/result_MUX[uxn_opcodes_h_l696_c2_df5c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l740_c1_f5c5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_37cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_f75f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_e90b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_797e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_a9c0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l116_c27_64c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l117_c27_0755]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_4629]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e12f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_0363]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_28cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_f4fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_981e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_37cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_f75f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_e90b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_797e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_a9c0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l116_c27_64c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l117_c27_0755]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_4629]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e12f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_0363]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_28cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_f4fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_981e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/result_MUX[uxn_opcodes_h_l739_c2_c6e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l725_c1_c349]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_37cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_f75f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_e90b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_797e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_a9c0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l116_c27_64c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/MUX[uxn_device_h_l117_c27_0755]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_4629]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e12f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_0363]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_28cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_f4fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_981e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_e09b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/result_MUX[uxn_opcodes_h_l724_c2_e828]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l861_c7_c788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l865_c1_a894]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l861_c1_e2e9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/result_MUX[uxn_opcodes_h_l860_c2_c26b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/result_MUX[uxn_opcodes_h_l861_c7_c788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/result_MUX[uxn_opcodes_h_l863_c3_b099]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l842_c7_05ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l846_c1_39a2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l842_c1_cb3e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/result_MUX[uxn_opcodes_h_l841_c2_4957]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/result_MUX[uxn_opcodes_h_l842_c7_05ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/result_MUX[uxn_opcodes_h_l844_c3_1c6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l232_c1_8d63]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/result_MUX[uxn_opcodes_h_l231_c2_fc62]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l217_c1_c724]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/result_MUX[uxn_opcodes_h_l216_c2_e571]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l952_c1_b79c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/result_MUX[uxn_opcodes_h_l951_c2_2410]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l937_c1_68d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/result_MUX[uxn_opcodes_h_l936_c2_3c4d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l295_c1_d270]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/result_MUX[uxn_opcodes_h_l294_c2_53a8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l280_c1_61e8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/result_MUX[uxn_opcodes_h_l279_c2_5213]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l353_c1_9392]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/result_MUX[uxn_opcodes_h_l352_c2_96db]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l338_c1_6b1b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/result_MUX[uxn_opcodes_h_l337_c2_d6ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l102_c1_436a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/result_MUX[uxn_opcodes_h_l101_c2_c26d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l91_c1_67e7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/result_MUX[uxn_opcodes_h_l90_c2_c159]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l438_c7_0f91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l438_c1_d76d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/result_MUX[uxn_opcodes_h_l437_c2_f324]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/result_MUX[uxn_opcodes_h_l438_c7_0f91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l423_c7_8f30]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l423_c1_5a0b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/result_MUX[uxn_opcodes_h_l422_c2_b4a5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/result_MUX[uxn_opcodes_h_l423_c7_8f30]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l409_c1_e691]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/result_MUX[uxn_opcodes_h_l408_c2_7aba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l395_c1_4654]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/result_MUX[uxn_opcodes_h_l394_c2_57d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l41_c1_8267]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/result_MUX[uxn_opcodes_h_l40_c2_19ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l469_c1_2ee1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l472_c1_1473]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/result_MUX[uxn_opcodes_h_l468_c2_def6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/result_MUX[uxn_opcodes_h_l471_c3_34e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l451_c1_a243]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l454_c1_67fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/result_MUX[uxn_opcodes_h_l450_c2_febf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/result_MUX[uxn_opcodes_h_l453_c3_d16f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l654_c1_68ec]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/result_MUX[uxn_opcodes_h_l653_c2_b9c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l640_c1_a22a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/result_MUX[uxn_opcodes_h_l639_c2_12bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l593_c1_9caa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/result_MUX[uxn_opcodes_h_l592_c2_7373]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l578_c1_b90f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/result_MUX[uxn_opcodes_h_l577_c2_d562]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l532_c1_c36b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/result_MUX[uxn_opcodes_h_l531_c2_2020]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l517_c1_0be0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/result_MUX[uxn_opcodes_h_l516_c2_90d6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l61_c1_142e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/result_MUX[uxn_opcodes_h_l60_c2_30ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l81_c1_ba20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/result_MUX[uxn_opcodes_h_l80_c2_b807]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l50_c1_332e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l301_c1_a443]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l309_c1_431f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt_return_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/result_MUX[uxn_opcodes_h_l49_c2_bb06]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l70_c1_f7a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l301_c1_a443]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l309_c1_431f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt_return_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/result_MUX[uxn_opcodes_h_l69_c2_7743]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l382_c1_4836]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/result_MUX[uxn_opcodes_h_l381_c2_1401]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l367_c1_f7db]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/result_MUX[uxn_opcodes_h_l366_c2_c26e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l828_c1_feea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/result_MUX[uxn_opcodes_h_l827_c2_0e2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l813_c1_3ac4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/result_MUX[uxn_opcodes_h_l812_c2_c5d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l324_c1_7b1b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/result_MUX[uxn_opcodes_h_l323_c2_3056]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l309_c1_aca6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/result_MUX[uxn_opcodes_h_l308_c2_c9a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l141_c1_47b0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/result_MUX[uxn_opcodes_h_l140_c2_905d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l130_c1_d29c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/result_MUX[uxn_opcodes_h_l129_c2_8b0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l923_c1_d6cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/result_MUX[uxn_opcodes_h_l922_c2_1bbf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l908_c1_2f5d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/result_MUX[uxn_opcodes_h_l907_c2_0dc9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l264_c1_48f7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/result_MUX[uxn_opcodes_h_l263_c2_4e91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l247_c1_0b22]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/result_MUX[uxn_opcodes_h_l246_c2_e8c0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/result_MUX[uxn_opcodes_h_l119_c2_00ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/result_MUX[uxn_opcodes_h_l110_c2_e295]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l202_c1_7a6e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/result_MUX[uxn_opcodes_h_l201_c2_0aa4]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l184_c1_d986]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/result_MUX[uxn_opcodes_h_l183_c2_9570]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l981_c1_d242]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/result_MUX[uxn_opcodes_h_l980_c2_4f98]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l966_c1_9c06]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/result_MUX[uxn_opcodes_h_l965_c2_3616]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l684_c1_93e2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/result_MUX[uxn_opcodes_h_l683_c2_2fb0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l669_c1_c287]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/result_MUX[uxn_opcodes_h_l668_c2_c698]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l501_c1_3c90]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/MUX[uxn_opcodes_h_l502_c22_d6cf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l278_c1_3dc3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l286_c1_3730]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt_return_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l288_c3_3a8b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l289_c3_ae55]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_data_set[uxn_stack_h_l289_c3_ae55]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/result_MUX[uxn_opcodes_h_l500_c2_a792]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/result_MUX[uxn_opcodes_h_l503_c3_b6d6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l486_c1_3e15]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/MUX[uxn_opcodes_h_l487_c21_f7f0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l301_c1_a443]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l309_c1_431f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt_return_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_data_set[uxn_stack_h_l310_c3_c1ab]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/result_MUX[uxn_opcodes_h_l485_c2_a9b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/result_MUX[uxn_opcodes_h_l488_c3_55bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l625_c1_b3e5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/result_MUX[uxn_opcodes_h_l624_c2_0f2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l609_c1_5d78]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/result_MUX[uxn_opcodes_h_l608_c2_dd9a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l564_c1_75bb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/result_MUX[uxn_opcodes_h_l563_c2_2e1c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l548_c1_ddf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/result_MUX[uxn_opcodes_h_l547_c2_e6b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l799_c1_c0cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/result_MUX[uxn_opcodes_h_l798_c2_a7eb]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l784_c1_45ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/result_MUX[uxn_opcodes_h_l783_c2_4d16]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l168_c1_8126]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l352_c2_36f7]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l352_c2_36f7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l353_c2_615d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_data_set[uxn_stack_h_l353_c2_615d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/result_MUX[uxn_opcodes_h_l167_c2_b234]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l212_c1_fb20]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l210_c1_7788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l152_c1_91dc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/stack_data_set[uxn_stack_h_l344_c2_952a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/stack_data_set[uxn_stack_h_l344_c2_952a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/result_MUX[uxn_opcodes_h_l151_c2_85ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l320_c1_caf5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l329_c1_8e8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l334_c1_4a3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l251_c1_e11a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l253_c3_6be8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l254_c3_2b5b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l255_c3_ca52]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l192_c1_a96f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/stack_data_set[uxn_stack_h_l256_c3_9a45]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l190_c1_5dcd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt_return_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt_return_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l201_c1_6ea7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l199_c1_372f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1000_c2_3295]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1001_c7_7499]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1002_c7_6f36]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1003_c7_cde3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1004_c7_2368]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1005_c7_f48a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1006_c7_30fd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1007_c7_72aa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1008_c7_879d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1009_c7_9260]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1010_c7_8ad9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1011_c7_c4c9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1012_c7_78a9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1013_c7_5abc]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1014_c7_d146]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1015_c7_307c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1016_c7_814a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1017_c7_2599]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1018_c7_7852]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1019_c7_3567]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1020_c7_8e81]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1021_c7_0ef7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1022_c7_b2f3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1023_c7_2922]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1024_c7_b3fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1025_c7_c74f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1026_c7_9a91]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1027_c7_ca1b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1028_c7_462f]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1029_c7_7b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1030_c7_4804]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1031_c7_273d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1032_c7_2296]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1033_c7_51d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1034_c7_aced]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1035_c7_2527]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1036_c7_921a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1037_c7_a56a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1038_c7_c06d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1039_c7_3c6d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1040_c7_8044]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1041_c7_7fd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1042_c7_59b6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1043_c7_94cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1044_c7_bc59]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1045_c7_633b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1046_c7_0b3d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1047_c7_a82c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1048_c7_72e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1049_c7_9c56]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1050_c7_db9e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1051_c7_6b7e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1052_c7_bee1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1053_c7_f2da]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1054_c7_35d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1055_c7_d1b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1056_c7_a347]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1057_c7_d8d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1058_c7_0436]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1059_c7_d385]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1060_c7_310c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1061_c7_76c7]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1062_c7_e68d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1063_c7_b7b0]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1064_c7_633b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1065_c7_808b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1066_c7_cdb3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1067_c7_07f5]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1068_c7_41ea]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/result_MUX[uxn_opcodes_h_l1069_c7_5c66]
uxn_eval/s_MUX[uxn_c_l35_c2_f2a5]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 3 :
MUX_uint1_t_uint32_t_uint32_t main: uxn_eval MaxInputWidth= 32 num_instances= 3 :
uxn_eval/clock_cycle_counter_MUX[uxn_c_l60_c2_b301]
uxn_eval/pixel_counter_MUX[uxn_c_l53_c2_d688]
uxn_eval/seconds_counter_MUX[uxn_c_l60_c2_b301]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1128 :
MUX_uint1_t_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1128 :
uxn_eval/MUX[uxn_c_l38_c7_ed4c]
uxn_eval/MUX[uxn_c_l40_c11_679b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/MUX[uxn_device_h_l60_c10_ebba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l42_c2_e375]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/MUX[uxn_device_h_l60_c10_ebba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l42_c2_e375]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/MUX[uxn_device_h_l60_c10_ebba]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l42_c2_e375]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/result_MUX[uxn_device_h_l45_c7_621a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/tmp8_MUX[uxn_opcodes_h_l860_c2_c26b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/tmp8_MUX[uxn_opcodes_h_l861_c7_c788]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/tmp8_MUX[uxn_opcodes_h_l841_c2_4957]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/tmp8_MUX[uxn_opcodes_h_l842_c7_05ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/MUX[uxn_opcodes_h_l281_c29_5b48]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/MUX[uxn_opcodes_h_l339_c29_913a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_pointer_move[uxn_opcodes_h_l24_c2_3a40]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/tmp8_MUX[uxn_opcodes_h_l468_c2_def6]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/tmp8_MUX[uxn_opcodes_h_l450_c2_febf]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/result_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/result_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/MUX[uxn_opcodes_h_l368_c29_7259]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/MUX[uxn_opcodes_h_l310_c29_8a36]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/result_MUX[uxn_stack_h_l278_c2_e369]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/tmp8_MUX[uxn_opcodes_h_l500_c2_a792]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/result_MUX[uxn_stack_h_l301_c2_db5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_ptr_new_MUX[uxn_stack_h_l231_c2_90ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/tmp8_MUX[uxn_opcodes_h_l485_c2_a9b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/result_MUX[uxn_stack_h_l251_c2_8448]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/result_MUX[uxn_stack_h_l320_c2_41b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/result_MUX[uxn_stack_h_l329_c2_b627]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l112_c13_c8de]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/MUX[uxn_stack_h_l113_c13_3c7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l75_c13_a012]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/MUX[uxn_stack_h_l76_c13_b25e]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/stack_data_ret_value_MUX[uxn_stack_h_l199_c2_47c3]
uxn_eval/ins_MUX[uxn_c_l35_c2_f2a5]
uxn_eval/k_MUX[uxn_c_l35_c2_f2a5]
uxn_eval/opc_MUX[uxn_c_l35_c2_f2a5]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l48_c13_717d]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/MUX[uxn_ram_device_h_l49_c13_6eee]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l47_c13_694e]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/MUX[uxn_ram_main_h_l48_c13_65ce]

UNARY_OP_NOT_uint8_t MaxInputWidth= 8 num_instances= 1 :
UNARY_OP_NOT_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/UNARY_OP_NOT[uxn_c_l40_c11_ad4f]

__vhdl__ MaxInputWidth= 0 num_instances= 795 :
__vhdl__ main: uxn_eval MaxInputWidth= 0 num_instances= 795 :
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/n2_register[uxn_opcodes_h_l767_c8_7423]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/put2_stack[uxn_opcodes_h_l771_c3_8b2d]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/set[uxn_opcodes_h_l768_c9_d701]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add2[uxn_opcodes_h_l1055_c39_61d6]/t2_register[uxn_opcodes_h_l766_c8_6283]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/n_register[uxn_opcodes_h_l752_c7_01cc]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/put_stack[uxn_opcodes_h_l756_c3_741e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/set[uxn_opcodes_h_l753_c9_3d41]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_add[uxn_opcodes_h_l1054_c39_c851]/t_register[uxn_opcodes_h_l751_c7_f8ba]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/n2_register[uxn_opcodes_h_l891_c8_0a56]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/put2_stack[uxn_opcodes_h_l895_c3_0e85]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/set[uxn_opcodes_h_l892_c9_37dd]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and2[uxn_opcodes_h_l1063_c39_a0e1]/t2_register[uxn_opcodes_h_l890_c8_9e87]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/n_register[uxn_opcodes_h_l876_c7_1aef]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/put_stack[uxn_opcodes_h_l880_c3_4f27]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/set[uxn_opcodes_h_l877_c9_9300]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_and[uxn_opcodes_h_l1062_c39_beee]/t_register[uxn_opcodes_h_l875_c7_7d41]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l711_c3_571a]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/dei[uxn_opcodes_h_l712_c3_15eb]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/set[uxn_opcodes_h_l708_c9_8260]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei2[uxn_opcodes_h_l1051_c39_e46f]/t_register[uxn_opcodes_h_l707_c7_05cb]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/peek_dev[uxn_device_h_l60_c37_fad1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/put_stack[uxn_device_h_l61_c2_ccfe]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/dei[uxn_opcodes_h_l698_c3_d7c7]/uxn_dei[uxn_device_h_l60_c21_0f96]/peek_dev[uxn_device_h_l49_c12_a602]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/set[uxn_opcodes_h_l695_c9_1d3f]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dei[uxn_opcodes_h_l1050_c39_28e3]/t_register[uxn_opcodes_h_l694_c7_31dd]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l741_c3_6732]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/deo[uxn_opcodes_h_l742_c3_f7e2]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/l_register[uxn_opcodes_h_l737_c7_1d09]/stack_pointer_get[uxn_registers_h_l16_c37_1364]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/n_register[uxn_opcodes_h_l736_c7_7514]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/set[uxn_opcodes_h_l738_c9_ef1a]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo2[uxn_opcodes_h_l1053_c39_cc30]/t_register[uxn_opcodes_h_l735_c7_0fb3]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l115_c14_dba0]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l127_c19_3c36]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l131_c15_3fb1]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l134_c14_3555]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l137_c15_a79e]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/deo[uxn_opcodes_h_l726_c3_02ff]/uxn_deo[uxn_device_h_l149_c3_16bb]/peek_dev[uxn_device_h_l140_c15_57f6]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/n_register[uxn_opcodes_h_l722_c7_391b]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/set[uxn_opcodes_h_l723_c9_080f]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_deo[uxn_opcodes_h_l1052_c39_69b6]/t_register[uxn_opcodes_h_l721_c7_a160]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/halt[uxn_opcodes_h_l862_c10_57d6]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/n2_register[uxn_opcodes_h_l858_c8_452a]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/put2_stack[uxn_opcodes_h_l866_c3_2a38]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/set[uxn_opcodes_h_l859_c9_9cf9]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div2[uxn_opcodes_h_l1061_c39_de16]/t2_register[uxn_opcodes_h_l857_c8_c24d]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/halt[uxn_opcodes_h_l843_c10_8bd1]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/n_register[uxn_opcodes_h_l839_c7_47a1]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/put_stack[uxn_opcodes_h_l847_c3_16e3]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/set[uxn_opcodes_h_l840_c9_31ac]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_div[uxn_opcodes_h_l1060_c39_dec5]/t_register[uxn_opcodes_h_l838_c7_5345]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l233_c3_3fea]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/put2_stack[uxn_opcodes_h_l234_c3_3fea]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/set[uxn_opcodes_h_l230_c9_4cb6]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup2[uxn_opcodes_h_l1019_c39_79f2]/t2_register[uxn_opcodes_h_l229_c8_2adf]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l218_c3_951e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/put_stack[uxn_opcodes_h_l219_c3_15dd]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/set[uxn_opcodes_h_l215_c9_257b]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_dup[uxn_opcodes_h_l1018_c39_ed1c]/t_register[uxn_opcodes_h_l214_c7_4c97]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/n2_register[uxn_opcodes_h_l949_c8_1f71]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/put2_stack[uxn_opcodes_h_l953_c3_7348]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/set[uxn_opcodes_h_l950_c9_a569]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor2[uxn_opcodes_h_l1067_c39_9082]/t2_register[uxn_opcodes_h_l948_c8_661d]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/n_register[uxn_opcodes_h_l934_c7_b298]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/put_stack[uxn_opcodes_h_l938_c3_1055]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/set[uxn_opcodes_h_l935_c9_de29]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_eor[uxn_opcodes_h_l1066_c39_d395]/t_register[uxn_opcodes_h_l933_c7_49ac]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/n2_register[uxn_opcodes_h_l292_c8_560b]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/put2_stack[uxn_opcodes_h_l296_c3_7bdd]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/set[uxn_opcodes_h_l293_c9_3177]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ2[uxn_opcodes_h_l1023_c39_ea78]/t2_register[uxn_opcodes_h_l291_c8_0271]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/n_register[uxn_opcodes_h_l277_c7_48a8]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/put_stack[uxn_opcodes_h_l281_c3_28b8]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/set[uxn_opcodes_h_l278_c9_5517]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_equ[uxn_opcodes_h_l1022_c39_036f]/t_register[uxn_opcodes_h_l276_c7_806e]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/n2_register[uxn_opcodes_h_l350_c8_461d]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/put2_stack[uxn_opcodes_h_l354_c3_59b1]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/set[uxn_opcodes_h_l351_c9_5910]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth2[uxn_opcodes_h_l1027_c39_c423]/t2_register[uxn_opcodes_h_l349_c8_5fcc]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/n_register[uxn_opcodes_h_l335_c7_28b4]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/put_stack[uxn_opcodes_h_l339_c3_6dd0]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/set[uxn_opcodes_h_l336_c9_0d4b]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_gth[uxn_opcodes_h_l1026_c39_fd76]/t_register[uxn_opcodes_h_l334_c7_3a17]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/put2_stack[uxn_opcodes_h_l102_c9_1c26]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/set[uxn_opcodes_h_l100_c9_789e]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc2[uxn_opcodes_h_l1009_c39_b7c5]/t2_register[uxn_opcodes_h_l99_c8_b841]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/put_stack[uxn_opcodes_h_l91_c9_c503]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/set[uxn_opcodes_h_l89_c9_ba80]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_inc[uxn_opcodes_h_l1008_c39_680e]/t_register[uxn_opcodes_h_l88_c7_cce3]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/pc_add[uxn_opcodes_h_l27_c2_571a]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/pc_get[uxn_opcodes_h_l26_c38_092e]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/peek2_ram[uxn_opcodes_h_l26_c28_fe65]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_data_get[uxn_opcodes_h_l25_c9_3d50]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_pointer_get[uxn_opcodes_h_l25_c37_99f0]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jci[uxn_opcodes_h_l1001_c39_f224]/stack_pointer_move[uxn_opcodes_h_l24_c2_3a40]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/l_register[uxn_opcodes_h_l435_c7_aea1]/stack_pointer_get[uxn_registers_h_l16_c37_1364]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/set[uxn_opcodes_h_l436_c9_c8d2]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn2[uxn_opcodes_h_l1033_c39_5568]/t2_register[uxn_opcodes_h_l434_c8_ffb0]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/n_register[uxn_opcodes_h_l420_c7_13dd]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/pc_add_s8[uxn_opcodes_h_l424_c3_9ad1]/prog_ctr_ram_read[uxn_pc_h_l71_c21_0ac8]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/set[uxn_opcodes_h_l421_c9_f4c4]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jcn[uxn_opcodes_h_l1032_c39_749e]/t_register[uxn_opcodes_h_l419_c7_426e]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/pc_add[uxn_opcodes_h_l32_c2_5a5c]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/pc_get[uxn_opcodes_h_l32_c19_5a19]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmi[uxn_opcodes_h_l1002_c39_0549]/peek2_ram[uxn_opcodes_h_l32_c9_d545]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/set[uxn_opcodes_h_l407_c9_2c47]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp2[uxn_opcodes_h_l1031_c39_92d8]/t2_register[uxn_opcodes_h_l406_c8_c547]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/pc_add_s8[uxn_opcodes_h_l396_c3_f626]/prog_ctr_ram_read[uxn_pc_h_l71_c21_0ac8]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/set[uxn_opcodes_h_l393_c9_8d42]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jmp[uxn_opcodes_h_l1030_c39_00ca]/t_register[uxn_opcodes_h_l392_c7_1f9a]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/pc_add[uxn_opcodes_h_l41_c9_0618]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/pc_get[uxn_opcodes_h_l39_c29_4dfb]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/pc_get[uxn_opcodes_h_l41_c26_8117]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/peek2_ram[uxn_opcodes_h_l41_c16_fd1d]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsi[uxn_opcodes_h_l1003_c39_9d7c]/push2_stack[uxn_opcodes_h_l39_c9_a12a]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/pc_get[uxn_opcodes_h_l470_c30_7c6d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/push2_stack[uxn_opcodes_h_l470_c10_8b5d]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/set[uxn_opcodes_h_l467_c9_6fd9]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr2[uxn_opcodes_h_l1035_c39_d17e]/t2_register[uxn_opcodes_h_l466_c8_c508]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/pc_add_s8[uxn_opcodes_h_l455_c4_7e3a]/prog_ctr_ram_read[uxn_pc_h_l71_c21_0ac8]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/pc_get[uxn_opcodes_h_l452_c30_585e]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/push2_stack[uxn_opcodes_h_l452_c10_dac7]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/set[uxn_opcodes_h_l449_c9_8ab1]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_jsr[uxn_opcodes_h_l1034_c39_8fb6]/t_register[uxn_opcodes_h_l448_c7_89e4]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/peek2_ram[uxn_opcodes_h_l655_c29_5ce3]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/put_stack[uxn_opcodes_h_l655_c3_56fb]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/set[uxn_opcodes_h_l652_c9_edbe]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda2[uxn_opcodes_h_l1047_c39_76a3]/t2_register[uxn_opcodes_h_l651_c8_7812]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/peek_ram[uxn_opcodes_h_l641_c29_3ba2]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/put_stack[uxn_opcodes_h_l641_c3_0c2f]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/set[uxn_opcodes_h_l638_c9_2875]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lda[uxn_opcodes_h_l1046_c39_ced1]/t2_register[uxn_opcodes_h_l637_c8_c867]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/pc_get[uxn_opcodes_h_l594_c9_cbf9]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/peek2_ram[uxn_opcodes_h_l595_c30_0988]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/put2_stack[uxn_opcodes_h_l595_c3_080a]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/set[uxn_opcodes_h_l591_c9_7854]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr2[uxn_opcodes_h_l1043_c39_c1e4]/t_register[uxn_opcodes_h_l590_c7_178b]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/pc_get[uxn_opcodes_h_l579_c9_59cc]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/peek_ram[uxn_opcodes_h_l580_c29_8350]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/put_stack[uxn_opcodes_h_l580_c3_d41e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/set[uxn_opcodes_h_l576_c9_c012]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldr[uxn_opcodes_h_l1042_c39_d0a6]/t_register[uxn_opcodes_h_l575_c7_fa18]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/peek2_ram[uxn_opcodes_h_l533_c30_d0ef]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/put2_stack[uxn_opcodes_h_l533_c3_5182]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/set[uxn_opcodes_h_l530_c9_4006]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz2[uxn_opcodes_h_l1039_c39_d9b9]/t_register[uxn_opcodes_h_l528_c7_9145]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/peek_ram[uxn_opcodes_h_l518_c29_da63]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/put_stack[uxn_opcodes_h_l518_c3_81bb]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/set[uxn_opcodes_h_l515_c9_b556]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ldz[uxn_opcodes_h_l1038_c39_cf9b]/t_register[uxn_opcodes_h_l513_c7_7c94]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/pc_add[uxn_opcodes_h_l61_c9_e6f9]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/pc_get[uxn_opcodes_h_l58_c20_e4fb]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/peek2_ram[uxn_opcodes_h_l58_c10_f9d4]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2[uxn_opcodes_h_l1005_c39_dcc8]/push2_stack[uxn_opcodes_h_l59_c9_befb]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/pc_add[uxn_opcodes_h_l81_c9_6236]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/pc_get[uxn_opcodes_h_l78_c20_c5a6]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/peek2_ram[uxn_opcodes_h_l78_c10_d859]/main_ram_update[uxn_ram_main_h_l73_c9_8039]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit2r[uxn_opcodes_h_l1007_c39_807f]/push2_stack[uxn_opcodes_h_l79_c9_9ded]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/pc_add[uxn_opcodes_h_l50_c9_4350]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/pc_get[uxn_opcodes_h_l48_c47_8704]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/peek_ram[uxn_opcodes_h_l48_c38_9895]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_get[uxn_stack_h_l301_c6_307f]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_get[uxn_stack_h_l310_c31_56db]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lit[uxn_opcodes_h_l1004_c39_a53f]/push_stack[uxn_opcodes_h_l48_c9_fa38]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/pc_add[uxn_opcodes_h_l70_c9_e0d7]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/pc_get[uxn_opcodes_h_l68_c47_9fd2]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/peek_ram[uxn_opcodes_h_l68_c38_2447]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_get[uxn_stack_h_l301_c6_307f]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_get[uxn_stack_h_l310_c31_56db]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_litr[uxn_opcodes_h_l1006_c39_36be]/push_stack[uxn_opcodes_h_l68_c9_cde3]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/n2_register[uxn_opcodes_h_l379_c8_3b32]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/put2_stack[uxn_opcodes_h_l383_c3_8ec7]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/set[uxn_opcodes_h_l380_c9_a7eb]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth2[uxn_opcodes_h_l1029_c39_b2cb]/t2_register[uxn_opcodes_h_l378_c8_b432]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/n_register[uxn_opcodes_h_l364_c7_11d4]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/put_stack[uxn_opcodes_h_l368_c3_298e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/set[uxn_opcodes_h_l365_c9_0756]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_lth[uxn_opcodes_h_l1028_c39_a09a]/t_register[uxn_opcodes_h_l363_c7_575f]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/n2_register[uxn_opcodes_h_l825_c8_2f3b]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/put2_stack[uxn_opcodes_h_l829_c3_de3d]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/set[uxn_opcodes_h_l826_c9_f218]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul2[uxn_opcodes_h_l1059_c39_b2ff]/t2_register[uxn_opcodes_h_l824_c8_25ad]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/n_register[uxn_opcodes_h_l810_c7_8f6e]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/put_stack[uxn_opcodes_h_l814_c3_8818]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/set[uxn_opcodes_h_l811_c9_5b00]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_mul[uxn_opcodes_h_l1058_c39_14bf]/t_register[uxn_opcodes_h_l809_c7_91ec]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/n2_register[uxn_opcodes_h_l321_c8_67c0]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/put2_stack[uxn_opcodes_h_l325_c3_7388]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/set[uxn_opcodes_h_l322_c9_04bd]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq2[uxn_opcodes_h_l1025_c39_e04e]/t2_register[uxn_opcodes_h_l320_c8_64f1]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/n_register[uxn_opcodes_h_l306_c7_8a90]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/put_stack[uxn_opcodes_h_l310_c3_c3e4]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/set[uxn_opcodes_h_l307_c9_0d39]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_neq[uxn_opcodes_h_l1024_c39_e004]/t_register[uxn_opcodes_h_l305_c7_69cf]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/put2_stack[uxn_opcodes_h_l141_c9_d243]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/set[uxn_opcodes_h_l139_c9_7bee]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip2[uxn_opcodes_h_l1013_c39_86b9]/t2_register[uxn_opcodes_h_l138_c8_c314]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/put_stack[uxn_opcodes_h_l130_c9_18c3]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/set[uxn_opcodes_h_l128_c9_cd21]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_nip[uxn_opcodes_h_l1012_c39_f23d]/t_register[uxn_opcodes_h_l127_c7_457a]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/n2_register[uxn_opcodes_h_l920_c8_060c]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/put2_stack[uxn_opcodes_h_l924_c3_ac9e]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/set[uxn_opcodes_h_l921_c9_63dc]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora2[uxn_opcodes_h_l1065_c39_a408]/t2_register[uxn_opcodes_h_l919_c8_e837]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/n_register[uxn_opcodes_h_l905_c7_9380]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/put_stack[uxn_opcodes_h_l909_c3_c9ad]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/set[uxn_opcodes_h_l906_c9_7213]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ora[uxn_opcodes_h_l1064_c39_ee70]/t_register[uxn_opcodes_h_l904_c7_b9cf]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/n2_register[uxn_opcodes_h_l261_c8_10b8]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l265_c3_a86b]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l266_c3_c735]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/put2_stack[uxn_opcodes_h_l267_c3_d953]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/set[uxn_opcodes_h_l262_c9_bf4a]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr2[uxn_opcodes_h_l1021_c39_90a5]/t2_register[uxn_opcodes_h_l260_c8_4f46]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/n_register[uxn_opcodes_h_l244_c7_8210]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l248_c3_3eb8]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l249_c3_4a24]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/put_stack[uxn_opcodes_h_l250_c3_fbbb]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/set[uxn_opcodes_h_l245_c9_03c2]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_ovr[uxn_opcodes_h_l1020_c39_8e77]/t_register[uxn_opcodes_h_l243_c7_99c2]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop2[uxn_opcodes_h_l1011_c39_4f95]/set[uxn_opcodes_h_l118_c9_2f4b]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_pop[uxn_opcodes_h_l1010_c39_1668]/set[uxn_opcodes_h_l109_c9_5fbe]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/peek2_stack[uxn_registers_h_l32_c9_0897]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/l2_register[uxn_opcodes_h_l199_c8_d735]/stack_pointer_get[uxn_registers_h_l32_c34_417f]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/n2_register[uxn_opcodes_h_l198_c8_2684]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l203_c3_2886]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l204_c3_1d42]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/put2_stack[uxn_opcodes_h_l205_c3_570f]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/set[uxn_opcodes_h_l200_c9_f7a9]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot2[uxn_opcodes_h_l1017_c39_a43a]/t2_register[uxn_opcodes_h_l197_c8_a626]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/l_register[uxn_opcodes_h_l181_c7_e247]/stack_pointer_get[uxn_registers_h_l16_c37_1364]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/n_register[uxn_opcodes_h_l180_c7_01ad]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l185_c3_6adb]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l186_c3_ba5c]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/put_stack[uxn_opcodes_h_l187_c3_aec5]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/set[uxn_opcodes_h_l182_c9_768a]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_rot[uxn_opcodes_h_l1016_c39_6ee8]/t_register[uxn_opcodes_h_l179_c7_7282]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/h2_register[uxn_opcodes_h_l978_c8_9321]/stack_pointer_get[uxn_registers_h_l20_c34_5768]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/put2_stack[uxn_opcodes_h_l982_c3_4c5f]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/set[uxn_opcodes_h_l979_c9_76f8]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft2[uxn_opcodes_h_l1069_c39_1a77]/t_register[uxn_opcodes_h_l977_c7_8f96]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/n_register[uxn_opcodes_h_l963_c7_6596]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/put_stack[uxn_opcodes_h_l967_c3_0269]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/set[uxn_opcodes_h_l964_c9_49d1]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sft[uxn_opcodes_h_l1068_c39_2250]/t_register[uxn_opcodes_h_l962_c7_cd1f]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/n2_register[uxn_opcodes_h_l681_c8_8bf1]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/set[uxn_opcodes_h_l682_c9_7444]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta2[uxn_opcodes_h_l1049_c39_2b32]/t2_register[uxn_opcodes_h_l680_c8_e38c]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_data_get[uxn_registers_h_l16_c9_51ba]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/l_register[uxn_opcodes_h_l666_c7_7a59]/stack_pointer_get[uxn_registers_h_l16_c37_1364]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/set[uxn_opcodes_h_l667_c9_29c1]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sta[uxn_opcodes_h_l1048_c39_051e]/t2_register[uxn_opcodes_h_l665_c8_7fde]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/halt[uxn_stack_h_l279_c12_ef82]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_get[uxn_stack_h_l278_c6_4713]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_get_uxn_stack_h_l289_l288_DUPLICATE_1b4c/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/push2_stack[uxn_opcodes_h_l502_c10_bdf6]/stack_pointer_move[uxn_stack_h_l290_c3_d0c5]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/set[uxn_opcodes_h_l499_c9_3afa]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth2[uxn_opcodes_h_l1037_c39_3575]/t2_register[uxn_opcodes_h_l498_c8_189f]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/halt[uxn_stack_h_l302_c12_e3ff]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_get[uxn_stack_h_l301_c6_307f]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_get[uxn_stack_h_l310_c31_56db]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/push_stack[uxn_opcodes_h_l487_c10_a547]/stack_pointer_move[uxn_stack_h_l311_c3_e34b]/stack_pointer_get[uxn_stack_h_l230_c23_ef29]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/set[uxn_opcodes_h_l484_c9_342a]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sth[uxn_opcodes_h_l1036_c39_b171]/t_register[uxn_opcodes_h_l483_c7_9c48]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/h2_register[uxn_opcodes_h_l622_c8_fac3]/stack_pointer_get[uxn_registers_h_l20_c34_5768]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/pc_get[uxn_opcodes_h_l626_c9_46aa]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/set[uxn_opcodes_h_l623_c9_c921]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str2[uxn_opcodes_h_l1045_c39_ca6b]/t_register[uxn_opcodes_h_l621_c7_ebb6]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/n_register[uxn_opcodes_h_l606_c7_74d0]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/pc_get[uxn_opcodes_h_l610_c9_98e2]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/set[uxn_opcodes_h_l607_c9_473a]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_str[uxn_opcodes_h_l1044_c39_d36a]/t_register[uxn_opcodes_h_l605_c7_a495]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/peek2_stack[uxn_registers_h_l20_c9_2283]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/h2_register[uxn_opcodes_h_l561_c8_db9f]/stack_pointer_get[uxn_registers_h_l20_c34_5768]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/set[uxn_opcodes_h_l562_c9_19dd]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz2[uxn_opcodes_h_l1041_c39_c70c]/t_register[uxn_opcodes_h_l559_c7_e3f3]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/n_register[uxn_opcodes_h_l544_c7_81f3]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/set[uxn_opcodes_h_l546_c9_dcc4]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_stz[uxn_opcodes_h_l1040_c39_4e7a]/t_register[uxn_opcodes_h_l543_c7_3106]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/n2_register[uxn_opcodes_h_l796_c8_df5c]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/put2_stack[uxn_opcodes_h_l800_c3_47ba]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/set[uxn_opcodes_h_l797_c9_67a7]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub2[uxn_opcodes_h_l1057_c39_699e]/t2_register[uxn_opcodes_h_l795_c8_2fd7]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/n_register[uxn_opcodes_h_l781_c7_4d42]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/put_stack[uxn_opcodes_h_l785_c3_069e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/set[uxn_opcodes_h_l782_c9_5ef5]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_sub[uxn_opcodes_h_l1056_c39_9af1]/t_register[uxn_opcodes_h_l780_c7_87fc]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/peek2_stack[uxn_registers_h_l28_c9_c115]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/n2_register[uxn_opcodes_h_l165_c8_4c74]/stack_pointer_get[uxn_registers_h_l28_c34_ac89]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l169_c3_d01c]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/put2_stack[uxn_opcodes_h_l170_c3_25d6]/stack_pointer_get[uxn_stack_h_l350_c14_02a7]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/set[uxn_opcodes_h_l166_c9_2102]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_r[uxn_stack_h_l213_c26_321f]/stack_r_ram_update[uxn_stack_h_l186_c9_ed3d]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/peek2_stack[uxn_registers_h_l24_c9_3c3d]/stack_data_get2[uxn_stack_h_l241_c9_b682]/peek2_stack_w[uxn_stack_h_l211_c26_a27c]/stack_w_ram_update[uxn_stack_h_l182_c9_3e10]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp2[uxn_opcodes_h_l1015_c39_f047]/t2_register[uxn_opcodes_h_l164_c8_d6a4]/stack_pointer_get[uxn_registers_h_l24_c34_44cd]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_data_get[uxn_registers_h_l12_c9_b211]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/n_register[uxn_opcodes_h_l149_c7_b80b]/stack_pointer_get[uxn_registers_h_l12_c37_4aee]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l153_c3_225b]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/put_stack[uxn_opcodes_h_l154_c3_648e]/stack_pointer_get[uxn_stack_h_l343_c12_f4cb]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l321_c12_6aa4]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/pc_get[uxn_stack_h_l270_c28_124d]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/halt[uxn_stack_h_l330_c12_4e5d]/uxn_halt[uxn_stack_h_l270_c9_5424]/peek2_dev[uxn_stack_h_l249_c17_be7d]/device_ram_update[uxn_ram_device_h_l65_c9_57fe]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/set[uxn_opcodes_h_l150_c9_8968]/stack_pointer_get_uxn_stack_h_l320_l328_DUPLICATE_98b9/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_r[uxn_stack_h_l202_c26_d473]/stack_r_ram_update[uxn_stack_h_l169_c13_51ea]/stack_r_ram[uxn_stack_h_l101_c42_7233]/__vhdl__[uxn_stack_h_l26_c365_6334]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_data_get[uxn_registers_h_l8_c9_35a1]/peek_stack_w[uxn_stack_h_l200_c26_1127]/stack_w_ram_update[uxn_stack_h_l163_c13_3bca]/stack_w_ram[uxn_stack_h_l64_c42_3377]/__vhdl__[uxn_stack_h_l15_c365_cc7d]
uxn_eval/eval_opcode[uxn_c_l41_c11_6c76]/opc_swp[uxn_opcodes_h_l1014_c39_6057]/t_register[uxn_opcodes_h_l148_c7_96fb]/stack_pointer_get[uxn_registers_h_l8_c37_ca3d]/stack_ptr_ram_read[uxn_stack_h_l224_c9_cdc4]/stack_p_ram[uxn_stack_h_l128_c46_c09b]/__vhdl__[uxn_stack_h_l37_c333_6183]
uxn_eval/pc_add[uxn_c_l37_c3_c8e9]/prog_ctr_ram_read[uxn_pc_h_l64_c21_cd22]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/pc_get[uxn_c_l29_c7_2336]/prog_ctr_ram_read[uxn_pc_h_l59_c9_c058]/prog_ctr_ram[uxn_pc_h_l26_c48_7928]/__vhdl__[uxn_pc_h_l10_c341_bdf8]
uxn_eval/peek_dev[uxn_c_l31_c17_a5cc]/device_ram_update[uxn_ram_device_h_l56_c13_9a79]/device_ram[uxn_ram_device_h_l37_c40_a8b1]/__vhdl__[uxn_ram_device_h_l10_c361_5f4b]
uxn_eval/peek_ram[uxn_c_l36_c9_d714]/main_ram_update[uxn_ram_main_h_l68_c13_a059]/main_ram[uxn_ram_main_h_l36_c31_0cae]/__vhdl__[uxn_ram_main_h_l9_c353_d718]
uxn_eval/screen_ram_update[uxn_c_l44_c32_6ee9]/screen_ram[uxn_ram_screen_h_l36_c33_9762]/__vhdl__[uxn_ram_screen_h_l11_c361_972a]

