$date
	Fri Sep 01 23:34:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladd_tb $end
$var wire 1 ! s $end
$var wire 1 " y $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module add1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 5 ) t [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
1(
#10
1!
b1 )
0%
0(
1$
1'
#15
1"
b1001 )
0!
1%
1(
#20
0"
1!
b1 )
0%
0(
0$
0'
1#
1&
#25
1"
b10101 )
0!
1%
1(
#30
0!
b10010 )
0%
0(
1$
1'
#35
b11110 )
1!
1%
1(
