Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\CPEN391\CubeDriver\UART_comp_attemp\UART_comp.qsys --block-symbol-file --output-directory=C:\CPEN391\CubeDriver\UART_comp_attemp\UART_comp --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading UART_comp_attemp/UART_comp.qsys
Progress: Reading input file
Progress: Adding UART_custom_component_0 [UART_custom_component 1.0]
Progress: Parameterizing module UART_custom_component_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: UART_comp.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\CPEN391\CubeDriver\UART_comp_attemp\UART_comp.qsys --synthesis=VERILOG --output-directory=C:\CPEN391\CubeDriver\UART_comp_attemp\UART_comp\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading UART_comp_attemp/UART_comp.qsys
Progress: Reading input file
Progress: Adding UART_custom_component_0 [UART_custom_component 1.0]
Progress: Parameterizing module UART_custom_component_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: UART_comp.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver
Info: UART_comp: Generating UART_comp "UART_comp" for QUARTUS_SYNTH
Info: Interconnect is inserted between master UART_custom_component_0.avm_m0 and slave uart_0.s1 because the master has address signal 8 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master UART_custom_component_0.avm_m0 and slave uart_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: UART_custom_component_0: "UART_comp" instantiated UART_custom_component "UART_custom_component_0"
Info: uart_0: Starting RTL generation for module 'UART_comp_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=UART_comp_uart_0 --dir=C:/Users/ADINSS~1/AppData/Local/Temp/alt9436_8830699501547628254.dir/0011_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/ADINSS~1/AppData/Local/Temp/alt9436_8830699501547628254.dir/0011_uart_0_gen//UART_comp_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'UART_comp_uart_0'
Info: uart_0: "UART_comp" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "UART_comp" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "UART_comp" instantiated altera_reset_controller "rst_controller"
Info: UART_custom_component_0_avm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "UART_custom_component_0_avm_m0_translator"
Info: uart_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "uart_0_s1_translator"
Info: UART_custom_component_0_avm_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "UART_custom_component_0_avm_m0_agent"
Info: uart_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "uart_0_s1_agent"
Info: uart_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "uart_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/CPEN391/CubeDriver/UART_comp_attemp/UART_comp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: uart_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "uart_0_s1_cmd_width_adapter"
Info: Reusing file C:/CPEN391/CubeDriver/UART_comp_attemp/UART_comp/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: UART_comp: Done "UART_comp" with 18 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
