`timescale 1ns / 1ps

module phase_register(
    input CLK,
    input RST,
    input CE,
    input [23:0] phase_in,
    output [23:0] phase_out
    );
    
    
    
endmodule
