<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TwoAddressInstructionPass.cpp source code [llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='TwoAddressInstructionPass.cpp.html'>TwoAddressInstructionPass.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- TwoAddressInstructionPass.cpp - Two-Address instruction pass -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the TwoAddress instruction pass which is used</i></td></tr>
<tr><th id="10">10</th><td><i>// by most register allocators. Two-Address instructions are rewritten</i></td></tr>
<tr><th id="11">11</th><td><i>// from:</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//     A = B op C</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>// to:</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//     A = B</i></td></tr>
<tr><th id="18">18</th><td><i>//     A op= C</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// Note that if a register allocator chooses to use this pass, that it</i></td></tr>
<tr><th id="21">21</th><td><i>// has to be capable of handling the non-SSA nature of these rewritten</i></td></tr>
<tr><th id="22">22</th><td><i>// virtual registers.</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>// It is also worth noting that the duplicate operand of the two</i></td></tr>
<tr><th id="25">25</th><td><i>// address instruction is removed.</i></td></tr>
<tr><th id="26">26</th><td><i>//</i></td></tr>
<tr><th id="27">27</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/MC/MCInstrItineraries.h.html">"llvm/MC/MCInstrItineraries.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="62">62</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="63">63</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"twoaddressinstruction"</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumTwoAddressInstrs = {&quot;twoaddressinstruction&quot;, &quot;NumTwoAddressInstrs&quot;, &quot;Number of two-address instructions&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumTwoAddressInstrs" title='NumTwoAddressInstrs' data-ref="NumTwoAddressInstrs" data-ref-filename="NumTwoAddressInstrs">NumTwoAddressInstrs</dfn>, <q>"Number of two-address instructions"</q>);</td></tr>
<tr><th id="70">70</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumCommuted = {&quot;twoaddressinstruction&quot;, &quot;NumCommuted&quot;, &quot;Number of instructions commuted to coalesce&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCommuted" title='NumCommuted' data-ref="NumCommuted" data-ref-filename="NumCommuted">NumCommuted</dfn>        , <q>"Number of instructions commuted to coalesce"</q>);</td></tr>
<tr><th id="71">71</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumAggrCommuted = {&quot;twoaddressinstruction&quot;, &quot;NumAggrCommuted&quot;, &quot;Number of instructions aggressively commuted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumAggrCommuted" title='NumAggrCommuted' data-ref="NumAggrCommuted" data-ref-filename="NumAggrCommuted">NumAggrCommuted</dfn>    , <q>"Number of instructions aggressively commuted"</q>);</td></tr>
<tr><th id="72">72</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumConvertedTo3Addr = {&quot;twoaddressinstruction&quot;, &quot;NumConvertedTo3Addr&quot;, &quot;Number of instructions promoted to 3-address&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConvertedTo3Addr" title='NumConvertedTo3Addr' data-ref="NumConvertedTo3Addr" data-ref-filename="NumConvertedTo3Addr">NumConvertedTo3Addr</dfn>, <q>"Number of instructions promoted to 3-address"</q>);</td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumReSchedUps = {&quot;twoaddressinstruction&quot;, &quot;NumReSchedUps&quot;, &quot;Number of instructions re-scheduled up&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReSchedUps" title='NumReSchedUps' data-ref="NumReSchedUps" data-ref-filename="NumReSchedUps">NumReSchedUps</dfn>,       <q>"Number of instructions re-scheduled up"</q>);</td></tr>
<tr><th id="74">74</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumReSchedDowns = {&quot;twoaddressinstruction&quot;, &quot;NumReSchedDowns&quot;, &quot;Number of instructions re-scheduled down&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumReSchedDowns" title='NumReSchedDowns' data-ref="NumReSchedDowns" data-ref-filename="NumReSchedDowns">NumReSchedDowns</dfn>,     <q>"Number of instructions re-scheduled down"</q>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i  data-doc="EnableRescheduling">// Temporary flag to disable rescheduling.</i></td></tr>
<tr><th id="77">77</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="78">78</th><td><dfn class="tu decl def" id="EnableRescheduling" title='EnableRescheduling' data-type='cl::opt&lt;bool&gt;' data-ref="EnableRescheduling" data-ref-filename="EnableRescheduling">EnableRescheduling</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"twoaddr-reschedule"</q>,</td></tr>
<tr><th id="79">79</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Coalesce copies by rescheduling (default=true)"</q>),</td></tr>
<tr><th id="80">80</th><td>                   <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i  data-doc="MaxDataFlowEdge">// Limit the number of dataflow edges to traverse when evaluating the benefit</i></td></tr>
<tr><th id="83">83</th><td><i  data-doc="MaxDataFlowEdge">// of commuting operands.</i></td></tr>
<tr><th id="84">84</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="MaxDataFlowEdge" title='MaxDataFlowEdge' data-type='cl::opt&lt;unsigned int&gt;' data-ref="MaxDataFlowEdge" data-ref-filename="MaxDataFlowEdge">MaxDataFlowEdge</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="85">85</th><td>    <q>"dataflow-edge-limit"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>3</var>),</td></tr>
<tr><th id="86">86</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum number of dataflow edges to traverse when evaluating "</q></td></tr>
<tr><th id="87">87</th><td>             <q>"the benefit of commuting operands"</q>));</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><b>namespace</b> {</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</dfn>;</td></tr>
<tr><th id="93">93</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</dfn>;</td></tr>
<tr><th id="94">94</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</dfn>;</td></tr>
<tr><th id="95">95</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-type='const llvm::InstrItineraryData *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..InstrItins">InstrItins</dfn>;</td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</dfn>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-type='llvm::LiveVariables *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</dfn>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis" data-ref-filename="llvm..AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-type='llvm::AliasAnalysis *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..AA">AA</dfn>;</td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">CodeGenOpt::</span><a class="type" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level" data-ref-filename="llvm..CodeGenOpt..Level">Level</a> <dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-type='CodeGenOpt::Level' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..OptLevel">OptLevel</dfn>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::MBB">// The current basic block being processed.</i></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</dfn>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap">// Keep track the distance of a MI from the start of the current basic block.</i></td></tr>
<tr><th id="106">106</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-type='DenseMap&lt;llvm::MachineInstr *, unsigned int&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::Processed">// Set of already processed instructions in the current block.</i></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..Processed">Processed</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">// A map from virtual registers to physical registers which are likely targets</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">  // to be coalesced to due to copies from physical registers to virtual</i></td></tr>
<tr><th id="113">113</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap">  // registers. e.g. v1024 = move r0.</i></td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-type='DenseMap&lt;llvm::Register, llvm::Register&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">// A map from virtual registers to physical registers which are likely targets</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">  // to be coalesced to due to copies to physical registers from virtual</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap">  // registers. e.g. r1 = move v1024.</i></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-type='DenseMap&lt;llvm::Register, llvm::Register&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain(llvm::Register FromReg, llvm::Register ToReg, int Maxlen)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">isRevCopyChain</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1FromReg" title='FromReg' data-type='llvm::Register' data-ref="1FromReg" data-ref-filename="1FromReg">FromReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="2ToReg" title='ToReg' data-type='llvm::Register' data-ref="2ToReg" data-ref-filename="2ToReg">ToReg</dfn>, <em>int</em> <dfn class="local col3 decl" id="3Maxlen" title='Maxlen' data-type='int' data-ref="3Maxlen" data-ref-filename="3Maxlen">Maxlen</dfn>);</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef(llvm::Register Reg, unsigned int Dist, unsigned int &amp; LastDef)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">noUseAfterLastDef</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="4Reg" title='Reg' data-type='llvm::Register' data-ref="4Reg" data-ref-filename="4Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Dist" title='Dist' data-type='unsigned int' data-ref="5Dist" data-ref-filename="5Dist">Dist</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="6LastDef" title='LastDef' data-type='unsigned int &amp;' data-ref="6LastDef" data-ref-filename="6LastDef">LastDef</dfn>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute(llvm::Register RegA, llvm::Register RegB, llvm::Register RegC, llvm::MachineInstr * MI, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj">isProfitableToCommute</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="7RegA" title='RegA' data-type='llvm::Register' data-ref="7RegA" data-ref-filename="7RegA">RegA</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="8RegB" title='RegB' data-type='llvm::Register' data-ref="8RegB" data-ref-filename="8RegB">RegB</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="9RegC" title='RegC' data-type='llvm::Register' data-ref="9RegC" data-ref-filename="9RegC">RegC</dfn>,</td></tr>
<tr><th id="126">126</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr *' data-ref="10MI" data-ref-filename="10MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="11Dist" title='Dist' data-type='unsigned int' data-ref="11Dist" data-ref-filename="11Dist">Dist</dfn>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::commuteInstruction(llvm::MachineInstr * MI, unsigned int DstIdx, unsigned int RegBIdx, unsigned int RegCIdx, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr *' data-ref="12MI" data-ref-filename="12MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13DstIdx" title='DstIdx' data-type='unsigned int' data-ref="13DstIdx" data-ref-filename="13DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="129">129</th><td>                          <em>unsigned</em> <dfn class="local col4 decl" id="14RegBIdx" title='RegBIdx' data-type='unsigned int' data-ref="14RegBIdx" data-ref-filename="14RegBIdx">RegBIdx</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="15RegCIdx" title='RegCIdx' data-type='unsigned int' data-ref="15RegCIdx" data-ref-filename="15RegCIdx">RegCIdx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16Dist" title='Dist' data-type='unsigned int' data-ref="16Dist" data-ref-filename="16Dist">Dist</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr(llvm::Register RegA, llvm::Register RegB)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_">isProfitableToConv3Addr</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="17RegA" title='RegA' data-type='llvm::Register' data-ref="17RegA" data-ref-filename="17RegA">RegA</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="18RegB" title='RegB' data-type='llvm::Register' data-ref="18RegB" data-ref-filename="18RegB">RegB</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register RegA, llvm::Register RegB, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j">convertInstTo3Addr</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="19mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="19mi" data-ref-filename="19mi">mi</dfn>,</td></tr>
<tr><th id="134">134</th><td>                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="20nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="20nmi" data-ref-filename="20nmi">nmi</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="21RegA" title='RegA' data-type='llvm::Register' data-ref="21RegA" data-ref-filename="21RegA">RegA</dfn>,</td></tr>
<tr><th id="135">135</th><td>                          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="22RegB" title='RegB' data-type='llvm::Register' data-ref="22RegB" data-ref-filename="22RegB">RegB</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23Dist" title='Dist' data-type='unsigned int' data-ref="23Dist" data-ref-filename="23Dist">Dist</dfn>);</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isDefTooClose(llvm::Register Reg, unsigned int Dist, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE">isDefTooClose</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='llvm::Register' data-ref="24Reg" data-ref-filename="24Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25Dist" title='Dist' data-type='unsigned int' data-ref="25Dist" data-ref-filename="25Dist">Dist</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr *' data-ref="26MI" data-ref-filename="26MI">MI</dfn>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleMIBelowKill</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="27mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="27mi" data-ref-filename="27mi">mi</dfn>,</td></tr>
<tr><th id="140">140</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="28nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="28nmi" data-ref-filename="28nmi">nmi</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="29Reg" title='Reg' data-type='llvm::Register' data-ref="29Reg" data-ref-filename="29Reg">Reg</dfn>);</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleKillAboveMI</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="30mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="30mi" data-ref-filename="30mi">mi</dfn>,</td></tr>
<tr><th id="142">142</th><td>                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="31nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="31nmi" data-ref-filename="31nmi">nmi</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="32Reg" title='Reg' data-type='llvm::Register' data-ref="32Reg" data-ref-filename="32Reg">Reg</dfn>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int SrcIdx, unsigned int DstIdx, unsigned int Dist, bool shouldOnlyCommute)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="33mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="33mi" data-ref-filename="33mi">mi</dfn>,</td></tr>
<tr><th id="145">145</th><td>                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="34nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="34nmi" data-ref-filename="34nmi">nmi</dfn>,</td></tr>
<tr><th id="146">146</th><td>                               <em>unsigned</em> <dfn class="local col5 decl" id="35SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="35SrcIdx" data-ref-filename="35SrcIdx">SrcIdx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="36DstIdx" title='DstIdx' data-type='unsigned int' data-ref="36DstIdx" data-ref-filename="36DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="147">147</th><td>                               <em>unsigned</em> <dfn class="local col7 decl" id="37Dist" title='Dist' data-type='unsigned int' data-ref="37Dist" data-ref-filename="37Dist">Dist</dfn>, <em>bool</em> <dfn class="local col8 decl" id="38shouldOnlyCommute" title='shouldOnlyCommute' data-type='bool' data-ref="38shouldOnlyCommute" data-ref-filename="38shouldOnlyCommute">shouldOnlyCommute</dfn>);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute(llvm::MachineInstr * MI, unsigned int DstOpIdx, unsigned int BaseOpIdx, bool BaseOpKilled, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI" data-ref-filename="39MI">MI</dfn>,</td></tr>
<tr><th id="150">150</th><td>                             <em>unsigned</em> <dfn class="local col0 decl" id="40DstOpIdx" title='DstOpIdx' data-type='unsigned int' data-ref="40DstOpIdx" data-ref-filename="40DstOpIdx">DstOpIdx</dfn>,</td></tr>
<tr><th id="151">151</th><td>                             <em>unsigned</em> <dfn class="local col1 decl" id="41BaseOpIdx" title='BaseOpIdx' data-type='unsigned int' data-ref="41BaseOpIdx" data-ref-filename="41BaseOpIdx">BaseOpIdx</dfn>,</td></tr>
<tr><th id="152">152</th><td>                             <em>bool</em> <dfn class="local col2 decl" id="42BaseOpKilled" title='BaseOpKilled' data-type='bool' data-ref="42BaseOpKilled" data-ref-filename="42BaseOpKilled">BaseOpKilled</dfn>,</td></tr>
<tr><th id="153">153</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="43Dist" title='Dist' data-type='unsigned int' data-ref="43Dist" data-ref-filename="43Dist">Dist</dfn>);</td></tr>
<tr><th id="154">154</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-type='void (anonymous namespace)::TwoAddressInstructionPass::scanUses(llvm::Register DstReg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">scanUses</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44DstReg" title='DstReg' data-type='llvm::Register' data-ref="44DstReg" data-ref-filename="44DstReg">DstReg</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processCopy(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45MI" title='MI' data-type='llvm::MachineInstr *' data-ref="45MI" data-ref-filename="45MI">MI</dfn>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedPairList">TiedPairList</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <var>4</var>&gt;;</td></tr>
<tr><th id="159">159</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedOperandMap">TiedOperandMap</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap" data-ref-filename="llvm..SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedPairList">TiedPairList</a>&gt;;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands(llvm::MachineInstr * MI, (anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr *' data-ref="46MI" data-ref-filename="46MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedOperandMap">TiedOperandMap</a>&amp;);</td></tr>
<tr><th id="162">162</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processTiedPairs(llvm::MachineInstr * MI, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList &amp; , unsigned int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="47MI" title='MI' data-type='llvm::MachineInstr *' data-ref="47MI" data-ref-filename="47MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedPairList">TiedPairList</a>&amp;, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="48Dist" title='Dist' data-type='unsigned int &amp;' data-ref="48Dist" data-ref-filename="48Dist">Dist</dfn>);</td></tr>
<tr><th id="163">163</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-type='void (anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence(MachineBasicBlock::iterator &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a>&amp;);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><b>public</b>:</td></tr>
<tr><th id="166">166</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-type='char' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::TwoAddressInstructionPass::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev" title='(anonymous namespace)::TwoAddressInstructionPass::TwoAddressInstructionPass' data-type='void (anonymous namespace)::TwoAddressInstructionPass::TwoAddressInstructionPass()' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev">TwoAddressInstructionPass</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..ID">ID</a>) {</td></tr>
<tr><th id="169">169</th><td>    <a class="ref fn" href="#197" title='llvm::initializeTwoAddressInstructionPassPass' data-ref="_ZN4llvm39initializeTwoAddressInstructionPassPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm39initializeTwoAddressInstructionPassPassERNS_12PassRegistryE">initializeTwoAddressInstructionPassPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::TwoAddressInstructionPass::getAnalysisUsage' data-type='void (anonymous namespace)::TwoAddressInstructionPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_125TwoAddressInstructionPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="49AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="49AU" data-ref-filename="49AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="173">173</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="174">174</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" title='llvm::AnalysisUsage::addUsedIfAvailable' data-ref="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" data-ref-filename="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv">addUsedIfAvailable</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="175">175</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" title='llvm::AnalysisUsage::addUsedIfAvailable' data-ref="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv" data-ref-filename="_ZN4llvm13AnalysisUsage18addUsedIfAvailableEv">addUsedIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="176">176</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="177">177</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes" data-ref-filename="llvm..SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="178">178</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="179">179</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc" data-ref-filename="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineLoopInfoID" title='llvm::MachineLoopInfoID' data-ref="llvm::MachineLoopInfoID" data-ref-filename="llvm..MachineLoopInfoID">MachineLoopInfoID</a></span>);</td></tr>
<tr><th id="180">180</th><td>    <a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc" data-ref-filename="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID" data-ref-filename="llvm..MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col9 ref" href="#49AU" title='AU' data-ref="49AU" data-ref-filename="49AU">AU</a></span>);</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Pass entry point.</i></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction(llvm::MachineFunction &amp; )' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>&amp;) override;</td></tr>
<tr><th id="186">186</th><td>};</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-type='char' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::TwoAddressInstructionPassID" title='llvm::TwoAddressInstructionPassID' data-ref="llvm::TwoAddressInstructionPassID" data-ref-filename="llvm..TwoAddressInstructionPassID">TwoAddressInstructionPassID</dfn> = <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<a class="tu ref" href="#(anonymousnamespace)::TwoAddressInstructionPass::ID" title='(anonymous namespace)::TwoAddressInstructionPass::ID' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::ID" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..ID">ID</a>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#51" title="static void *initializeTwoAddressInstructionPassPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(TwoAddressInstructionPass, DEBUG_TYPE,</td></tr>
<tr><th id="195">195</th><td>                <q>"Two-Address instruction pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="196">196</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="197">197</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Two-Address instruction pass&quot;, &quot;twoaddressinstruction&quot;, &amp;TwoAddressInstructionPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;TwoAddressInstructionPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeTwoAddressInstructionPassPassFlag; void llvm::initializeTwoAddressInstructionPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeTwoAddressInstructionPassPassFlag, initializeTwoAddressInstructionPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>, <a class="macro" href="#67" title="&quot;twoaddressinstruction&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="198">198</th><td>                <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Two-Address instruction pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>static</em> <em>bool</em> <a class="tu decl fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-type='bool isPlainlyKilled(llvm::MachineInstr * MI, llvm::Register Reg, llvm::LiveIntervals * LIS)' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI" data-ref-filename="50MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="51Reg" title='Reg' data-type='llvm::Register' data-ref="51Reg" data-ref-filename="51Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col2 decl" id="52LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="52LIS" data-ref-filename="52LIS">LIS</dfn>);</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><i class="doc" data-doc="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE">/// Return the MachineInstr* if it is the single def of the Reg in current BB.</i></td></tr>
<tr><th id="203">203</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE" title='getSingleDef' data-type='llvm::MachineInstr * getSingleDef(llvm::Register Reg, llvm::MachineBasicBlock * BB, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE">getSingleDef</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="53Reg" title='Reg' data-type='llvm::Register' data-ref="53Reg" data-ref-filename="53Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="54BB" data-ref-filename="54BB">BB</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="55MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="55MRI" data-ref-filename="55MRI">MRI</dfn>) {</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56Ret" title='Ret' data-type='llvm::MachineInstr *' data-ref="56Ret" data-ref-filename="56Ret">Ret</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="206">206</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="57DefMI" data-ref-filename="57DefMI">DefMI</dfn> : <a class="local col5 ref" href="#55MRI" title='MRI' data-ref="55MRI" data-ref-filename="55MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#53Reg" title='Reg' data-ref="53Reg" data-ref-filename="53Reg">Reg</a>)) {</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI" data-ref-filename="57DefMI">DefMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#54BB" title='BB' data-ref="54BB" data-ref-filename="54BB">BB</a> || <a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI" data-ref-filename="57DefMI">DefMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="208">208</th><td>      <b>continue</b>;</td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (!<a class="local col6 ref" href="#56Ret" title='Ret' data-ref="56Ret" data-ref-filename="56Ret">Ret</a>)</td></tr>
<tr><th id="210">210</th><td>      <a class="local col6 ref" href="#56Ret" title='Ret' data-ref="56Ret" data-ref-filename="56Ret">Ret</a> = &amp;<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI" data-ref-filename="57DefMI">DefMI</a>;</td></tr>
<tr><th id="211">211</th><td>    <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56Ret" title='Ret' data-ref="56Ret" data-ref-filename="56Ret">Ret</a> != &amp;<a class="local col7 ref" href="#57DefMI" title='DefMI' data-ref="57DefMI" data-ref-filename="57DefMI">DefMI</a>)</td></tr>
<tr><th id="212">212</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="213">213</th><td>  }</td></tr>
<tr><th id="214">214</th><td>  <b>return</b> <a class="local col6 ref" href="#56Ret" title='Ret' data-ref="56Ret" data-ref-filename="56Ret">Ret</a>;</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// Check if there is a reversed copy chain from FromReg to ToReg:</i></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// %Tmp1 = copy %Tmp2;</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// %FromReg = copy %Tmp1;</i></td></tr>
<tr><th id="220">220</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// %ToReg = add %FromReg ...</i></td></tr>
<tr><th id="221">221</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// %Tmp2 = copy %ToReg;</i></td></tr>
<tr><th id="222">222</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// MaxLen specifies the maximum length of the copy chain the func</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">/// can walk through.</i></td></tr>
<tr><th id="224">224</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain(llvm::Register FromReg, llvm::Register ToReg, int Maxlen)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">isRevCopyChain</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="58FromReg" title='FromReg' data-type='llvm::Register' data-ref="58FromReg" data-ref-filename="58FromReg">FromReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="59ToReg" title='ToReg' data-type='llvm::Register' data-ref="59ToReg" data-ref-filename="59ToReg">ToReg</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                               <em>int</em> <dfn class="local col0 decl" id="60Maxlen" title='Maxlen' data-type='int' data-ref="60Maxlen" data-ref-filename="60Maxlen">Maxlen</dfn>) {</td></tr>
<tr><th id="226">226</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="61TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="61TmpReg" data-ref-filename="61TmpReg">TmpReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#58FromReg" title='FromReg' data-ref="58FromReg" data-ref-filename="58FromReg">FromReg</a>;</td></tr>
<tr><th id="227">227</th><td>  <b>for</b> (<em>int</em> <dfn class="local col2 decl" id="62i" title='i' data-type='int' data-ref="62i" data-ref-filename="62i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#62i" title='i' data-ref="62i" data-ref-filename="62i">i</a> &lt; <a class="local col0 ref" href="#60Maxlen" title='Maxlen' data-ref="60Maxlen" data-ref-filename="60Maxlen">Maxlen</a>; <a class="local col2 ref" href="#62i" title='i' data-ref="62i" data-ref-filename="62i">i</a>++) {</td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63Def" title='Def' data-type='llvm::MachineInstr *' data-ref="63Def" data-ref-filename="63Def">Def</dfn> = <a class="tu ref fn" href="#_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE" title='getSingleDef' data-use='c' data-ref="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12getSingleDefN4llvm8RegisterEPNS_17MachineBasicBlockEPKNS_19MachineRegisterInfoE">getSingleDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#61TmpReg" title='TmpReg' data-ref="61TmpReg" data-ref-filename="61TmpReg">TmpReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>);</td></tr>
<tr><th id="229">229</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63Def" title='Def' data-ref="63Def" data-ref-filename="63Def">Def</a> || !<a class="local col3 ref" href="#63Def" title='Def' data-ref="63Def" data-ref-filename="63Def">Def</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="230">230</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <a class="local col1 ref" href="#61TmpReg" title='TmpReg' data-ref="61TmpReg" data-ref-filename="61TmpReg">TmpReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col3 ref" href="#63Def" title='Def' data-ref="63Def" data-ref-filename="63Def">Def</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (<a class="local col1 ref" href="#61TmpReg" title='TmpReg' data-ref="61TmpReg" data-ref-filename="61TmpReg">TmpReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col9 ref" href="#59ToReg" title='ToReg' data-ref="59ToReg" data-ref-filename="59ToReg">ToReg</a>)</td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">/// Return true if there are no intervening uses between the last instruction</i></td></tr>
<tr><th id="241">241</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">/// in the MBB that defines the specified register and the two-address</i></td></tr>
<tr><th id="242">242</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">/// instruction which is being processed. It also returns the last def location</i></td></tr>
<tr><th id="243">243</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">/// by reference.</i></td></tr>
<tr><th id="244">244</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef(llvm::Register Reg, unsigned int Dist, unsigned int &amp; LastDef)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">noUseAfterLastDef</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='llvm::Register' data-ref="64Reg" data-ref-filename="64Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65Dist" title='Dist' data-type='unsigned int' data-ref="65Dist" data-ref-filename="65Dist">Dist</dfn>,</td></tr>
<tr><th id="245">245</th><td>                                                  <em>unsigned</em> &amp;<dfn class="local col6 decl" id="66LastDef" title='LastDef' data-type='unsigned int &amp;' data-ref="66LastDef" data-ref-filename="66LastDef">LastDef</dfn>) {</td></tr>
<tr><th id="246">246</th><td>  <a class="local col6 ref" href="#66LastDef" title='LastDef' data-ref="66LastDef" data-ref-filename="66LastDef">LastDef</a> = <var>0</var>;</td></tr>
<tr><th id="247">247</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67LastUse" title='LastUse' data-type='unsigned int' data-ref="67LastUse" data-ref-filename="67LastUse">LastUse</dfn> = <a class="local col5 ref" href="#65Dist" title='Dist' data-ref="65Dist" data-ref-filename="65Dist">Dist</a>;</td></tr>
<tr><th id="248">248</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="68MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="68MO" data-ref-filename="68MO">MO</dfn> : <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12reg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12reg_operandsENS_8RegisterE">reg_operands</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg" data-ref-filename="64Reg">Reg</a>)) {</td></tr>
<tr><th id="249">249</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr *' data-ref="69MI" data-ref-filename="69MI">MI</dfn> = <a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO" data-ref-filename="68MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="250">250</th><td>    <b>if</b> (<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a> || <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="251">251</th><td>      <b>continue</b>;</td></tr>
<tr><th id="252">252</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..MachineInstr*,unsignedint,llvm..DenseMapInfo{llvm..MachineInstr*},llvm..detail..DenseMapPair{llvm..MachineInst13209370">iterator</a> <dfn class="local col0 decl" id="70DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="70DI" data-ref-filename="70DI">DI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>);</td></tr>
<tr><th id="253">253</th><td>    <b>if</b> (<a class="local col0 ref" href="#70DI" title='DI' data-ref="70DI" data-ref-filename="70DI">DI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="254">254</th><td>      <b>continue</b>;</td></tr>
<tr><th id="255">255</th><td>    <b>if</b> (<a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO" data-ref-filename="68MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col0 ref" href="#70DI" title='DI' data-ref="70DI" data-ref-filename="70DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> &lt; <a class="local col7 ref" href="#67LastUse" title='LastUse' data-ref="67LastUse" data-ref-filename="67LastUse">LastUse</a>)</td></tr>
<tr><th id="256">256</th><td>      <a class="local col7 ref" href="#67LastUse" title='LastUse' data-ref="67LastUse" data-ref-filename="67LastUse">LastUse</a> = <a class="local col0 ref" href="#70DI" title='DI' data-ref="70DI" data-ref-filename="70DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="257">257</th><td>    <b>if</b> (<a class="local col8 ref" href="#68MO" title='MO' data-ref="68MO" data-ref-filename="68MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col0 ref" href="#70DI" title='DI' data-ref="70DI" data-ref-filename="70DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> &gt; <a class="local col6 ref" href="#66LastDef" title='LastDef' data-ref="66LastDef" data-ref-filename="66LastDef">LastDef</a>)</td></tr>
<tr><th id="258">258</th><td>      <a class="local col6 ref" href="#66LastDef" title='LastDef' data-ref="66LastDef" data-ref-filename="66LastDef">LastDef</a> = <a class="local col0 ref" href="#70DI" title='DI' data-ref="70DI" data-ref-filename="70DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="259">259</th><td>  }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <b>return</b> !(<a class="local col7 ref" href="#67LastUse" title='LastUse' data-ref="67LastUse" data-ref-filename="67LastUse">LastUse</a> &gt; <a class="local col6 ref" href="#66LastDef" title='LastDef' data-ref="66LastDef" data-ref-filename="66LastDef">LastDef</a> &amp;&amp; <a class="local col7 ref" href="#67LastUse" title='LastUse' data-ref="67LastUse" data-ref-filename="67LastUse">LastUse</a> &lt; <a class="local col5 ref" href="#65Dist" title='Dist' data-ref="65Dist" data-ref-filename="65Dist">Dist</a>);</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">/// Return true if the specified MI is a copy instruction or an extract_subreg</i></td></tr>
<tr><th id="265">265</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">/// instruction. It also returns the source and destination registers and</i></td></tr>
<tr><th id="266">266</th><td><i class="doc" data-doc="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">/// whether they are physical registers by reference.</i></td></tr>
<tr><th id="267">267</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" title='isCopyToReg' data-type='bool isCopyToReg(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo * TII, llvm::Register &amp; SrcReg, llvm::Register &amp; DstReg, bool &amp; IsSrcPhys, bool &amp; IsDstPhys)' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" data-ref-filename="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">isCopyToReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="71MI" data-ref-filename="71MI">MI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="72TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="72TII" data-ref-filename="72TII">TII</dfn>,</td></tr>
<tr><th id="268">268</th><td>                        <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="73SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="73SrcReg" data-ref-filename="73SrcReg">SrcReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="74DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="74DstReg" data-ref-filename="74DstReg">DstReg</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="75IsSrcPhys" title='IsSrcPhys' data-type='bool &amp;' data-ref="75IsSrcPhys" data-ref-filename="75IsSrcPhys">IsSrcPhys</dfn>,</td></tr>
<tr><th id="269">269</th><td>                        <em>bool</em> &amp;<dfn class="local col6 decl" id="76IsDstPhys" title='IsDstPhys' data-type='bool &amp;' data-ref="76IsDstPhys" data-ref-filename="76IsDstPhys">IsDstPhys</dfn>) {</td></tr>
<tr><th id="270">270</th><td>  <a class="local col3 ref" href="#73SrcReg" title='SrcReg' data-ref="73SrcReg" data-ref-filename="73SrcReg">SrcReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="271">271</th><td>  <a class="local col4 ref" href="#74DstReg" title='DstReg' data-ref="74DstReg" data-ref-filename="74DstReg">DstReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="273">273</th><td>    <a class="local col4 ref" href="#74DstReg" title='DstReg' data-ref="74DstReg" data-ref-filename="74DstReg">DstReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="274">274</th><td>    <a class="local col3 ref" href="#73SrcReg" title='SrcReg' data-ref="73SrcReg" data-ref-filename="73SrcReg">SrcReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="275">275</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>() || <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isSubregToRegEv" title='llvm::MachineInstr::isSubregToReg' data-ref="_ZNK4llvm12MachineInstr13isSubregToRegEv" data-ref-filename="_ZNK4llvm12MachineInstr13isSubregToRegEv">isSubregToReg</a>()) {</td></tr>
<tr><th id="276">276</th><td>    <a class="local col4 ref" href="#74DstReg" title='DstReg' data-ref="74DstReg" data-ref-filename="74DstReg">DstReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="277">277</th><td>    <a class="local col3 ref" href="#73SrcReg" title='SrcReg' data-ref="73SrcReg" data-ref-filename="73SrcReg">SrcReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col1 ref" href="#71MI" title='MI' data-ref="71MI" data-ref-filename="71MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="278">278</th><td>  } <b>else</b> {</td></tr>
<tr><th id="279">279</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <a class="local col5 ref" href="#75IsSrcPhys" title='IsSrcPhys' data-ref="75IsSrcPhys" data-ref-filename="75IsSrcPhys">IsSrcPhys</a> = <a class="local col3 ref" href="#73SrcReg" title='SrcReg' data-ref="73SrcReg" data-ref-filename="73SrcReg">SrcReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>();</td></tr>
<tr><th id="283">283</th><td>  <a class="local col6 ref" href="#76IsDstPhys" title='IsDstPhys' data-ref="76IsDstPhys" data-ref-filename="76IsDstPhys">IsDstPhys</a> = <a class="local col4 ref" href="#74DstReg" title='DstReg' data-ref="74DstReg" data-ref-filename="74DstReg">DstReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>();</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">/// Test if the given register value, which is used by the</i></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">/// given instruction, is killed by the given instruction.</i></td></tr>
<tr><th id="289">289</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-type='bool isPlainlyKilled(llvm::MachineInstr * MI, llvm::Register Reg, llvm::LiveIntervals * LIS)' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="77MI" title='MI' data-type='llvm::MachineInstr *' data-ref="77MI" data-ref-filename="77MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="78Reg" title='Reg' data-type='llvm::Register' data-ref="78Reg" data-ref-filename="78Reg">Reg</dfn>,</td></tr>
<tr><th id="290">290</th><td>                            <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col9 decl" id="79LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="79LIS" data-ref-filename="79LIS">LIS</dfn>) {</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (<a class="local col9 ref" href="#79LIS" title='LIS' data-ref="79LIS" data-ref-filename="79LIS">LIS</a> &amp;&amp; <a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; !<a class="local col9 ref" href="#79LIS" title='LIS' data-ref="79LIS" data-ref-filename="79LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI" data-ref-filename="77MI">MI</a>)) {</td></tr>
<tr><th id="292">292</th><td>    <i>// FIXME: Sometimes tryInstructionTransform() will add instructions and</i></td></tr>
<tr><th id="293">293</th><td><i>    // test whether they can be folded before keeping them. In this case it</i></td></tr>
<tr><th id="294">294</th><td><i>    // sets a kill before recursively calling tryInstructionTransform() again.</i></td></tr>
<tr><th id="295">295</th><td><i>    // If there is no interval available, we assume that this instruction is</i></td></tr>
<tr><th id="296">296</th><td><i>    // one of those. A kill flag is manually inserted on the operand so the</i></td></tr>
<tr><th id="297">297</th><td><i>    // check below will handle it.</i></td></tr>
<tr><th id="298">298</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="80LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="80LI" data-ref-filename="80LI">LI</dfn> = <a class="local col9 ref" href="#79LIS" title='LIS' data-ref="79LIS" data-ref-filename="79LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>);</td></tr>
<tr><th id="299">299</th><td>    <i>// This is to match the kill flag version where undefs don't have kill</i></td></tr>
<tr><th id="300">300</th><td><i>    // flags.</i></td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="local col0 ref" href="#80LI" title='LI' data-ref="80LI" data-ref-filename="80LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange18hasAtLeastOneValueEv" title='llvm::LiveRange::hasAtLeastOneValue' data-ref="_ZNK4llvm9LiveRange18hasAtLeastOneValueEv" data-ref-filename="_ZNK4llvm9LiveRange18hasAtLeastOneValueEv">hasAtLeastOneValue</a>())</td></tr>
<tr><th id="302">302</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="81useIdx" title='useIdx' data-type='llvm::SlotIndex' data-ref="81useIdx" data-ref-filename="81useIdx">useIdx</dfn> = <a class="local col9 ref" href="#79LIS" title='LIS' data-ref="79LIS" data-ref-filename="79LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI" data-ref-filename="77MI">MI</a>);</td></tr>
<tr><th id="305">305</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator" data-ref-filename="llvm..LiveRange..const_iterator">const_iterator</a> <dfn class="local col2 decl" id="82I" title='I' data-type='LiveInterval::const_iterator' data-ref="82I" data-ref-filename="82I">I</dfn> = <a class="local col0 ref" href="#80LI" title='LI' data-ref="80LI" data-ref-filename="80LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#81useIdx" title='useIdx' data-ref="81useIdx" data-ref-filename="81useIdx">useIdx</a>);</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I != LI.end() &amp;&amp; <q>"Reg must be live-in to use."</q>);</td></tr>
<tr><th id="307">307</th><td>    <b>return</b> !<a class="local col2 ref" href="#82I" title='I' data-ref="82I" data-ref-filename="82I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>.<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isBlockEv" title='llvm::SlotIndex::isBlock' data-ref="_ZNK4llvm9SlotIndex7isBlockEv" data-ref-filename="_ZNK4llvm9SlotIndex7isBlockEv">isBlock</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a>::<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_" data-ref-filename="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#82I" title='I' data-ref="82I" data-ref-filename="82I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#81useIdx" title='useIdx' data-ref="81useIdx" data-ref-filename="81useIdx">useIdx</a>);</td></tr>
<tr><th id="308">308</th><td>  }</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <b>return</b> <a class="local col7 ref" href="#77MI" title='MI' data-ref="77MI" data-ref-filename="77MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#78Reg" title='Reg' data-ref="78Reg" data-ref-filename="78Reg">Reg</a>);</td></tr>
<tr><th id="311">311</th><td>}</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// Test if the given register value, which is used by the given</i></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// instruction, is killed by the given instruction. This looks through</i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// coalescable copies to see if the original value is potentially not killed.</i></td></tr>
<tr><th id="316">316</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="317">317</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// For example, in this code:</i></td></tr>
<tr><th id="318">318</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="319">319</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1034 = copy %reg1024</i></td></tr>
<tr><th id="320">320</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1035 = copy killed %reg1025</i></td></tr>
<tr><th id="321">321</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///   %reg1036 = add killed %reg1034, killed %reg1035</i></td></tr>
<tr><th id="322">322</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="323">323</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// %reg1034 is not considered to be killed, since it is copied from a</i></td></tr>
<tr><th id="324">324</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// register which is not killed. Treating it as not killed lets the</i></td></tr>
<tr><th id="325">325</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// normal heuristics commute the (two-address) add, which lets</i></td></tr>
<tr><th id="326">326</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// coalescing eliminate the extra copy.</i></td></tr>
<tr><th id="327">327</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">///</i></td></tr>
<tr><th id="328">328</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// If allowFalsePositives is true then likely kills are treated as kills even</i></td></tr>
<tr><th id="329">329</th><td><i class="doc" data-doc="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">/// if it can't be proven that they are kills.</i></td></tr>
<tr><th id="330">330</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-type='bool isKilled(llvm::MachineInstr &amp; MI, llvm::Register Reg, const llvm::MachineRegisterInfo * MRI, const llvm::TargetInstrInfo * TII, llvm::LiveIntervals * LIS, bool allowFalsePositives)' data-ref="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" data-ref-filename="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='llvm::Register' data-ref="84Reg" data-ref-filename="84Reg">Reg</dfn>,</td></tr>
<tr><th id="331">331</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="85MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="85MRI" data-ref-filename="85MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="86TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="86TII" data-ref-filename="86TII">TII</dfn>,</td></tr>
<tr><th id="332">332</th><td>                     <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="87LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="87LIS" data-ref-filename="87LIS">LIS</dfn>, <em>bool</em> <dfn class="local col8 decl" id="88allowFalsePositives" title='allowFalsePositives' data-type='bool' data-ref="88allowFalsePositives" data-ref-filename="88allowFalsePositives">allowFalsePositives</dfn>) {</td></tr>
<tr><th id="333">333</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</dfn> = &amp;<a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a>;</td></tr>
<tr><th id="334">334</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="335">335</th><td>    <i>// All uses of physical registers are likely to be kills.</i></td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp; (<a class="local col8 ref" href="#88allowFalsePositives" title='allowFalsePositives' data-ref="88allowFalsePositives" data-ref-filename="88allowFalsePositives">allowFalsePositives</a> || <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>)))</td></tr>
<tr><th id="337">337</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="338">338</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>, <a class="local col7 ref" href="#87LIS" title='LIS' data-ref="87LIS" data-ref-filename="87LIS">LIS</a>))</td></tr>
<tr><th id="339">339</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="341">341</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="342">342</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator" data-ref-filename="llvm..MachineRegisterInfo..def_iterator">def_iterator</a> <dfn class="local col0 decl" id="90Begin" title='Begin' data-type='MachineRegisterInfo::def_iterator' data-ref="90Begin" data-ref-filename="90Begin">Begin</dfn> = <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9def_beginENS_8RegisterE">def_begin</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>);</td></tr>
<tr><th id="343">343</th><td>    <i>// If there are multiple defs, we can't do a simple analysis, so just</i></td></tr>
<tr><th id="344">344</th><td><i>    // go with what the kill flag says.</i></td></tr>
<tr><th id="345">345</th><td>    <b>if</b> (<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#973" title='llvm::MachineRegisterInfo::defusechain_iterator&lt;false, true, false, true, false, false&gt;::defusechain_iterator' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb0ELb1ELb0ELb1ELb0ELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorILb0ELb1ELb0ELb1ELb0ELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90Begin" title='Begin' data-ref="90Begin" data-ref-filename="90Begin">Begin</a>) <a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col5 ref" href="#85MRI" title='MRI' data-ref="85MRI" data-ref-filename="85MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>())</td></tr>
<tr><th id="346">346</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>    <a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a> = <a class="local col0 ref" href="#90Begin" title='Begin' data-ref="90Begin" data-ref-filename="90Begin">Begin</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="348">348</th><td>    <em>bool</em> <dfn class="local col1 decl" id="91IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="91IsSrcPhys" data-ref-filename="91IsSrcPhys">IsSrcPhys</dfn>, <dfn class="local col2 decl" id="92IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="92IsDstPhys" data-ref-filename="92IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="349">349</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="93SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="93SrcReg" data-ref-filename="93SrcReg">SrcReg</dfn>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="94DstReg" title='DstReg' data-type='llvm::Register' data-ref="94DstReg" data-ref-filename="94DstReg">DstReg</dfn>;</td></tr>
<tr><th id="350">350</th><td>    <i>// If the def is something other than a copy, then it isn't going to</i></td></tr>
<tr><th id="351">351</th><td><i>    // be coalesced, so follow the kill flag.</i></td></tr>
<tr><th id="352">352</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" data-ref-filename="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">isCopyToReg</a>(<span class='refarg'>*<a class="local col9 ref" href="#89DefMI" title='DefMI' data-ref="89DefMI" data-ref-filename="89DefMI">DefMI</a></span>, <a class="local col6 ref" href="#86TII" title='TII' data-ref="86TII" data-ref-filename="86TII">TII</a>, <span class='refarg'><a class="local col3 ref" href="#93SrcReg" title='SrcReg' data-ref="93SrcReg" data-ref-filename="93SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#94DstReg" title='DstReg' data-ref="94DstReg" data-ref-filename="94DstReg">DstReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#91IsSrcPhys" title='IsSrcPhys' data-ref="91IsSrcPhys" data-ref-filename="91IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col2 ref" href="#92IsDstPhys" title='IsDstPhys' data-ref="92IsDstPhys" data-ref-filename="92IsDstPhys">IsDstPhys</a></span>))</td></tr>
<tr><th id="353">353</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="354">354</th><td>    <a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#93SrcReg" title='SrcReg' data-ref="93SrcReg" data-ref-filename="93SrcReg">SrcReg</a>;</td></tr>
<tr><th id="355">355</th><td>  }</td></tr>
<tr><th id="356">356</th><td>}</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><i class="doc" data-doc="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">/// Return true if the specified MI uses the specified register as a two-address</i></td></tr>
<tr><th id="359">359</th><td><i class="doc" data-doc="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">/// use. If so, return the destination register by reference.</i></td></tr>
<tr><th id="360">360</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" title='isTwoAddrUse' data-type='bool isTwoAddrUse(llvm::MachineInstr &amp; MI, llvm::Register Reg, llvm::Register &amp; DstReg)' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" data-ref-filename="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">isTwoAddrUse</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="95MI" data-ref-filename="95MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="96Reg" title='Reg' data-type='llvm::Register' data-ref="96Reg" data-ref-filename="96Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="97DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="97DstReg" data-ref-filename="97DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="361">361</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="98i" title='i' data-type='unsigned int' data-ref="98i" data-ref-filename="98i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="99NumOps" title='NumOps' data-type='unsigned int' data-ref="99NumOps" data-ref-filename="99NumOps">NumOps</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#98i" title='i' data-ref="98i" data-ref-filename="98i">i</a> != <a class="local col9 ref" href="#99NumOps" title='NumOps' data-ref="99NumOps" data-ref-filename="99NumOps">NumOps</a>; ++<a class="local col8 ref" href="#98i" title='i' data-ref="98i" data-ref-filename="98i">i</a>) {</td></tr>
<tr><th id="362">362</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="100MO" data-ref-filename="100MO">MO</dfn> = <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#98i" title='i' data-ref="98i" data-ref-filename="98i">i</a>);</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (!<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO" data-ref-filename="100MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO" data-ref-filename="100MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() || <a class="local col0 ref" href="#100MO" title='MO' data-ref="100MO" data-ref-filename="100MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#96Reg" title='Reg' data-ref="96Reg" data-ref-filename="96Reg">Reg</a>)</td></tr>
<tr><th id="364">364</th><td>      <b>continue</b>;</td></tr>
<tr><th id="365">365</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="101ti" title='ti' data-type='unsigned int' data-ref="101ti" data-ref-filename="101ti">ti</dfn>;</td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (<a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" data-ref-filename="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col8 ref" href="#98i" title='i' data-ref="98i" data-ref-filename="98i">i</a>, &amp;<a class="local col1 ref" href="#101ti" title='ti' data-ref="101ti" data-ref-filename="101ti">ti</a>)) {</td></tr>
<tr><th id="367">367</th><td>      <a class="local col7 ref" href="#97DstReg" title='DstReg' data-ref="97DstReg" data-ref-filename="97DstReg">DstReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#95MI" title='MI' data-ref="95MI" data-ref-filename="95MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#101ti" title='ti' data-ref="101ti" data-ref-filename="101ti">ti</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="368">368</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="369">369</th><td>    }</td></tr>
<tr><th id="370">370</th><td>  }</td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><i class="doc" data-doc="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_">/// Given a register, if has a single in-basic block use, return the use</i></td></tr>
<tr><th id="375">375</th><td><i class="doc" data-doc="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_">/// instruction if it's a copy or a two-address use.</i></td></tr>
<tr><th id="376">376</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="377">377</th><td><dfn class="tu decl def fn" id="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_" title='findOnlyInterestingUse' data-type='llvm::MachineInstr * findOnlyInterestingUse(llvm::Register Reg, llvm::MachineBasicBlock * MBB, llvm::MachineRegisterInfo * MRI, const llvm::TargetInstrInfo * TII, bool &amp; IsCopy, llvm::Register &amp; DstReg, bool &amp; IsDstPhys)' data-ref="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_" data-ref-filename="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_">findOnlyInterestingUse</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="102Reg" title='Reg' data-type='llvm::Register' data-ref="102Reg" data-ref-filename="102Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="103MBB" data-ref-filename="103MBB">MBB</dfn>,</td></tr>
<tr><th id="378">378</th><td>                       <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="104MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="104MRI" data-ref-filename="104MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="105TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="105TII" data-ref-filename="105TII">TII</dfn>,</td></tr>
<tr><th id="379">379</th><td>                       <em>bool</em> &amp;<dfn class="local col6 decl" id="106IsCopy" title='IsCopy' data-type='bool &amp;' data-ref="106IsCopy" data-ref-filename="106IsCopy">IsCopy</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="107DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="108IsDstPhys" title='IsDstPhys' data-type='bool &amp;' data-ref="108IsDstPhys" data-ref-filename="108IsDstPhys">IsDstPhys</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <b>if</b> (!<a class="local col4 ref" href="#104MRI" title='MRI' data-ref="104MRI" data-ref-filename="104MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>))</td></tr>
<tr><th id="381">381</th><td>    <i>// None or more than one use.</i></td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="383">383</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col4 ref" href="#104MRI" title='MRI' data-ref="104MRI" data-ref-filename="104MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>);</td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (<a class="local col9 ref" href="#109UseMI" title='UseMI' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>)</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="386">386</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="110SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="110SrcReg" data-ref-filename="110SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="local col1 decl" id="111IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="111IsSrcPhys" data-ref-filename="111IsSrcPhys">IsSrcPhys</dfn>;</td></tr>
<tr><th id="388">388</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" data-ref-filename="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">isCopyToReg</a>(<span class='refarg'><a class="local col9 ref" href="#109UseMI" title='UseMI' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</a></span>, <a class="local col5 ref" href="#105TII" title='TII' data-ref="105TII" data-ref-filename="105TII">TII</a>, <span class='refarg'><a class="local col0 ref" href="#110SrcReg" title='SrcReg' data-ref="110SrcReg" data-ref-filename="110SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#107DstReg" title='DstReg' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</a></span>, <span class='refarg'><a class="local col1 ref" href="#111IsSrcPhys" title='IsSrcPhys' data-ref="111IsSrcPhys" data-ref-filename="111IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col8 ref" href="#108IsDstPhys" title='IsDstPhys' data-ref="108IsDstPhys" data-ref-filename="108IsDstPhys">IsDstPhys</a></span>)) {</td></tr>
<tr><th id="389">389</th><td>    <a class="local col6 ref" href="#106IsCopy" title='IsCopy' data-ref="106IsCopy" data-ref-filename="106IsCopy">IsCopy</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> &amp;<a class="local col9 ref" href="#109UseMI" title='UseMI' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</a>;</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td>  <a class="local col8 ref" href="#108IsDstPhys" title='IsDstPhys' data-ref="108IsDstPhys" data-ref-filename="108IsDstPhys">IsDstPhys</a> = <b>false</b>;</td></tr>
<tr><th id="393">393</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" data-ref-filename="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">isTwoAddrUse</a>(<span class='refarg'><a class="local col9 ref" href="#109UseMI" title='UseMI' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#102Reg" title='Reg' data-ref="102Reg" data-ref-filename="102Reg">Reg</a>, <span class='refarg'><a class="local col7 ref" href="#107DstReg" title='DstReg' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</a></span>)) {</td></tr>
<tr><th id="394">394</th><td>    <a class="local col8 ref" href="#108IsDstPhys" title='IsDstPhys' data-ref="108IsDstPhys" data-ref-filename="108IsDstPhys">IsDstPhys</a> = <a class="local col7 ref" href="#107DstReg" title='DstReg' data-ref="107DstReg" data-ref-filename="107DstReg">DstReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>();</td></tr>
<tr><th id="395">395</th><td>    <b>return</b> &amp;<a class="local col9 ref" href="#109UseMI" title='UseMI' data-ref="109UseMI" data-ref-filename="109UseMI">UseMI</a>;</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><i class="doc" data-doc="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">/// Return the physical register the specified virtual register might be mapped</i></td></tr>
<tr><th id="401">401</th><td><i class="doc" data-doc="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">/// to.</i></td></tr>
<tr><th id="402">402</th><td><em>static</em> <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="tu decl def fn" id="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-type='llvm::MCRegister getMappedReg(llvm::Register Reg, DenseMap&lt;llvm::Register, llvm::Register&gt; &amp; RegMap)' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="112Reg" title='Reg' data-type='llvm::Register' data-ref="112Reg" data-ref-filename="112Reg">Reg</dfn>,</td></tr>
<tr><th id="403">403</th><td>                               <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; &amp;<dfn class="local col3 decl" id="113RegMap" title='RegMap' data-type='DenseMap&lt;llvm::Register, llvm::Register&gt; &amp;' data-ref="113RegMap" data-ref-filename="113RegMap">RegMap</dfn>) {</td></tr>
<tr><th id="404">404</th><td>  <b>while</b> (<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="405">405</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::Register,llvm::Register,llvm::DenseMapInfo{llvm::Register},llvm::detail::DenseMapPair{llvm::Register,llvm::Reg15469964" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt; &gt;, llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::Register,llvm::Register,llvm::DenseMapInfo{llvm::Register},llvm::detail::DenseMapPair{llvm::Register,llvm::Reg15469964" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..Register,llvm..Register,llvm..DenseMapInfo{llvm..Register},llvm..detail..DenseMapPair{llvm..Register,llvm..Reg15469964">iterator</a> <dfn class="local col4 decl" id="114SI" title='SI' data-type='DenseMap&lt;Register, Register&gt;::iterator' data-ref="114SI" data-ref-filename="114SI">SI</dfn> = <a class="local col3 ref" href="#113RegMap" title='RegMap' data-ref="113RegMap" data-ref-filename="113RegMap">RegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a>);</td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col4 ref" href="#114SI" title='SI' data-ref="114SI" data-ref-filename="114SI">SI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="local col3 ref" href="#113RegMap" title='RegMap' data-ref="113RegMap" data-ref-filename="113RegMap">RegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="408">408</th><td>    <a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col4 ref" href="#114SI" title='SI' data-ref="114SI" data-ref-filename="114SI">SI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::Register, llvm::Register&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (<a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#112Reg" title='Reg' data-ref="112Reg" data-ref-filename="112Reg">Reg</a>;</td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><i class="doc" data-doc="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE">/// Return true if the two registers are equal or aliased.</i></td></tr>
<tr><th id="416">416</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" title='regsAreCompatible' data-type='bool regsAreCompatible(llvm::Register RegA, llvm::Register RegB, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE">regsAreCompatible</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="115RegA" title='RegA' data-type='llvm::Register' data-ref="115RegA" data-ref-filename="115RegA">RegA</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="116RegB" title='RegB' data-type='llvm::Register' data-ref="116RegB" data-ref-filename="116RegB">RegB</dfn>,</td></tr>
<tr><th id="417">417</th><td>                              <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="117TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="117TRI" data-ref-filename="117TRI">TRI</dfn>) {</td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (<a class="local col5 ref" href="#115RegA" title='RegA' data-ref="115RegA" data-ref-filename="115RegA">RegA</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#116RegB" title='RegB' data-ref="116RegB" data-ref-filename="116RegB">RegB</a>)</td></tr>
<tr><th id="419">419</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#115RegA" title='RegA' data-ref="115RegA" data-ref-filename="115RegA">RegA</a> || !<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#116RegB" title='RegB' data-ref="116RegB" data-ref-filename="116RegB">RegB</a>)</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td>  <b>return</b> <a class="local col7 ref" href="#117TRI" title='TRI' data-ref="117TRI" data-ref-filename="117TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#115RegA" title='RegA' data-ref="115RegA" data-ref-filename="115RegA">RegA</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#116RegB" title='RegB' data-ref="116RegB" data-ref-filename="116RegB">RegB</a>);</td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><i  data-doc="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">// Returns true if Reg is equal or aliased to at least one register in Set.</i></td></tr>
<tr><th id="426">426</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-type='bool regOverlapsSet(const SmallVectorImpl&lt;llvm::Register&gt; &amp; Set, llvm::Register Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</dfn>(<em>const</em> <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; &amp;<dfn class="local col8 decl" id="118Set" title='Set' data-type='const SmallVectorImpl&lt;llvm::Register&gt; &amp;' data-ref="118Set" data-ref-filename="118Set">Set</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="119Reg" title='Reg' data-type='llvm::Register' data-ref="119Reg" data-ref-filename="119Reg">Reg</dfn>,</td></tr>
<tr><th id="427">427</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="120TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="120TRI" data-ref-filename="120TRI">TRI</dfn>) {</td></tr>
<tr><th id="428">428</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="121R" title='R' data-type='unsigned int' data-ref="121R" data-ref-filename="121R">R</dfn> : <a class="local col8 ref" href="#118Set" title='Set' data-ref="118Set" data-ref-filename="118Set">Set</a>)</td></tr>
<tr><th id="429">429</th><td>    <b>if</b> (<a class="local col0 ref" href="#120TRI" title='TRI' data-ref="120TRI" data-ref-filename="120TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#121R" title='R' data-ref="121R" data-ref-filename="121R">R</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#119Reg" title='Reg' data-ref="119Reg" data-ref-filename="119Reg">Reg</a>))</td></tr>
<tr><th id="430">430</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td>}</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj">/// Return true if it's potentially profitable to commute the two-address</i></td></tr>
<tr><th id="436">436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj">/// instruction that's being processed.</i></td></tr>
<tr><th id="437">437</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute(llvm::Register RegA, llvm::Register RegB, llvm::Register RegC, llvm::MachineInstr * MI, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj">isProfitableToCommute</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="122RegA" title='RegA' data-type='llvm::Register' data-ref="122RegA" data-ref-filename="122RegA">RegA</dfn>,</td></tr>
<tr><th id="438">438</th><td>                                                      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="123RegB" title='RegB' data-type='llvm::Register' data-ref="123RegB" data-ref-filename="123RegB">RegB</dfn>,</td></tr>
<tr><th id="439">439</th><td>                                                      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="124RegC" title='RegC' data-type='llvm::Register' data-ref="124RegC" data-ref-filename="124RegC">RegC</dfn>,</td></tr>
<tr><th id="440">440</th><td>                                                      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="125MI" title='MI' data-type='llvm::MachineInstr *' data-ref="125MI" data-ref-filename="125MI">MI</dfn>,</td></tr>
<tr><th id="441">441</th><td>                                                      <em>unsigned</em> <dfn class="local col6 decl" id="126Dist" title='Dist' data-type='unsigned int' data-ref="126Dist" data-ref-filename="126Dist">Dist</dfn>) {</td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..OptLevel">OptLevel</a> == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a>)</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// Determine if it's profitable to commute this two address instruction. In</i></td></tr>
<tr><th id="446">446</th><td><i>  // general, we want no uses between this instruction and the definition of</i></td></tr>
<tr><th id="447">447</th><td><i>  // the two-address register.</i></td></tr>
<tr><th id="448">448</th><td><i>  // e.g.</i></td></tr>
<tr><th id="449">449</th><td><i>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</i></td></tr>
<tr><th id="450">450</th><td><i>  // %reg1029 = COPY %reg1028</i></td></tr>
<tr><th id="451">451</th><td><i>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</i></td></tr>
<tr><th id="452">452</th><td><i>  // insert =&gt; %reg1030 = COPY %reg1028</i></td></tr>
<tr><th id="453">453</th><td><i>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</i></td></tr>
<tr><th id="454">454</th><td><i>  // In this case, it might not be possible to coalesce the second COPY</i></td></tr>
<tr><th id="455">455</th><td><i>  // instruction if the first one is coalesced. So it would be profitable to</i></td></tr>
<tr><th id="456">456</th><td><i>  // commute it:</i></td></tr>
<tr><th id="457">457</th><td><i>  // %reg1028 = EXTRACT_SUBREG killed %reg1027, 1</i></td></tr>
<tr><th id="458">458</th><td><i>  // %reg1029 = COPY %reg1028</i></td></tr>
<tr><th id="459">459</th><td><i>  // %reg1029 = SHR8ri %reg1029, 7, implicit dead %eflags</i></td></tr>
<tr><th id="460">460</th><td><i>  // insert =&gt; %reg1030 = COPY %reg1029</i></td></tr>
<tr><th id="461">461</th><td><i>  // %reg1030 = ADD8rr killed %reg1029, killed %reg1028, implicit dead %eflags</i></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI" data-ref-filename="125MI">MI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#124RegC" title='RegC' data-ref="124RegC" data-ref-filename="124RegC">RegC</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>))</td></tr>
<tr><th id="464">464</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <i>// Ok, we have something like:</i></td></tr>
<tr><th id="467">467</th><td><i>  // %reg1030 = ADD8rr killed %reg1028, killed %reg1029, implicit dead %eflags</i></td></tr>
<tr><th id="468">468</th><td><i>  // let's see if it's worth commuting it.</i></td></tr>
<tr><th id="469">469</th><td><i></i></td></tr>
<tr><th id="470">470</th><td><i>  // Look for situations like this:</i></td></tr>
<tr><th id="471">471</th><td><i>  // %reg1024 = MOV r1</i></td></tr>
<tr><th id="472">472</th><td><i>  // %reg1025 = MOV r0</i></td></tr>
<tr><th id="473">473</th><td><i>  // %reg1026 = ADD %reg1024, %reg1025</i></td></tr>
<tr><th id="474">474</th><td><i>  // r0            = MOV %reg1026</i></td></tr>
<tr><th id="475">475</th><td><i>  // Commute the ADD to hopefully eliminate an otherwise unavoidable copy.</i></td></tr>
<tr><th id="476">476</th><td>  <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="127ToRegA" title='ToRegA' data-type='llvm::MCRegister' data-ref="127ToRegA" data-ref-filename="127ToRegA">ToRegA</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#122RegA" title='RegA' data-ref="122RegA" data-ref-filename="122RegA">RegA</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a></span>);</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#127ToRegA" title='ToRegA' data-ref="127ToRegA" data-ref-filename="127ToRegA">ToRegA</a>) {</td></tr>
<tr><th id="478">478</th><td>    <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="128FromRegB" title='FromRegB' data-type='llvm::MCRegister' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123RegB" title='RegB' data-ref="123RegB" data-ref-filename="123RegB">RegB</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="479">479</th><td>    <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="129FromRegC" title='FromRegC' data-type='llvm::MCRegister' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#124RegC" title='RegC' data-ref="124RegC" data-ref-filename="124RegC">RegC</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="480">480</th><td>    <em>bool</em> <dfn class="local col0 decl" id="130CompB" title='CompB' data-type='bool' data-ref="130CompB" data-ref-filename="130CompB">CompB</dfn> = <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#128FromRegB" title='FromRegB' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</a> &amp;&amp; <a class="tu ref fn" href="#_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE">regsAreCompatible</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#128FromRegB" title='FromRegB' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</a>, <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#127ToRegA" title='ToRegA' data-ref="127ToRegA" data-ref-filename="127ToRegA">ToRegA</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>);</td></tr>
<tr><th id="481">481</th><td>    <em>bool</em> <dfn class="local col1 decl" id="131CompC" title='CompC' data-type='bool' data-ref="131CompC" data-ref-filename="131CompC">CompC</dfn> = <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#129FromRegC" title='FromRegC' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</a> &amp;&amp; <a class="tu ref fn" href="#_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE">regsAreCompatible</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#129FromRegC" title='FromRegC' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</a>, <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#127ToRegA" title='ToRegA' data-ref="127ToRegA" data-ref-filename="127ToRegA">ToRegA</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <i>// Compute if any of the following are true:</i></td></tr>
<tr><th id="484">484</th><td><i>    // -RegB is not tied to a register and RegC is compatible with RegA.</i></td></tr>
<tr><th id="485">485</th><td><i>    // -RegB is tied to the wrong physical register, but RegC is.</i></td></tr>
<tr><th id="486">486</th><td><i>    // -RegB is tied to the wrong physical register, and RegC isn't tied.</i></td></tr>
<tr><th id="487">487</th><td>    <b>if</b> ((!<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#128FromRegB" title='FromRegB' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</a> &amp;&amp; <a class="local col1 ref" href="#131CompC" title='CompC' data-ref="131CompC" data-ref-filename="131CompC">CompC</a>) || (<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#128FromRegB" title='FromRegB' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</a> &amp;&amp; !<a class="local col0 ref" href="#130CompB" title='CompB' data-ref="130CompB" data-ref-filename="130CompB">CompB</a> &amp;&amp; (!<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#129FromRegC" title='FromRegC' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</a> || <a class="local col1 ref" href="#131CompC" title='CompC' data-ref="131CompC" data-ref-filename="131CompC">CompC</a>)))</td></tr>
<tr><th id="488">488</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>    <i>// Don't compute if any of the following are true:</i></td></tr>
<tr><th id="490">490</th><td><i>    // -RegC is not tied to a register and RegB is compatible with RegA.</i></td></tr>
<tr><th id="491">491</th><td><i>    // -RegC is tied to the wrong physical register, but RegB is.</i></td></tr>
<tr><th id="492">492</th><td><i>    // -RegC is tied to the wrong physical register, and RegB isn't tied.</i></td></tr>
<tr><th id="493">493</th><td>    <b>if</b> ((!<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#129FromRegC" title='FromRegC' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</a> &amp;&amp; <a class="local col0 ref" href="#130CompB" title='CompB' data-ref="130CompB" data-ref-filename="130CompB">CompB</a>) || (<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col9 ref" href="#129FromRegC" title='FromRegC' data-ref="129FromRegC" data-ref-filename="129FromRegC">FromRegC</a> &amp;&amp; !<a class="local col1 ref" href="#131CompC" title='CompC' data-ref="131CompC" data-ref-filename="131CompC">CompC</a> &amp;&amp; (!<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#128FromRegB" title='FromRegB' data-ref="128FromRegB" data-ref-filename="128FromRegB">FromRegB</a> || <a class="local col0 ref" href="#130CompB" title='CompB' data-ref="130CompB" data-ref-filename="130CompB">CompB</a>)))</td></tr>
<tr><th id="494">494</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>  <i>// If there is a use of RegC between its last def (could be livein) and this</i></td></tr>
<tr><th id="498">498</th><td><i>  // instruction, then bail.</i></td></tr>
<tr><th id="499">499</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132LastDefC" title='LastDefC' data-type='unsigned int' data-ref="132LastDefC" data-ref-filename="132LastDefC">LastDefC</dfn> = <var>0</var>;</td></tr>
<tr><th id="500">500</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">noUseAfterLastDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#124RegC" title='RegC' data-ref="124RegC" data-ref-filename="124RegC">RegC</a>, <a class="local col6 ref" href="#126Dist" title='Dist' data-ref="126Dist" data-ref-filename="126Dist">Dist</a>, <span class='refarg'><a class="local col2 ref" href="#132LastDefC" title='LastDefC' data-ref="132LastDefC" data-ref-filename="132LastDefC">LastDefC</a></span>))</td></tr>
<tr><th id="501">501</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// If there is a use of RegB between its last def (could be livein) and this</i></td></tr>
<tr><th id="504">504</th><td><i>  // instruction, then go ahead and make this transformation.</i></td></tr>
<tr><th id="505">505</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133LastDefB" title='LastDefB' data-type='unsigned int' data-ref="133LastDefB" data-ref-filename="133LastDefB">LastDefB</dfn> = <var>0</var>;</td></tr>
<tr><th id="506">506</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" title='(anonymous namespace)::TwoAddressInstructionPass::noUseAfterLastDef' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass17noUseAfterLastDefEN4llvm8RegisterEjRj">noUseAfterLastDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123RegB" title='RegB' data-ref="123RegB" data-ref-filename="123RegB">RegB</a>, <a class="local col6 ref" href="#126Dist" title='Dist' data-ref="126Dist" data-ref-filename="126Dist">Dist</a>, <span class='refarg'><a class="local col3 ref" href="#133LastDefB" title='LastDefB' data-ref="133LastDefB" data-ref-filename="133LastDefB">LastDefB</a></span>))</td></tr>
<tr><th id="507">507</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// Look for situation like this:</i></td></tr>
<tr><th id="510">510</th><td><i>  // %reg101 = MOV %reg100</i></td></tr>
<tr><th id="511">511</th><td><i>  // %reg102 = ...</i></td></tr>
<tr><th id="512">512</th><td><i>  // %reg103 = ADD %reg102, %reg101</i></td></tr>
<tr><th id="513">513</th><td><i>  // ... = %reg103 ...</i></td></tr>
<tr><th id="514">514</th><td><i>  // %reg100 = MOV %reg103</i></td></tr>
<tr><th id="515">515</th><td><i>  // If there is a reversed copy chain from reg101 to reg103, commute the ADD</i></td></tr>
<tr><th id="516">516</th><td><i>  // to eliminate an otherwise unavoidable copy.</i></td></tr>
<tr><th id="517">517</th><td><i>  // FIXME:</i></td></tr>
<tr><th id="518">518</th><td><i>  // We can extend the logic further: If an pair of operands in an insn has</i></td></tr>
<tr><th id="519">519</th><td><i>  // been merged, the insn could be regarded as a virtual copy, and the virtual</i></td></tr>
<tr><th id="520">520</th><td><i>  // copy could also be used to construct a copy chain.</i></td></tr>
<tr><th id="521">521</th><td><i>  // To more generally minimize register copies, ideally the logic of two addr</i></td></tr>
<tr><th id="522">522</th><td><i>  // instruction pass should be integrated with register allocation pass where</i></td></tr>
<tr><th id="523">523</th><td><i>  // interference graph is available.</i></td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">isRevCopyChain</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#124RegC" title='RegC' data-ref="124RegC" data-ref-filename="124RegC">RegC</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#122RegA" title='RegA' data-ref="122RegA" data-ref-filename="122RegA">RegA</a>, <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxDataFlowEdge" title='MaxDataFlowEdge' data-use='m' data-ref="MaxDataFlowEdge" data-ref-filename="MaxDataFlowEdge">MaxDataFlowEdge</a>))</td></tr>
<tr><th id="525">525</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" title='(anonymous namespace)::TwoAddressInstructionPass::isRevCopyChain' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass14isRevCopyChainEN4llvm8RegisterES2_i">isRevCopyChain</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123RegB" title='RegB' data-ref="123RegB" data-ref-filename="123RegB">RegB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#122RegA" title='RegA' data-ref="122RegA" data-ref-filename="122RegA">RegA</a>, <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxDataFlowEdge" title='MaxDataFlowEdge' data-use='m' data-ref="MaxDataFlowEdge" data-ref-filename="MaxDataFlowEdge">MaxDataFlowEdge</a>))</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td>  <i>// Since there are no intervening uses for both registers, then commute</i></td></tr>
<tr><th id="531">531</th><td><i>  // if the def of RegC is closer. Its live interval is shorter.</i></td></tr>
<tr><th id="532">532</th><td>  <b>return</b> <a class="local col3 ref" href="#133LastDefB" title='LastDefB' data-ref="133LastDefB" data-ref-filename="133LastDefB">LastDefB</a> &amp;&amp; <a class="local col2 ref" href="#132LastDefC" title='LastDefC' data-ref="132LastDefC" data-ref-filename="132LastDefC">LastDefC</a> &amp;&amp; <a class="local col2 ref" href="#132LastDefC" title='LastDefC' data-ref="132LastDefC" data-ref-filename="132LastDefC">LastDefC</a> &gt; <a class="local col3 ref" href="#133LastDefB" title='LastDefB' data-ref="133LastDefB" data-ref-filename="133LastDefB">LastDefB</a>;</td></tr>
<tr><th id="533">533</th><td>}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">/// Commute a two-address instruction and update the basic block, distance map,</i></td></tr>
<tr><th id="536">536</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">/// and live variables if needed. Return true if it is successful.</i></td></tr>
<tr><th id="537">537</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::commuteInstruction(llvm::MachineInstr * MI, unsigned int DstIdx, unsigned int RegBIdx, unsigned int RegCIdx, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="134MI" title='MI' data-type='llvm::MachineInstr *' data-ref="134MI" data-ref-filename="134MI">MI</dfn>,</td></tr>
<tr><th id="538">538</th><td>                                                   <em>unsigned</em> <dfn class="local col5 decl" id="135DstIdx" title='DstIdx' data-type='unsigned int' data-ref="135DstIdx" data-ref-filename="135DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="539">539</th><td>                                                   <em>unsigned</em> <dfn class="local col6 decl" id="136RegBIdx" title='RegBIdx' data-type='unsigned int' data-ref="136RegBIdx" data-ref-filename="136RegBIdx">RegBIdx</dfn>,</td></tr>
<tr><th id="540">540</th><td>                                                   <em>unsigned</em> <dfn class="local col7 decl" id="137RegCIdx" title='RegCIdx' data-type='unsigned int' data-ref="137RegCIdx" data-ref-filename="137RegCIdx">RegCIdx</dfn>,</td></tr>
<tr><th id="541">541</th><td>                                                   <em>unsigned</em> <dfn class="local col8 decl" id="138Dist" title='Dist' data-type='unsigned int' data-ref="138Dist" data-ref-filename="138Dist">Dist</dfn>) {</td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="139RegC" title='RegC' data-type='llvm::Register' data-ref="139RegC" data-ref-filename="139RegC">RegC</dfn> = <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#137RegCIdx" title='RegCIdx' data-ref="137RegCIdx" data-ref-filename="137RegCIdx">RegCIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="543">543</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: COMMUTING  : "</q> &lt;&lt; *MI);</td></tr>
<tr><th id="544">544</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="140NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="140NewMI" data-ref-filename="140NewMI">NewMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a></span>, <b>false</b>, <a class="local col6 ref" href="#136RegBIdx" title='RegBIdx' data-ref="136RegBIdx" data-ref-filename="136RegBIdx">RegBIdx</a>, <a class="local col7 ref" href="#137RegCIdx" title='RegCIdx' data-ref="137RegCIdx" data-ref-filename="137RegCIdx">RegCIdx</a>);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <b>if</b> (<a class="local col0 ref" href="#140NewMI" title='NewMI' data-ref="140NewMI" data-ref-filename="140NewMI">NewMI</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="547">547</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: COMMUTING FAILED!\n"</q>);</td></tr>
<tr><th id="548">548</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="549">549</th><td>  }</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: COMMUTED TO: "</q> &lt;&lt; *NewMI);</td></tr>
<tr><th id="552">552</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMI == MI &amp;&amp;</td></tr>
<tr><th id="553">553</th><td>         <q>"TargetInstrInfo::commuteInstruction() should not return a new "</q></td></tr>
<tr><th id="554">554</th><td>         <q>"instruction unless it was requested."</q>);</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>  <i>// Update source register map.</i></td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="141FromRegC" title='FromRegC' data-type='llvm::MCRegister' data-ref="141FromRegC" data-ref-filename="141FromRegC">FromRegC</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#139RegC" title='RegC' data-ref="139RegC" data-ref-filename="139RegC">RegC</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="558">558</th><td>  <b>if</b> (<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#141FromRegC" title='FromRegC' data-ref="141FromRegC" data-ref-filename="141FromRegC">FromRegC</a>) {</td></tr>
<tr><th id="559">559</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="142RegA" title='RegA' data-type='llvm::Register' data-ref="142RegA" data-ref-filename="142RegA">RegA</dfn> = <a class="local col4 ref" href="#134MI" title='MI' data-ref="134MI" data-ref-filename="134MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#135DstIdx" title='DstIdx' data-ref="135DstIdx" data-ref-filename="135DstIdx">DstIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="560">560</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#142RegA" title='RegA' data-ref="142RegA" data-ref-filename="142RegA">RegA</a>]</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#141FromRegC" title='FromRegC' data-ref="141FromRegC" data-ref-filename="141FromRegC">FromRegC</a>;</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="564">564</th><td>}</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_">/// Return true if it is profitable to convert the given 2-address instruction</i></td></tr>
<tr><th id="567">567</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_">/// to a 3-address one.</i></td></tr>
<tr><th id="568">568</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr(llvm::Register RegA, llvm::Register RegB)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_">isProfitableToConv3Addr</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="143RegA" title='RegA' data-type='llvm::Register' data-ref="143RegA" data-ref-filename="143RegA">RegA</dfn>,</td></tr>
<tr><th id="569">569</th><td>                                                        <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="144RegB" title='RegB' data-type='llvm::Register' data-ref="144RegB" data-ref-filename="144RegB">RegB</dfn>) {</td></tr>
<tr><th id="570">570</th><td>  <i>// Look for situations like this:</i></td></tr>
<tr><th id="571">571</th><td><i>  // %reg1024 = MOV r1</i></td></tr>
<tr><th id="572">572</th><td><i>  // %reg1025 = MOV r0</i></td></tr>
<tr><th id="573">573</th><td><i>  // %reg1026 = ADD %reg1024, %reg1025</i></td></tr>
<tr><th id="574">574</th><td><i>  // r2            = MOV %reg1026</i></td></tr>
<tr><th id="575">575</th><td><i>  // Turn ADD into a 3-address instruction to avoid a copy.</i></td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="145FromRegB" title='FromRegB' data-type='llvm::MCRegister' data-ref="145FromRegB" data-ref-filename="145FromRegB">FromRegB</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#144RegB" title='RegB' data-ref="144RegB" data-ref-filename="144RegB">RegB</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a></span>);</td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col5 ref" href="#145FromRegB" title='FromRegB' data-ref="145FromRegB" data-ref-filename="145FromRegB">FromRegB</a>)</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="579">579</th><td>  <a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="146ToRegA" title='ToRegA' data-type='llvm::MCRegister' data-ref="146ToRegA" data-ref-filename="146ToRegA">ToRegA</dfn> = <a class="tu ref fn" href="#_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" title='getMappedReg' data-use='c' data-ref="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE" data-ref-filename="_ZL12getMappedRegN4llvm8RegisterERNS_8DenseMapIS0_S0_NS_12DenseMapInfoIS0_EENS_6detail12DenseMapPairIS0_S0_EEEE">getMappedReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#143RegA" title='RegA' data-ref="143RegA" data-ref-filename="143RegA">RegA</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='a' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a></span>);</td></tr>
<tr><th id="580">580</th><td>  <b>return</b> (<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#146ToRegA" title='ToRegA' data-ref="146ToRegA" data-ref-filename="146ToRegA">ToRegA</a> &amp;&amp; !<a class="tu ref fn" href="#_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" title='regsAreCompatible' data-use='c' data-ref="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL17regsAreCompatibleN4llvm8RegisterES0_PKNS_18TargetRegisterInfoE">regsAreCompatible</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#145FromRegB" title='FromRegB' data-ref="145FromRegB" data-ref-filename="145FromRegB">FromRegB</a>, <a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#146ToRegA" title='ToRegA' data-ref="146ToRegA" data-ref-filename="146ToRegA">ToRegA</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>));</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j">/// Convert the specified two-address instruction into a three address one.</i></td></tr>
<tr><th id="584">584</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j">/// Return true if this transformation was successful.</i></td></tr>
<tr><th id="585">585</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register RegA, llvm::Register RegB, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j">convertInstTo3Addr</dfn>(</td></tr>
<tr><th id="586">586</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="147mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="147mi" data-ref-filename="147mi">mi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="148nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="148nmi" data-ref-filename="148nmi">nmi</dfn>,</td></tr>
<tr><th id="587">587</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="149RegA" title='RegA' data-type='llvm::Register' data-ref="149RegA" data-ref-filename="149RegA">RegA</dfn>, <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="150RegB" title='RegB' data-type='llvm::Register' data-ref="150RegB" data-ref-filename="150RegB">RegB</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="151Dist" title='Dist' data-type='unsigned int' data-ref="151Dist" data-ref-filename="151Dist">Dist</dfn>) {</td></tr>
<tr><th id="588">588</th><td>  <i>// FIXME: Why does convertToThreeAddress() need an iterator reference?</i></td></tr>
<tr><th id="589">589</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col2 decl" id="152MFI" title='MFI' data-type='MachineFunction::iterator' data-ref="152MFI" data-ref-filename="152MFI">MFI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="153NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS988473" title='llvm::TargetInstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS988473" data-ref-filename="_ZNK4llvm15TargetInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS988473">convertToThreeAddress</a>(<span class='refarg'><a class="local col2 ref" href="#152MFI" title='MFI' data-ref="152MFI" data-ref-filename="152MFI">MFI</a></span>, <span class='refarg'><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a></span>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>);</td></tr>
<tr><th id="591">591</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB-&gt;getIterator() == MFI &amp;&amp;</td></tr>
<tr><th id="592">592</th><td>         <q>"convertToThreeAddress changed iterator reference"</q>);</td></tr>
<tr><th id="593">593</th><td>  <b>if</b> (!<a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a>)</td></tr>
<tr><th id="594">594</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: CONVERTING 2-ADDR: "</q> &lt;&lt; *mi);</td></tr>
<tr><th id="597">597</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr:         TO 3-ADDR: "</q> &lt;&lt; *NewMI);</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>)</td></tr>
<tr><th id="600">600</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a></span>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <i>// If the old instruction is debug value tracked, an update is required.</i></td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<em>auto</em> <dfn class="local col4 decl" id="154OldInstrNum" title='OldInstrNum' data-type='unsigned int' data-ref="154OldInstrNum" data-ref-filename="154OldInstrNum"><a class="local col4 ref" href="#154OldInstrNum" title='OldInstrNum' data-ref="154OldInstrNum" data-ref-filename="154OldInstrNum">OldInstrNum</a></dfn> = <a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17peekDebugInstrNumEv" title='llvm::MachineInstr::peekDebugInstrNum' data-ref="_ZNK4llvm12MachineInstr17peekDebugInstrNumEv" data-ref-filename="_ZNK4llvm12MachineInstr17peekDebugInstrNumEv">peekDebugInstrNum</a>()) {</td></tr>
<tr><th id="604">604</th><td>    <i>// Sanity check.</i></td></tr>
<tr><th id="605">605</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(mi-&gt;getNumExplicitDefs() == <var>1</var>);</td></tr>
<tr><th id="606">606</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMI-&gt;getNumExplicitDefs() == <var>1</var>);</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>    <i>// Find the old and new def location.</i></td></tr>
<tr><th id="609">609</th><td>    <em>auto</em> <dfn class="local col5 decl" id="155OldIt" title='OldIt' data-type='llvm::MachineOperand *' data-ref="155OldIt" data-ref-filename="155OldIt">OldIt</dfn> = <a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv" data-ref-filename="_ZN4llvm12MachineInstr4defsEv">defs</a>().<a class="ref fn" href="../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="610">610</th><td>    <em>auto</em> <dfn class="local col6 decl" id="156NewIt" title='NewIt' data-type='llvm::MachineOperand *' data-ref="156NewIt" data-ref-filename="156NewIt">NewIt</dfn> = <a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv" data-ref-filename="_ZN4llvm12MachineInstr4defsEv">defs</a>().<a class="ref fn" href="../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv" data-ref-filename="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="611">611</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="157OldIdx" title='OldIdx' data-type='unsigned int' data-ref="157OldIdx" data-ref-filename="157OldIdx">OldIdx</dfn> = <a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(<a class="local col5 ref" href="#155OldIt" title='OldIt' data-ref="155OldIt" data-ref-filename="155OldIt">OldIt</a>);</td></tr>
<tr><th id="612">612</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="158NewIdx" title='NewIdx' data-type='unsigned int' data-ref="158NewIdx" data-ref-filename="158NewIdx">NewIdx</dfn> = <a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(<a class="local col6 ref" href="#156NewIt" title='NewIt' data-ref="156NewIt" data-ref-filename="156NewIt">NewIt</a>);</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <i>// Record that one def has been replaced by the other.</i></td></tr>
<tr><th id="615">615</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="159NewInstrNum" title='NewInstrNum' data-type='unsigned int' data-ref="159NewInstrNum" data-ref-filename="159NewInstrNum">NewInstrNum</dfn> = <a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16getDebugInstrNumEv" title='llvm::MachineInstr::getDebugInstrNum' data-ref="_ZN4llvm12MachineInstr16getDebugInstrNumEv" data-ref-filename="_ZN4llvm12MachineInstr16getDebugInstrNumEv">getDebugInstrNum</a>();</td></tr>
<tr><th id="616">616</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction26makeDebugValueSubstitutionESt4pairIjjES2_" title='llvm::MachineFunction::makeDebugValueSubstitution' data-ref="_ZN4llvm15MachineFunction26makeDebugValueSubstitutionESt4pairIjjES2_" data-ref-filename="_ZN4llvm15MachineFunction26makeDebugValueSubstitutionESt4pairIjjES2_">makeDebugValueSubstitution</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#154OldInstrNum" title='OldInstrNum' data-ref="154OldInstrNum" data-ref-filename="154OldInstrNum">OldInstrNum</a></span>, <span class='refarg'><a class="local col7 ref" href="#157OldIdx" title='OldIdx' data-ref="157OldIdx" data-ref-filename="157OldIdx">OldIdx</a></span>),</td></tr>
<tr><th id="617">617</th><td>                                   <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#159NewInstrNum" title='NewInstrNum' data-ref="159NewInstrNum" data-ref-filename="159NewInstrNum">NewInstrNum</a></span>, <span class='refarg'><a class="local col8 ref" href="#158NewIdx" title='NewIdx' data-ref="158NewIdx" data-ref-filename="158NewIdx">NewIdx</a></span>));</td></tr>
<tr><th id="618">618</th><td>  }</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a>); <i>// Nuke the old inst.</i></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#151Dist" title='Dist' data-ref="151Dist" data-ref-filename="151Dist">Dist</a></span>));</td></tr>
<tr><th id="623">623</th><td>  <a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#153NewMI" title='NewMI' data-ref="153NewMI" data-ref-filename="153NewMI">NewMI</a>;</td></tr>
<tr><th id="624">624</th><td>  <a class="local col8 ref" href="#148nmi" title='nmi' data-ref="148nmi" data-ref-filename="148nmi">nmi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#147mi" title='mi' data-ref="147mi" data-ref-filename="147mi">mi</a>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <i>// Update source and destination register maps.</i></td></tr>
<tr><th id="627">627</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col9 ref" href="#149RegA" title='RegA' data-ref="149RegA" data-ref-filename="149RegA">RegA</a>);</td></tr>
<tr><th id="628">628</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_" data-ref-filename="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col0 ref" href="#150RegB" title='RegB' data-ref="150RegB" data-ref-filename="150RegB">RegB</a>);</td></tr>
<tr><th id="629">629</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">/// Scan forward recursively for only uses, update maps if the use is a copy or</i></td></tr>
<tr><th id="633">633</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">/// a two-address instruction.</i></td></tr>
<tr><th id="634">634</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-type='void (anonymous namespace)::TwoAddressInstructionPass::scanUses(llvm::Register DstReg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">scanUses</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="160DstReg" title='DstReg' data-type='llvm::Register' data-ref="160DstReg" data-ref-filename="160DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="161VirtRegPairs" title='VirtRegPairs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</dfn>;</td></tr>
<tr><th id="636">636</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="162IsDstPhys" data-ref-filename="162IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="637">637</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163IsCopy" title='IsCopy' data-type='bool' data-ref="163IsCopy" data-ref-filename="163IsCopy">IsCopy</dfn> = <b>false</b>;</td></tr>
<tr><th id="638">638</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="164NewReg" title='NewReg' data-type='llvm::Register' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</dfn>;</td></tr>
<tr><th id="639">639</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="165Reg" title='Reg' data-type='llvm::Register' data-ref="165Reg" data-ref-filename="165Reg">Reg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#160DstReg" title='DstReg' data-ref="160DstReg" data-ref-filename="160DstReg">DstReg</a>;</td></tr>
<tr><th id="640">640</th><td>  <b>while</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="166UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="166UseMI" data-ref-filename="166UseMI"><a class="local col6 ref" href="#166UseMI" title='UseMI' data-ref="166UseMI" data-ref-filename="166UseMI">UseMI</a></dfn> = <a class="tu ref fn" href="#_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_" title='findOnlyInterestingUse' data-use='c' data-ref="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_" data-ref-filename="_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_">findOnlyInterestingUse</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg" data-ref-filename="165Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>,<span class='refarg'><a class="local col3 ref" href="#163IsCopy" title='IsCopy' data-ref="163IsCopy" data-ref-filename="163IsCopy">IsCopy</a></span>,</td></tr>
<tr><th id="641">641</th><td>                                                      <span class='refarg'><a class="local col4 ref" href="#164NewReg" title='NewReg' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#162IsDstPhys" title='IsDstPhys' data-ref="162IsDstPhys" data-ref-filename="162IsDstPhys">IsDstPhys</a></span>)) {</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (<a class="local col3 ref" href="#163IsCopy" title='IsCopy' data-ref="163IsCopy" data-ref-filename="163IsCopy">IsCopy</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..Processed">Processed</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col6 ref" href="#166UseMI" title='UseMI' data-ref="166UseMI" data-ref-filename="166UseMI">UseMI</a>).<span class='ref field' title='std::pair&lt;llvm::SmallPtrSetIterator&lt;llvm::MachineInstr *&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="643">643</th><td>      <b>break</b>;</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..MachineInstr*,unsignedint,llvm..DenseMapInfo{llvm..MachineInstr*},llvm..detail..DenseMapPair{llvm..MachineInst13209370">iterator</a> <dfn class="local col7 decl" id="167DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="167DI" data-ref-filename="167DI">DI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#166UseMI" title='UseMI' data-ref="166UseMI" data-ref-filename="166UseMI">UseMI</a>);</td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (<a class="local col7 ref" href="#167DI" title='DI' data-ref="167DI" data-ref-filename="167DI">DI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="647">647</th><td>      <i>// Earlier in the same MBB.Reached via a back edge.</i></td></tr>
<tr><th id="648">648</th><td>      <b>break</b>;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <b>if</b> (<a class="local col2 ref" href="#162IsDstPhys" title='IsDstPhys' data-ref="162IsDstPhys" data-ref-filename="162IsDstPhys">IsDstPhys</a>) {</td></tr>
<tr><th id="651">651</th><td>      <a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164NewReg" title='NewReg' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</a>);</td></tr>
<tr><th id="652">652</th><td>      <b>break</b>;</td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td>    <em>bool</em> <dfn class="local col8 decl" id="168isNew" title='isNew' data-type='bool' data-ref="168isNew" data-ref-filename="168isNew">isNew</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#164NewReg" title='NewReg' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</a></span>, <span class='refarg'><a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg" data-ref-filename="165Reg">Reg</a></span>)).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="655">655</th><td>    <b>if</b> (!<a class="local col8 ref" href="#168isNew" title='isNew' data-ref="168isNew" data-ref-filename="168isNew">isNew</a>)</td></tr>
<tr><th id="656">656</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcRegMap[NewReg] == Reg &amp;&amp; <q>"Can't map to two src registers!"</q>);</td></tr>
<tr><th id="657">657</th><td>    <a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164NewReg" title='NewReg' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</a>);</td></tr>
<tr><th id="658">658</th><td>    <a class="local col5 ref" href="#165Reg" title='Reg' data-ref="165Reg" data-ref-filename="165Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col4 ref" href="#164NewReg" title='NewReg' data-ref="164NewReg" data-ref-filename="164NewReg">NewReg</a>;</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <b>if</b> (!<a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="662">662</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="169ToReg" title='ToReg' data-type='unsigned int' data-ref="169ToReg" data-ref-filename="169ToReg">ToReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="663">663</th><td>    <a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="664">664</th><td>    <b>while</b> (!<a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="665">665</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="170FromReg" title='FromReg' data-type='unsigned int' data-ref="170FromReg" data-ref-filename="170FromReg">FromReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="666">666</th><td>      <a class="local col1 ref" href="#161VirtRegPairs" title='VirtRegPairs' data-ref="161VirtRegPairs" data-ref-filename="161VirtRegPairs">VirtRegPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="667">667</th><td>      <em>bool</em> <dfn class="local col1 decl" id="171isNew" title='isNew' data-type='bool' data-ref="171isNew" data-ref-filename="171isNew">isNew</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col0 ref" href="#170FromReg" title='FromReg' data-ref="170FromReg" data-ref-filename="170FromReg">FromReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#169ToReg" title='ToReg' data-ref="169ToReg" data-ref-filename="169ToReg">ToReg</a></span>)).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="668">668</th><td>      <b>if</b> (!<a class="local col1 ref" href="#171isNew" title='isNew' data-ref="171isNew" data-ref-filename="171isNew">isNew</a>)</td></tr>
<tr><th id="669">669</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstRegMap[FromReg] == ToReg &amp;&amp;<q>"Can't map to two dst registers!"</q>);</td></tr>
<tr><th id="670">670</th><td>      <a class="local col9 ref" href="#169ToReg" title='ToReg' data-ref="169ToReg" data-ref-filename="169ToReg">ToReg</a> = <a class="local col0 ref" href="#170FromReg" title='FromReg' data-ref="170FromReg" data-ref-filename="170FromReg">FromReg</a>;</td></tr>
<tr><th id="671">671</th><td>    }</td></tr>
<tr><th id="672">672</th><td>    <em>bool</em> <dfn class="local col2 decl" id="172isNew" title='isNew' data-type='bool' data-ref="172isNew" data-ref-filename="172isNew">isNew</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col0 ref" href="#160DstReg" title='DstReg' data-ref="160DstReg" data-ref-filename="160DstReg">DstReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#169ToReg" title='ToReg' data-ref="169ToReg" data-ref-filename="169ToReg">ToReg</a></span>)).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="673">673</th><td>    <b>if</b> (!<a class="local col2 ref" href="#172isNew" title='isNew' data-ref="172isNew" data-ref-filename="172isNew">isNew</a>)</td></tr>
<tr><th id="674">674</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DstRegMap[DstReg] == ToReg &amp;&amp; <q>"Can't map to two dst registers!"</q>);</td></tr>
<tr><th id="675">675</th><td>  }</td></tr>
<tr><th id="676">676</th><td>}</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// If the specified instruction is not yet processed, process it if it's a</i></td></tr>
<tr><th id="679">679</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// copy. For a copy instruction, we find the physical registers the</i></td></tr>
<tr><th id="680">680</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// source and destination registers might be mapped to. These are kept in</i></td></tr>
<tr><th id="681">681</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// point-to maps used to determine future optimizations. e.g.</i></td></tr>
<tr><th id="682">682</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1024 = mov r0</i></td></tr>
<tr><th id="683">683</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1025 = mov r1</i></td></tr>
<tr><th id="684">684</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// v1026 = add v1024, v1025</i></td></tr>
<tr><th id="685">685</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// r1    = mov r1026</i></td></tr>
<tr><th id="686">686</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// If 'add' is a two-address instruction, v1024, v1026 are both potentially</i></td></tr>
<tr><th id="687">687</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// coalesced to r0 (from the input side). v1025 is mapped to r1. v1026 is</i></td></tr>
<tr><th id="688">688</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// potentially joined with r1 on the output side. It's worthwhile to commute</i></td></tr>
<tr><th id="689">689</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">/// 'add' to eliminate a copy.</i></td></tr>
<tr><th id="690">690</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processCopy(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="173MI" title='MI' data-type='llvm::MachineInstr *' data-ref="173MI" data-ref-filename="173MI">MI</dfn>) {</td></tr>
<tr><th id="691">691</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..Processed">Processed</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>))</td></tr>
<tr><th id="692">692</th><td>    <b>return</b>;</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>  <em>bool</em> <dfn class="local col4 decl" id="174IsSrcPhys" title='IsSrcPhys' data-type='bool' data-ref="174IsSrcPhys" data-ref-filename="174IsSrcPhys">IsSrcPhys</dfn>, <dfn class="local col5 decl" id="175IsDstPhys" title='IsDstPhys' data-type='bool' data-ref="175IsDstPhys" data-ref-filename="175IsDstPhys">IsDstPhys</dfn>;</td></tr>
<tr><th id="695">695</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="176SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</dfn>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="177DstReg" title='DstReg' data-type='llvm::Register' data-ref="177DstReg" data-ref-filename="177DstReg">DstReg</dfn>;</td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" title='isCopyToReg' data-use='c' data-ref="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_" data-ref-filename="_ZL11isCopyToRegRN4llvm12MachineInstrEPKNS_15TargetInstrInfoERNS_8RegisterES6_RbS7_">isCopyToReg</a>(<span class='refarg'>*<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>, <span class='refarg'><a class="local col6 ref" href="#176SrcReg" title='SrcReg' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#177DstReg" title='DstReg' data-ref="177DstReg" data-ref-filename="177DstReg">DstReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#174IsSrcPhys" title='IsSrcPhys' data-ref="174IsSrcPhys" data-ref-filename="174IsSrcPhys">IsSrcPhys</a></span>, <span class='refarg'><a class="local col5 ref" href="#175IsDstPhys" title='IsDstPhys' data-ref="175IsDstPhys" data-ref-filename="175IsDstPhys">IsDstPhys</a></span>))</td></tr>
<tr><th id="697">697</th><td>    <b>return</b>;</td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td>  <b>if</b> (<a class="local col5 ref" href="#175IsDstPhys" title='IsDstPhys' data-ref="175IsDstPhys" data-ref-filename="175IsDstPhys">IsDstPhys</a> &amp;&amp; !<a class="local col4 ref" href="#174IsSrcPhys" title='IsSrcPhys' data-ref="174IsSrcPhys" data-ref-filename="174IsSrcPhys">IsSrcPhys</a>) {</td></tr>
<tr><th id="700">700</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col6 ref" href="#176SrcReg" title='SrcReg' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#177DstReg" title='DstReg' data-ref="177DstReg" data-ref-filename="177DstReg">DstReg</a></span>));</td></tr>
<tr><th id="701">701</th><td>  } <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#175IsDstPhys" title='IsDstPhys' data-ref="175IsDstPhys" data-ref-filename="175IsDstPhys">IsDstPhys</a> &amp;&amp; <a class="local col4 ref" href="#174IsSrcPhys" title='IsSrcPhys' data-ref="174IsSrcPhys" data-ref-filename="174IsSrcPhys">IsSrcPhys</a>) {</td></tr>
<tr><th id="702">702</th><td>    <em>bool</em> <dfn class="local col8 decl" id="178isNew" title='isNew' data-type='bool' data-ref="178isNew" data-ref-filename="178isNew">isNew</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#177DstReg" title='DstReg' data-ref="177DstReg" data-ref-filename="177DstReg">DstReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#176SrcReg" title='SrcReg' data-ref="176SrcReg" data-ref-filename="176SrcReg">SrcReg</a></span>)).<span class='ref field' title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::Register, llvm::Register, llvm::DenseMapInfo&lt;llvm::Register&gt;, llvm::detail::DenseMapPair&lt;llvm::Register, llvm::Register&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (!<a class="local col8 ref" href="#178isNew" title='isNew' data-ref="178isNew" data-ref-filename="178isNew">isNew</a>)</td></tr>
<tr><th id="704">704</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcRegMap[DstReg] == SrcReg &amp;&amp;</td></tr>
<tr><th id="705">705</th><td>             <q>"Can't map to two src physical registers!"</q>);</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">scanUses</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177DstReg" title='DstReg' data-ref="177DstReg" data-ref-filename="177DstReg">DstReg</a>);</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..Processed">Processed</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col3 ref" href="#173MI" title='MI' data-ref="173MI" data-ref-filename="173MI">MI</a>);</td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// If there is one more local instruction that reads 'Reg' and it kills 'Reg,</i></td></tr>
<tr><th id="714">714</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// consider moving the instruction below the kill instruction in order to</i></td></tr>
<tr><th id="715">715</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// eliminate the need for the copy.</i></td></tr>
<tr><th id="716">716</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleMIBelowKill</dfn>(</td></tr>
<tr><th id="717">717</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="179mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="179mi" data-ref-filename="179mi">mi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="180nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="180nmi" data-ref-filename="180nmi">nmi</dfn>,</td></tr>
<tr><th id="718">718</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="181Reg" title='Reg' data-type='llvm::Register' data-ref="181Reg" data-ref-filename="181Reg">Reg</dfn>) {</td></tr>
<tr><th id="719">719</th><td>  <i>// Bail immediately if we don't have LV or LIS available. We use them to find</i></td></tr>
<tr><th id="720">720</th><td><i>  // kills efficiently.</i></td></tr>
<tr><th id="721">721</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>)</td></tr>
<tr><th id="722">722</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="723">723</th><td></td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="182MI" title='MI' data-type='llvm::MachineInstr *' data-ref="182MI" data-ref-filename="182MI">MI</dfn> = &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#179mi" title='mi' data-ref="179mi" data-ref-filename="179mi">mi</a>;</td></tr>
<tr><th id="725">725</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..MachineInstr*,unsignedint,llvm..DenseMapInfo{llvm..MachineInstr*},llvm..detail..DenseMapPair{llvm..MachineInst13209370">iterator</a> <dfn class="local col3 decl" id="183DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="183DI" data-ref-filename="183DI">DI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>);</td></tr>
<tr><th id="726">726</th><td>  <b>if</b> (<a class="local col3 ref" href="#183DI" title='DI' data-ref="183DI" data-ref-filename="183DI">DI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="727">727</th><td>    <i>// Must be created from unfolded load. Don't waste time trying this.</i></td></tr>
<tr><th id="728">728</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184KillMI" title='KillMI' data-type='llvm::MachineInstr *' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="731">731</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="732">732</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="185LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="185LI" data-ref-filename="185LI">LI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a>);</td></tr>
<tr><th id="733">733</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LI.end() != LI.begin() &amp;&amp;</td></tr>
<tr><th id="734">734</th><td>           <q>"Reg should not have empty live interval."</q>);</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="186MBBEndIdx" title='MBBEndIdx' data-type='llvm::SlotIndex' data-ref="186MBBEndIdx" data-ref-filename="186MBBEndIdx">MBBEndIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>).<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv" data-ref-filename="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>();</td></tr>
<tr><th id="737">737</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator" data-ref-filename="llvm..LiveRange..const_iterator">const_iterator</a> <dfn class="local col7 decl" id="187I" title='I' data-type='LiveInterval::const_iterator' data-ref="187I" data-ref-filename="187I">I</dfn> = <a class="local col5 ref" href="#185LI" title='LI' data-ref="185LI" data-ref-filename="185LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#186MBBEndIdx" title='MBBEndIdx' data-ref="186MBBEndIdx" data-ref-filename="186MBBEndIdx">MBBEndIdx</a>);</td></tr>
<tr><th id="738">738</th><td>    <b>if</b> (<a class="local col7 ref" href="#187I" title='I' data-ref="187I" data-ref-filename="187I">I</a> != <a class="local col5 ref" href="#185LI" title='LI' data-ref="185LI" data-ref-filename="185LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv" data-ref-filename="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col7 ref" href="#187I" title='I' data-ref="187I" data-ref-filename="187I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start" data-ref-filename="llvm..LiveRange..Segment..start">start</a> <a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_" data-ref-filename="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#186MBBEndIdx" title='MBBEndIdx' data-ref="186MBBEndIdx" data-ref-filename="186MBBEndIdx">MBBEndIdx</a>)</td></tr>
<tr><th id="739">739</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>    --<a class="local col7 ref" href="#187I" title='I' data-ref="187I" data-ref-filename="187I">I</a>;</td></tr>
<tr><th id="742">742</th><td>    <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#187I" title='I' data-ref="187I" data-ref-filename="187I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>);</td></tr>
<tr><th id="743">743</th><td>  } <b>else</b> {</td></tr>
<tr><th id="744">744</th><td>    <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a>).<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>);</td></tr>
<tr><th id="745">745</th><td>  }</td></tr>
<tr><th id="746">746</th><td>  <b>if</b> (!<a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a> || <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a> == <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a> || <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="747">747</th><td>    <i>// Don't mess with copies, they may be coalesced later.</i></td></tr>
<tr><th id="748">748</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="751">751</th><td>      <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="752">752</th><td>    <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="753">753</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="188DstReg" title='DstReg' data-type='llvm::Register' data-ref="188DstReg" data-ref-filename="188DstReg">DstReg</dfn>;</td></tr>
<tr><th id="756">756</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" data-ref-filename="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">isTwoAddrUse</a>(<span class='refarg'>*<a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a>, <span class='refarg'><a class="local col8 ref" href="#188DstReg" title='DstReg' data-ref="188DstReg" data-ref-filename="188DstReg">DstReg</a></span>))</td></tr>
<tr><th id="757">757</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <em>bool</em> <dfn class="local col9 decl" id="189SeenStore" title='SeenStore' data-type='bool' data-ref="189SeenStore" data-ref-filename="189SeenStore">SeenStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="760">760</th><td>  <b>if</b> (!<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..AA">AA</a>, <span class='refarg'><a class="local col9 ref" href="#189SeenStore" title='SeenStore' data-ref="189SeenStore" data-ref-filename="189SeenStore">SeenStore</a></span>))</td></tr>
<tr><th id="761">761</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..InstrItins">InstrItins</a>, *<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>) &gt; <var>1</var>)</td></tr>
<tr><th id="764">764</th><td>    <i>// FIXME: Needs more sophisticated heuristics.</i></td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="190Uses" title='Uses' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="190Uses" data-ref-filename="190Uses">Uses</dfn>;</td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="191Kills" title='Kills' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="191Kills" data-ref-filename="191Kills">Kills</dfn>;</td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="192Defs" title='Defs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="192Defs" data-ref-filename="192Defs">Defs</dfn>;</td></tr>
<tr><th id="770">770</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="193MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="193MO" data-ref-filename="193MO">MO</dfn> : <a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="771">771</th><td>    <b>if</b> (!<a class="local col3 ref" href="#193MO" title='MO' data-ref="193MO" data-ref-filename="193MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="772">772</th><td>      <b>continue</b>;</td></tr>
<tr><th id="773">773</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="194MOReg" title='MOReg' data-type='llvm::Register' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</dfn> = <a class="local col3 ref" href="#193MO" title='MO' data-ref="193MO" data-ref-filename="193MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="774">774</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a>)</td></tr>
<tr><th id="775">775</th><td>      <b>continue</b>;</td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (<a class="local col3 ref" href="#193MO" title='MO' data-ref="193MO" data-ref-filename="193MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="777">777</th><td>      <a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs" data-ref-filename="192Defs">Defs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a>);</td></tr>
<tr><th id="778">778</th><td>    <b>else</b> {</td></tr>
<tr><th id="779">779</th><td>      <a class="local col0 ref" href="#190Uses" title='Uses' data-ref="190Uses" data-ref-filename="190Uses">Uses</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a>);</td></tr>
<tr><th id="780">780</th><td>      <b>if</b> (<a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a> &amp;&amp; (<a class="local col3 ref" href="#193MO" title='MO' data-ref="193MO" data-ref-filename="193MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() ||</td></tr>
<tr><th id="781">781</th><td>                           (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a> &amp;&amp; <a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>))))</td></tr>
<tr><th id="782">782</th><td>        <a class="local col1 ref" href="#191Kills" title='Kills' data-ref="191Kills" data-ref-filename="191Kills">Kills</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194MOReg" title='MOReg' data-ref="194MOReg" data-ref-filename="194MOReg">MOReg</a>);</td></tr>
<tr><th id="783">783</th><td>    }</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <i>// Move the copies connected to MI down as well.</i></td></tr>
<tr><th id="787">787</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="195Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="195Begin" data-ref-filename="195Begin">Begin</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>;</td></tr>
<tr><th id="788">788</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="196AfterMI" title='AfterMI' data-type='MachineBasicBlock::iterator' data-ref="196AfterMI" data-ref-filename="196AfterMI">AfterMI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195Begin" title='Begin' data-ref="195Begin" data-ref-filename="195Begin">Begin</a>);</td></tr>
<tr><th id="789">789</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="197End" title='End' data-type='MachineBasicBlock::iterator' data-ref="197End" data-ref-filename="197End">End</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#196AfterMI" title='AfterMI' data-ref="196AfterMI" data-ref-filename="196AfterMI">AfterMI</a>;</td></tr>
<tr><th id="790">790</th><td>  <b>while</b> (<a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="791">791</th><td>    <a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_" data-ref-filename="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (<a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs" data-ref-filename="192Defs">Defs</a>, <a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="793">793</th><td>      <a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs" data-ref-filename="192Defs">Defs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="794">794</th><td>    <b>else</b></td></tr>
<tr><th id="795">795</th><td>      <b>break</b>;</td></tr>
<tr><th id="796">796</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>;</td></tr>
<tr><th id="797">797</th><td>  }</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <i>// Check if the reschedule will not break dependencies.</i></td></tr>
<tr><th id="800">800</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="198NumVisited" title='NumVisited' data-type='unsigned int' data-ref="198NumVisited" data-ref-filename="198NumVisited">NumVisited</dfn> = <var>0</var>;</td></tr>
<tr><th id="801">801</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="199KillPos" title='KillPos' data-type='MachineBasicBlock::iterator' data-ref="199KillPos" data-ref-filename="199KillPos">KillPos</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a>;</td></tr>
<tr><th id="802">802</th><td>  <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#199KillPos" title='KillPos' data-ref="199KillPos" data-ref-filename="199KillPos">KillPos</a>;</td></tr>
<tr><th id="803">803</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="200OtherMI" title='OtherMI' data-type='llvm::MachineInstr &amp;' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</dfn> : <a class="ref fn" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#199KillPos" title='KillPos' data-ref="199KillPos" data-ref-filename="199KillPos">KillPos</a>)) {</td></tr>
<tr><th id="804">804</th><td>    <i>// Debug or pseudo instructions cannot be counted against the limit.</i></td></tr>
<tr><th id="805">805</th><td>    <b>if</b> (<a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv" title='llvm::MachineInstr::isDebugOrPseudoInstr' data-ref="_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv">isDebugOrPseudoInstr</a>())</td></tr>
<tr><th id="806">806</th><td>      <b>continue</b>;</td></tr>
<tr><th id="807">807</th><td>    <b>if</b> (<a class="local col8 ref" href="#198NumVisited" title='NumVisited' data-ref="198NumVisited" data-ref-filename="198NumVisited">NumVisited</a> &gt; <var>10</var>)  <i>// FIXME: Arbitrary limit to reduce compile time cost.</i></td></tr>
<tr><th id="808">808</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="809">809</th><td>    ++<a class="local col8 ref" href="#198NumVisited" title='NumVisited' data-ref="198NumVisited" data-ref-filename="198NumVisited">NumVisited</a>;</td></tr>
<tr><th id="810">810</th><td>    <b>if</b> (<a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="811">811</th><td>        <a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="812">812</th><td>      <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="813">813</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="814">814</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="201MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="201MO" data-ref-filename="201MO">MO</dfn> : <a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="815">815</th><td>      <b>if</b> (!<a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO" data-ref-filename="201MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="816">816</th><td>        <b>continue</b>;</td></tr>
<tr><th id="817">817</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="202MOReg" title='MOReg' data-type='llvm::Register' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</dfn> = <a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO" data-ref-filename="201MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="818">818</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>)</td></tr>
<tr><th id="819">819</th><td>        <b>continue</b>;</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (<a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO" data-ref-filename="201MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="821">821</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col0 ref" href="#190Uses" title='Uses' data-ref="190Uses" data-ref-filename="190Uses">Uses</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="822">822</th><td>          <i>// Physical register use would be clobbered.</i></td></tr>
<tr><th id="823">823</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="824">824</th><td>        <b>if</b> (!<a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO" data-ref-filename="201MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs" data-ref-filename="192Defs">Defs</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="825">825</th><td>          <i>// May clobber a physical register def.</i></td></tr>
<tr><th id="826">826</th><td><i>          // FIXME: This may be too conservative. It's ok if the instruction</i></td></tr>
<tr><th id="827">827</th><td><i>          // is sunken completely below the use.</i></td></tr>
<tr><th id="828">828</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="829">829</th><td>      } <b>else</b> {</td></tr>
<tr><th id="830">830</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col2 ref" href="#192Defs" title='Defs' data-ref="192Defs" data-ref-filename="192Defs">Defs</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="831">831</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="832">832</th><td>        <em>bool</em> <dfn class="local col3 decl" id="203isKill" title='isKill' data-type='bool' data-ref="203isKill" data-ref-filename="203isKill">isKill</dfn> =</td></tr>
<tr><th id="833">833</th><td>            <a class="local col1 ref" href="#201MO" title='MO' data-ref="201MO" data-ref-filename="201MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a> &amp;&amp; <a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(&amp;<a class="local col0 ref" href="#200OtherMI" title='OtherMI' data-ref="200OtherMI" data-ref-filename="200OtherMI">OtherMI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>));</td></tr>
<tr><th id="834">834</th><td>        <b>if</b> (<a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a> &amp;&amp; ((<a class="local col3 ref" href="#203isKill" title='isKill' data-ref="203isKill" data-ref-filename="203isKill">isKill</a> &amp;&amp; <a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col0 ref" href="#190Uses" title='Uses' data-ref="190Uses" data-ref-filename="190Uses">Uses</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>)) ||</td></tr>
<tr><th id="835">835</th><td>                             <a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col1 ref" href="#191Kills" title='Kills' data-ref="191Kills" data-ref-filename="191Kills">Kills</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>)))</td></tr>
<tr><th id="836">836</th><td>          <i>// Don't want to extend other live ranges and update kills.</i></td></tr>
<tr><th id="837">837</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="838">838</th><td>        <b>if</b> (<a class="local col2 ref" href="#202MOReg" title='MOReg' data-ref="202MOReg" data-ref-filename="202MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a> &amp;&amp; !<a class="local col3 ref" href="#203isKill" title='isKill' data-ref="203isKill" data-ref-filename="203isKill">isKill</a>)</td></tr>
<tr><th id="839">839</th><td>          <i>// We can't schedule across a use of the register in question.</i></td></tr>
<tr><th id="840">840</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="841">841</th><td>        <i>// Ensure that if this is register in question, its the kill we expect.</i></td></tr>
<tr><th id="842">842</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MOReg != Reg || &amp;OtherMI == KillMI) &amp;&amp;</td></tr>
<tr><th id="843">843</th><td>               <q>"Found multiple kills of a register in a basic block"</q>);</td></tr>
<tr><th id="844">844</th><td>      }</td></tr>
<tr><th id="845">845</th><td>    }</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <i>// Move debug info as well.</i></td></tr>
<tr><th id="849">849</th><td>  <b>while</b> (<a class="local col5 ref" href="#195Begin" title='Begin' data-ref="195Begin" data-ref-filename="195Begin">Begin</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195Begin" title='Begin' data-ref="195Begin" data-ref-filename="195Begin">Begin</a>)<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="850">850</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#195Begin" title='Begin' data-ref="195Begin" data-ref-filename="195Begin">Begin</a>;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <a class="local col0 ref" href="#180nmi" title='nmi' data-ref="180nmi" data-ref-filename="180nmi">nmi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>;</td></tr>
<tr><th id="853">853</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="204InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#199KillPos" title='KillPos' data-ref="199KillPos" data-ref-filename="199KillPos">KillPos</a>;</td></tr>
<tr><th id="854">854</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="855">855</th><td>    <i>// We have to move the copies first so that the MBB is still well-formed</i></td></tr>
<tr><th id="856">856</th><td><i>    // when calling handleMove().</i></td></tr>
<tr><th id="857">857</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="205MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="205MBBI" data-ref-filename="205MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#196AfterMI" title='AfterMI' data-ref="196AfterMI" data-ref-filename="196AfterMI">AfterMI</a>; <a class="local col5 ref" href="#205MBBI" title='MBBI' data-ref="205MBBI" data-ref-filename="205MBBI">MBBI</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>;) {</td></tr>
<tr><th id="858">858</th><td>      <em>auto</em> <dfn class="local col6 decl" id="206CopyMI" title='CopyMI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="206CopyMI" data-ref-filename="206CopyMI">CopyMI</dfn> = <a class="local col5 ref" href="#205MBBI" title='MBBI' data-ref="205MBBI" data-ref-filename="205MBBI">MBBI</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="859">859</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_">splice</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#206CopyMI" title='CopyMI' data-ref="206CopyMI" data-ref-filename="206CopyMI">CopyMI</a>);</td></tr>
<tr><th id="860">860</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#206CopyMI" title='CopyMI' data-ref="206CopyMI" data-ref-filename="206CopyMI">CopyMI</a></span>);</td></tr>
<tr><th id="861">861</th><td>      <a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#206CopyMI" title='CopyMI' data-ref="206CopyMI" data-ref-filename="206CopyMI">CopyMI</a>;</td></tr>
<tr><th id="862">862</th><td>    }</td></tr>
<tr><th id="863">863</th><td>    <a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a>));</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <i>// Copies following MI may have been moved as well.</i></td></tr>
<tr><th id="867">867</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#195Begin" title='Begin' data-ref="195Begin" data-ref-filename="195Begin">Begin</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#197End" title='End' data-ref="197End" data-ref-filename="197End">End</a>);</td></tr>
<tr><th id="868">868</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" data-ref-filename="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fn fake" href="../../include/llvm/ADT/DenseMap.h.html#1189" title='llvm::DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_" data-ref-filename="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_"></a><a class="local col3 ref" href="#183DI" title='DI' data-ref="183DI" data-ref-filename="183DI">DI</a>);</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <i>// Update live variables</i></td></tr>
<tr><th id="871">871</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="872">872</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a></span>);</td></tr>
<tr><th id="873">873</th><td>  } <b>else</b> {</td></tr>
<tr><th id="874">874</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE">removeVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a>, <span class='refarg'>*<a class="local col4 ref" href="#184KillMI" title='KillMI' data-ref="184KillMI" data-ref-filename="184KillMI">KillMI</a></span>);</td></tr>
<tr><th id="875">875</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181Reg" title='Reg' data-ref="181Reg" data-ref-filename="181Reg">Reg</a>, <span class='refarg'>*<a class="local col2 ref" href="#182MI" title='MI' data-ref="182MI" data-ref-filename="182MI">MI</a></span>);</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\trescheduled below kill: "</q> &lt;&lt; *KillMI);</td></tr>
<tr><th id="879">879</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="880">880</th><td>}</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE">/// Return true if the re-scheduling will put the given instruction too close</i></td></tr>
<tr><th id="883">883</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE">/// to the defs of its register dependencies.</i></td></tr>
<tr><th id="884">884</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::isDefTooClose(llvm::Register Reg, unsigned int Dist, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE">isDefTooClose</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="207Reg" title='Reg' data-type='llvm::Register' data-ref="207Reg" data-ref-filename="207Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="208Dist" title='Dist' data-type='unsigned int' data-ref="208Dist" data-ref-filename="208Dist">Dist</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                              <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="209MI" title='MI' data-type='llvm::MachineInstr *' data-ref="209MI" data-ref-filename="209MI">MI</dfn>) {</td></tr>
<tr><th id="886">886</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="210DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16def_instructionsENS_8RegisterE">def_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#207Reg" title='Reg' data-ref="207Reg" data-ref-filename="207Reg">Reg</a>)) {</td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a> || <a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="888">888</th><td>      <b>continue</b>;</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (&amp;<a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a> == <a class="local col9 ref" href="#209MI" title='MI' data-ref="209MI" data-ref-filename="209MI">MI</a>)</td></tr>
<tr><th id="890">890</th><td>      <b>return</b> <b>true</b>; <i>// MI is defining something KillMI uses</i></td></tr>
<tr><th id="891">891</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..MachineInstr*,unsignedint,llvm..DenseMapInfo{llvm..MachineInstr*},llvm..detail..DenseMapPair{llvm..MachineInst13209370">iterator</a> <dfn class="local col1 decl" id="211DDI" title='DDI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="211DDI" data-ref-filename="211DDI">DDI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(&amp;<a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a>);</td></tr>
<tr><th id="892">892</th><td>    <b>if</b> (<a class="local col1 ref" href="#211DDI" title='DDI' data-ref="211DDI" data-ref-filename="211DDI">DDI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="893">893</th><td>      <b>return</b> <b>true</b>;  <i>// Below MI</i></td></tr>
<tr><th id="894">894</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212DefDist" title='DefDist' data-type='unsigned int' data-ref="212DefDist" data-ref-filename="212DefDist">DefDist</dfn> = <a class="local col1 ref" href="#211DDI" title='DDI' data-ref="211DDI" data-ref-filename="211DDI">DDI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="895">895</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Dist &gt; DefDist &amp;&amp; <q>"Visited def already?"</q>);</td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..InstrItins">InstrItins</a>, <a class="local col0 ref" href="#210DefMI" title='DefMI' data-ref="210DefMI" data-ref-filename="210DefMI">DefMI</a>) &gt; (<a class="local col8 ref" href="#208Dist" title='Dist' data-ref="208Dist" data-ref-filename="208Dist">Dist</a> - <a class="local col2 ref" href="#212DefDist" title='DefDist' data-ref="212DefDist" data-ref-filename="212DefDist">DefDist</a>))</td></tr>
<tr><th id="897">897</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="900">900</th><td>}</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// If there is one more local instruction that reads 'Reg' and it kills 'Reg,</i></td></tr>
<tr><th id="903">903</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// consider moving the kill instruction above the current two-address</i></td></tr>
<tr><th id="904">904</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">/// instruction in order to eliminate the need for the copy.</i></td></tr>
<tr><th id="905">905</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, llvm::Register Reg)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleKillAboveMI</dfn>(</td></tr>
<tr><th id="906">906</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="213mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="213mi" data-ref-filename="213mi">mi</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="214nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="214nmi" data-ref-filename="214nmi">nmi</dfn>,</td></tr>
<tr><th id="907">907</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="215Reg" title='Reg' data-type='llvm::Register' data-ref="215Reg" data-ref-filename="215Reg">Reg</dfn>) {</td></tr>
<tr><th id="908">908</th><td>  <i>// Bail immediately if we don't have LV or LIS available. We use them to find</i></td></tr>
<tr><th id="909">909</th><td><i>  // kills efficiently.</i></td></tr>
<tr><th id="910">910</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>)</td></tr>
<tr><th id="911">911</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="216MI" title='MI' data-type='llvm::MachineInstr *' data-ref="216MI" data-ref-filename="216MI">MI</dfn> = &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#213mi" title='mi' data-ref="213mi" data-ref-filename="213mi">mi</a>;</td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;, llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineInstr*,unsignedint,llvm::DenseMapInfo{llvm::MachineInstr*},llvm::detail::DenseMapPair{llvm::MachineInst13209370" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{llvm..MachineInstr*,unsignedint,llvm..DenseMapInfo{llvm..MachineInstr*},llvm..detail..DenseMapPair{llvm..MachineInst13209370">iterator</a> <dfn class="local col7 decl" id="217DI" title='DI' data-type='DenseMap&lt;MachineInstr *, unsigned int&gt;::iterator' data-ref="217DI" data-ref-filename="217DI">DI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI" data-ref-filename="216MI">MI</a>);</td></tr>
<tr><th id="915">915</th><td>  <b>if</b> (<a class="local col7 ref" href="#217DI" title='DI' data-ref="217DI" data-ref-filename="217DI">DI</a> <a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmeqERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">==</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="916">916</th><td>    <i>// Must be created from unfolded load. Don't waste time trying this.</i></td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="218KillMI" title='KillMI' data-type='llvm::MachineInstr *' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="920">920</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="921">921</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="219LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="219LI" data-ref-filename="219LI">LI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>);</td></tr>
<tr><th id="922">922</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LI.end() != LI.begin() &amp;&amp;</td></tr>
<tr><th id="923">923</th><td>           <q>"Reg should not have empty live interval."</q>);</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="220MBBEndIdx" title='MBBEndIdx' data-type='llvm::SlotIndex' data-ref="220MBBEndIdx" data-ref-filename="220MBBEndIdx">MBBEndIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>).<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv" data-ref-filename="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>();</td></tr>
<tr><th id="926">926</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator" data-ref-filename="llvm..LiveRange..const_iterator">const_iterator</a> <dfn class="local col1 decl" id="221I" title='I' data-type='LiveInterval::const_iterator' data-ref="221I" data-ref-filename="221I">I</dfn> = <a class="local col9 ref" href="#219LI" title='LI' data-ref="219LI" data-ref-filename="219LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#220MBBEndIdx" title='MBBEndIdx' data-ref="220MBBEndIdx" data-ref-filename="220MBBEndIdx">MBBEndIdx</a>);</td></tr>
<tr><th id="927">927</th><td>    <b>if</b> (<a class="local col1 ref" href="#221I" title='I' data-ref="221I" data-ref-filename="221I">I</a> != <a class="local col9 ref" href="#219LI" title='LI' data-ref="219LI" data-ref-filename="219LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv" data-ref-filename="_ZN4llvm9LiveRange3endEv">end</a>() &amp;&amp; <a class="local col1 ref" href="#221I" title='I' data-ref="221I" data-ref-filename="221I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start" data-ref-filename="llvm..LiveRange..Segment..start">start</a> <a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_" data-ref-filename="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#220MBBEndIdx" title='MBBEndIdx' data-ref="220MBBEndIdx" data-ref-filename="220MBBEndIdx">MBBEndIdx</a>)</td></tr>
<tr><th id="928">928</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>    --<a class="local col1 ref" href="#221I" title='I' data-ref="221I" data-ref-filename="221I">I</a>;</td></tr>
<tr><th id="931">931</th><td>    <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" data-ref-filename="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#221I" title='I' data-ref="221I" data-ref-filename="221I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a>);</td></tr>
<tr><th id="932">932</th><td>  } <b>else</b> {</td></tr>
<tr><th id="933">933</th><td>    <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>).<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" title='llvm::LiveVariables::VarInfo::findKill' data-ref="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm13LiveVariables7VarInfo8findKillEPKNS_17MachineBasicBlockE">findKill</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>);</td></tr>
<tr><th id="934">934</th><td>  }</td></tr>
<tr><th id="935">935</th><td>  <b>if</b> (!<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a> || <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI" data-ref-filename="216MI">MI</a> == <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a> || <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="936">936</th><td>    <i>// Don't mess with copies, they may be coalesced later.</i></td></tr>
<tr><th id="937">937</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="222DstReg" title='DstReg' data-type='llvm::Register' data-ref="222DstReg" data-ref-filename="222DstReg">DstReg</dfn>;</td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" title='isTwoAddrUse' data-use='c' data-ref="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_" data-ref-filename="_ZL12isTwoAddrUseRN4llvm12MachineInstrENS_8RegisterERS2_">isTwoAddrUse</a>(<span class='refarg'>*<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <span class='refarg'><a class="local col2 ref" href="#222DstReg" title='DstReg' data-ref="222DstReg" data-ref-filename="222DstReg">DstReg</a></span>))</td></tr>
<tr><th id="941">941</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>  <em>bool</em> <dfn class="local col3 decl" id="223SeenStore" title='SeenStore' data-type='bool' data-ref="223SeenStore" data-ref-filename="223SeenStore">SeenStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="944">944</th><td>  <b>if</b> (!<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..AA">AA</a>, <span class='refarg'><a class="local col3 ref" href="#223SeenStore" title='SeenStore' data-ref="223SeenStore" data-ref-filename="223SeenStore">SeenStore</a></span>))</td></tr>
<tr><th id="945">945</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="224Uses" title='Uses' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="224Uses" data-ref-filename="224Uses">Uses</dfn>;</td></tr>
<tr><th id="948">948</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="225Kills" title='Kills' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="225Kills" data-ref-filename="225Kills">Kills</dfn>;</td></tr>
<tr><th id="949">949</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="226Defs" title='Defs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="226Defs" data-ref-filename="226Defs">Defs</dfn>;</td></tr>
<tr><th id="950">950</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="227LiveDefs" title='LiveDefs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="227LiveDefs" data-ref-filename="227LiveDefs">LiveDefs</dfn>;</td></tr>
<tr><th id="951">951</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="228MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="228MO" data-ref-filename="228MO">MO</dfn> : <a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (!<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO" data-ref-filename="228MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="953">953</th><td>      <b>continue</b>;</td></tr>
<tr><th id="954">954</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="229MOReg" title='MOReg' data-type='llvm::Register' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</dfn> = <a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO" data-ref-filename="228MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="955">955</th><td>    <b>if</b> (<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO" data-ref-filename="228MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="956">956</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>)</td></tr>
<tr><th id="957">957</th><td>        <b>continue</b>;</td></tr>
<tr><th id="958">958</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::isDefTooClose' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass13isDefTooCloseEN4llvm8RegisterEjPNS1_12MachineInstrE">isDefTooClose</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>, <a class="local col7 ref" href="#217DI" title='DI' data-ref="217DI" data-ref-filename="217DI">DI</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>, <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI" data-ref-filename="216MI">MI</a>))</td></tr>
<tr><th id="959">959</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="960">960</th><td>      <em>bool</em> <dfn class="local col0 decl" id="230isKill" title='isKill' data-type='bool' data-ref="230isKill" data-ref-filename="230isKill">isKill</dfn> = <a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO" data-ref-filename="228MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a> &amp;&amp; <a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>));</td></tr>
<tr><th id="961">961</th><td>      <b>if</b> (<a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a> &amp;&amp; !<a class="local col0 ref" href="#230isKill" title='isKill' data-ref="230isKill" data-ref-filename="230isKill">isKill</a>)</td></tr>
<tr><th id="962">962</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="963">963</th><td>      <a class="local col4 ref" href="#224Uses" title='Uses' data-ref="224Uses" data-ref-filename="224Uses">Uses</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>);</td></tr>
<tr><th id="964">964</th><td>      <b>if</b> (<a class="local col0 ref" href="#230isKill" title='isKill' data-ref="230isKill" data-ref-filename="230isKill">isKill</a> &amp;&amp; <a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>)</td></tr>
<tr><th id="965">965</th><td>        <a class="local col5 ref" href="#225Kills" title='Kills' data-ref="225Kills" data-ref-filename="225Kills">Kills</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>);</td></tr>
<tr><th id="966">966</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="967">967</th><td>      <a class="local col6 ref" href="#226Defs" title='Defs' data-ref="226Defs" data-ref-filename="226Defs">Defs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>);</td></tr>
<tr><th id="968">968</th><td>      <b>if</b> (!<a class="local col8 ref" href="#228MO" title='MO' data-ref="228MO" data-ref-filename="228MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="969">969</th><td>        <a class="local col7 ref" href="#227LiveDefs" title='LiveDefs' data-ref="227LiveDefs" data-ref-filename="227LiveDefs">LiveDefs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#229MOReg" title='MOReg' data-ref="229MOReg" data-ref-filename="229MOReg">MOReg</a>);</td></tr>
<tr><th id="970">970</th><td>    }</td></tr>
<tr><th id="971">971</th><td>  }</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td>  <i>// Check if the reschedule will not break depedencies.</i></td></tr>
<tr><th id="974">974</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="231NumVisited" title='NumVisited' data-type='unsigned int' data-ref="231NumVisited" data-ref-filename="231NumVisited">NumVisited</dfn> = <var>0</var>;</td></tr>
<tr><th id="975">975</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232OtherMI" title='OtherMI' data-type='llvm::MachineInstr &amp;' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</dfn> :</td></tr>
<tr><th id="976">976</th><td>       <a class="ref fn" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#213mi" title='mi' data-ref="213mi" data-ref-filename="213mi">mi</a>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>))) {</td></tr>
<tr><th id="977">977</th><td>    <i>// Debug or pseudo instructions cannot be counted against the limit.</i></td></tr>
<tr><th id="978">978</th><td>    <b>if</b> (<a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv" title='llvm::MachineInstr::isDebugOrPseudoInstr' data-ref="_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr20isDebugOrPseudoInstrEv">isDebugOrPseudoInstr</a>())</td></tr>
<tr><th id="979">979</th><td>      <b>continue</b>;</td></tr>
<tr><th id="980">980</th><td>    <b>if</b> (<a class="local col1 ref" href="#231NumVisited" title='NumVisited' data-ref="231NumVisited" data-ref-filename="231NumVisited">NumVisited</a> &gt; <var>10</var>)  <i>// FIXME: Arbitrary limit to reduce compile time cost.</i></td></tr>
<tr><th id="981">981</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="982">982</th><td>    ++<a class="local col1 ref" href="#231NumVisited" title='NumVisited' data-ref="231NumVisited" data-ref-filename="231NumVisited">NumVisited</a>;</td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (<a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() ||</td></tr>
<tr><th id="984">984</th><td>        <a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() || <a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="985">985</th><td>      <i>// Don't move pass calls, etc.</i></td></tr>
<tr><th id="986">986</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="987">987</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="233OtherDefs" title='OtherDefs' data-type='SmallVector&lt;llvm::Register, 2&gt;' data-ref="233OtherDefs" data-ref-filename="233OtherDefs">OtherDefs</dfn>;</td></tr>
<tr><th id="988">988</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="234MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="234MO" data-ref-filename="234MO">MO</dfn> : <a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="989">989</th><td>      <b>if</b> (!<a class="local col4 ref" href="#234MO" title='MO' data-ref="234MO" data-ref-filename="234MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="990">990</th><td>        <b>continue</b>;</td></tr>
<tr><th id="991">991</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="235MOReg" title='MOReg' data-type='llvm::Register' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</dfn> = <a class="local col4 ref" href="#234MO" title='MO' data-ref="234MO" data-ref-filename="234MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="992">992</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a>)</td></tr>
<tr><th id="993">993</th><td>        <b>continue</b>;</td></tr>
<tr><th id="994">994</th><td>      <b>if</b> (<a class="local col4 ref" href="#234MO" title='MO' data-ref="234MO" data-ref-filename="234MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="995">995</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col6 ref" href="#226Defs" title='Defs' data-ref="226Defs" data-ref-filename="226Defs">Defs</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="996">996</th><td>          <i>// Moving KillMI can clobber the physical register if the def has</i></td></tr>
<tr><th id="997">997</th><td><i>          // not been seen.</i></td></tr>
<tr><th id="998">998</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="999">999</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col5 ref" href="#225Kills" title='Kills' data-ref="225Kills" data-ref-filename="225Kills">Kills</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="1000">1000</th><td>          <i>// Don't want to extend other live ranges and update kills.</i></td></tr>
<tr><th id="1001">1001</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1002">1002</th><td>        <b>if</b> (&amp;<a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a> != <a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI" data-ref-filename="216MI">MI</a> &amp;&amp; <a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="1003">1003</th><td>            !(<a class="local col4 ref" href="#234MO" title='MO' data-ref="234MO" data-ref-filename="234MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a> &amp;&amp; <a class="tu ref fn" href="#_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" title='isPlainlyKilled' data-use='c' data-ref="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE" data-ref-filename="_ZL15isPlainlyKilledPN4llvm12MachineInstrENS_8RegisterEPNS_13LiveIntervalsE">isPlainlyKilled</a>(&amp;<a class="local col2 ref" href="#232OtherMI" title='OtherMI' data-ref="232OtherMI" data-ref-filename="232OtherMI">OtherMI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>))))</td></tr>
<tr><th id="1004">1004</th><td>          <i>// We can't schedule across a use of the register in question.</i></td></tr>
<tr><th id="1005">1005</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1006">1006</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1007">1007</th><td>        <a class="local col3 ref" href="#233OtherDefs" title='OtherDefs' data-ref="233OtherDefs" data-ref-filename="233OtherDefs">OtherDefs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#235MOReg" title='MOReg' data-ref="235MOReg" data-ref-filename="235MOReg">MOReg</a>);</td></tr>
<tr><th id="1008">1008</th><td>      }</td></tr>
<tr><th id="1009">1009</th><td>    }</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="236i" title='i' data-type='unsigned int' data-ref="236i" data-ref-filename="236i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="237e" title='e' data-type='unsigned int' data-ref="237e" data-ref-filename="237e">e</dfn> = <a class="local col3 ref" href="#233OtherDefs" title='OtherDefs' data-ref="233OtherDefs" data-ref-filename="233OtherDefs">OtherDefs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#236i" title='i' data-ref="236i" data-ref-filename="236i">i</a> != <a class="local col7 ref" href="#237e" title='e' data-ref="237e" data-ref-filename="237e">e</a>; ++<a class="local col6 ref" href="#236i" title='i' data-ref="236i" data-ref-filename="236i">i</a>) {</td></tr>
<tr><th id="1012">1012</th><td>      <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="238MOReg" title='MOReg' data-type='llvm::Register' data-ref="238MOReg" data-ref-filename="238MOReg">MOReg</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#233OtherDefs" title='OtherDefs' data-ref="233OtherDefs" data-ref-filename="233OtherDefs">OtherDefs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#236i" title='i' data-ref="236i" data-ref-filename="236i">i</a>]</a>;</td></tr>
<tr><th id="1013">1013</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col4 ref" href="#224Uses" title='Uses' data-ref="224Uses" data-ref-filename="224Uses">Uses</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238MOReg" title='MOReg' data-ref="238MOReg" data-ref-filename="238MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="1014">1014</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1015">1015</th><td>      <b>if</b> (<a class="local col8 ref" href="#238MOReg" title='MOReg' data-ref="238MOReg" data-ref-filename="238MOReg">MOReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" title='regOverlapsSet' data-use='c' data-ref="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14regOverlapsSetRKN4llvm15SmallVectorImplINS_8RegisterEEES1_PKNS_18TargetRegisterInfoE">regOverlapsSet</a>(<a class="local col7 ref" href="#227LiveDefs" title='LiveDefs' data-ref="227LiveDefs" data-ref-filename="227LiveDefs">LiveDefs</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238MOReg" title='MOReg' data-ref="238MOReg" data-ref-filename="238MOReg">MOReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>))</td></tr>
<tr><th id="1016">1016</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1017">1017</th><td>      <i>// Physical register def is seen.</i></td></tr>
<tr><th id="1018">1018</th><td>      <span class="namespace">llvm::</span><a class="ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11erase_valueERT_T0_" title='llvm::erase_value' data-ref="_ZN4llvm11erase_valueERT_T0_" data-ref-filename="_ZN4llvm11erase_valueERT_T0_">erase_value</a>(<span class='refarg'><a class="local col6 ref" href="#226Defs" title='Defs' data-ref="226Defs" data-ref-filename="226Defs">Defs</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238MOReg" title='MOReg' data-ref="238MOReg" data-ref-filename="238MOReg">MOReg</a>);</td></tr>
<tr><th id="1019">1019</th><td>    }</td></tr>
<tr><th id="1020">1020</th><td>  }</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td>  <i>// Move the old kill above MI, don't forget to move debug info as well.</i></td></tr>
<tr><th id="1023">1023</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="239InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#213mi" title='mi' data-ref="213mi" data-ref-filename="213mi">mi</a>;</td></tr>
<tr><th id="1024">1024</th><td>  <b>while</b> (<a class="local col9 ref" href="#239InsertPos" title='InsertPos' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239InsertPos" title='InsertPos' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</a>)<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1025">1025</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#239InsertPos" title='InsertPos' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</a>;</td></tr>
<tr><th id="1026">1026</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="240From" title='From' data-type='MachineBasicBlock::iterator' data-ref="240From" data-ref-filename="240From">From</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a>;</td></tr>
<tr><th id="1027">1027</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="241To" title='To' data-type='MachineBasicBlock::iterator' data-ref="241To" data-ref-filename="241To">To</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240From" title='From' data-ref="240From" data-ref-filename="240From">From</a>);</td></tr>
<tr><th id="1028">1028</th><td>  <b>while</b> (<span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240From" title='From' data-ref="240From" data-ref-filename="240From">From</a>)<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1029">1029</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col0 ref" href="#240From" title='From' data-ref="240From" data-ref-filename="240From">From</a>;</td></tr>
<tr><th id="1030">1030</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239InsertPos" title='InsertPos' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#240From" title='From' data-ref="240From" data-ref-filename="240From">From</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#241To" title='To' data-ref="241To" data-ref-filename="241To">To</a>);</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <a class="local col4 ref" href="#214nmi" title='nmi' data-ref="214nmi" data-ref-filename="214nmi">nmi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#239InsertPos" title='InsertPos' data-ref="239InsertPos" data-ref-filename="239InsertPos">InsertPos</a>); <i>// Backtrack so we process the moved instr.</i></td></tr>
<tr><th id="1033">1033</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" data-ref-filename="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fn fake" href="../../include/llvm/ADT/DenseMap.h.html#1189" title='llvm::DenseMapIterator&lt;llvm::MachineInstr *, unsigned int, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineInstr *, unsigned int&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_" data-ref-filename="_ZN4llvm16DenseMapIteratorIPNS_12MachineInstrEjNS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_jEELb0EEC1ERKS8_"></a><a class="local col7 ref" href="#217DI" title='DI' data-ref="217DI" data-ref-filename="217DI">DI</a>);</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <i>// Update live variables</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1037">1037</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a></span>);</td></tr>
<tr><th id="1038">1038</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1039">1039</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveVariables27removeVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrE">removeVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <span class='refarg'>*<a class="local col8 ref" href="#218KillMI" title='KillMI' data-ref="218KillMI" data-ref-filename="218KillMI">KillMI</a></span>);</td></tr>
<tr><th id="1040">1040</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg" data-ref-filename="215Reg">Reg</a>, <span class='refarg'>*<a class="local col6 ref" href="#216MI" title='MI' data-ref="216MI" data-ref-filename="216MI">MI</a></span>);</td></tr>
<tr><th id="1041">1041</th><td>  }</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\trescheduled kill: "</q> &lt;&lt; *KillMI);</td></tr>
<tr><th id="1044">1044</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1045">1045</th><td>}</td></tr>
<tr><th id="1046">1046</th><td></td></tr>
<tr><th id="1047">1047</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// Tries to commute the operand 'BaseOpIdx' and some other operand in the</i></td></tr>
<tr><th id="1048">1048</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// given machine instruction to improve opportunities for coalescing and</i></td></tr>
<tr><th id="1049">1049</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// elimination of a register to register copy.</i></td></tr>
<tr><th id="1050">1050</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">///</i></td></tr>
<tr><th id="1051">1051</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// 'DstOpIdx' specifies the index of MI def operand.</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// 'BaseOpKilled' specifies if the register associated with 'BaseOpIdx'</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// operand is killed by the given instruction.</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// The 'Dist' arguments provides the distance of MI from the start of the</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// current basic block and it is used to determine if it is profitable</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// to commute operands in the instruction.</i></td></tr>
<tr><th id="1057">1057</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">///</i></td></tr>
<tr><th id="1058">1058</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">/// Returns true if the transformation happened. Otherwise, returns false.</i></td></tr>
<tr><th id="1059">1059</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute(llvm::MachineInstr * MI, unsigned int DstOpIdx, unsigned int BaseOpIdx, bool BaseOpKilled, unsigned int Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="242MI" title='MI' data-type='llvm::MachineInstr *' data-ref="242MI" data-ref-filename="242MI">MI</dfn>,</td></tr>
<tr><th id="1060">1060</th><td>                                                      <em>unsigned</em> <dfn class="local col3 decl" id="243DstOpIdx" title='DstOpIdx' data-type='unsigned int' data-ref="243DstOpIdx" data-ref-filename="243DstOpIdx">DstOpIdx</dfn>,</td></tr>
<tr><th id="1061">1061</th><td>                                                      <em>unsigned</em> <dfn class="local col4 decl" id="244BaseOpIdx" title='BaseOpIdx' data-type='unsigned int' data-ref="244BaseOpIdx" data-ref-filename="244BaseOpIdx">BaseOpIdx</dfn>,</td></tr>
<tr><th id="1062">1062</th><td>                                                      <em>bool</em> <dfn class="local col5 decl" id="245BaseOpKilled" title='BaseOpKilled' data-type='bool' data-ref="245BaseOpKilled" data-ref-filename="245BaseOpKilled">BaseOpKilled</dfn>,</td></tr>
<tr><th id="1063">1063</th><td>                                                      <em>unsigned</em> <dfn class="local col6 decl" id="246Dist" title='Dist' data-type='unsigned int' data-ref="246Dist" data-ref-filename="246Dist">Dist</dfn>) {</td></tr>
<tr><th id="1064">1064</th><td>  <b>if</b> (!<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1066">1066</th><td></td></tr>
<tr><th id="1067">1067</th><td>  <em>bool</em> <dfn class="local col7 decl" id="247MadeChange" title='MadeChange' data-type='bool' data-ref="247MadeChange" data-ref-filename="247MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="1068">1068</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="248DstOpReg" title='DstOpReg' data-type='llvm::Register' data-ref="248DstOpReg" data-ref-filename="248DstOpReg">DstOpReg</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243DstOpIdx" title='DstOpIdx' data-ref="243DstOpIdx" data-ref-filename="243DstOpIdx">DstOpIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1069">1069</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="249BaseOpReg" title='BaseOpReg' data-type='llvm::Register' data-ref="249BaseOpReg" data-ref-filename="249BaseOpReg">BaseOpReg</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#244BaseOpIdx" title='BaseOpIdx' data-ref="244BaseOpIdx" data-ref-filename="244BaseOpIdx">BaseOpIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1070">1070</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250OpsNum" title='OpsNum' data-type='unsigned int' data-ref="250OpsNum" data-ref-filename="250OpsNum">OpsNum</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1071">1071</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251OtherOpIdx" title='OtherOpIdx' data-type='unsigned int' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1072">1072</th><td>  <b>for</b> (; <a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a> &lt; <a class="local col0 ref" href="#250OpsNum" title='OpsNum' data-ref="250OpsNum" data-ref-filename="250OpsNum">OpsNum</a>; <a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a>++) {</td></tr>
<tr><th id="1073">1073</th><td>    <i>// The call of findCommutedOpIndices below only checks if BaseOpIdx</i></td></tr>
<tr><th id="1074">1074</th><td><i>    // and OtherOpIdx are commutable, it does not really search for</i></td></tr>
<tr><th id="1075">1075</th><td><i>    // other commutable operands and does not change the values of passed</i></td></tr>
<tr><th id="1076">1076</th><td><i>    // variables.</i></td></tr>
<tr><th id="1077">1077</th><td>    <b>if</b> (<a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a> == <a class="local col4 ref" href="#244BaseOpIdx" title='BaseOpIdx' data-ref="244BaseOpIdx" data-ref-filename="244BaseOpIdx">BaseOpIdx</a> || !<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="1078">1078</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(*<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#244BaseOpIdx" title='BaseOpIdx' data-ref="244BaseOpIdx" data-ref-filename="244BaseOpIdx">BaseOpIdx</a></span>, <span class='refarg'><a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a></span>))</td></tr>
<tr><th id="1079">1079</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="252OtherOpReg" title='OtherOpReg' data-type='llvm::Register' data-ref="252OtherOpReg" data-ref-filename="252OtherOpReg">OtherOpReg</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1082">1082</th><td>    <em>bool</em> <dfn class="local col3 decl" id="253AggressiveCommute" title='AggressiveCommute' data-type='bool' data-ref="253AggressiveCommute" data-ref-filename="253AggressiveCommute">AggressiveCommute</dfn> = <b>false</b>;</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td>    <i>// If OtherOp dies but BaseOp does not, swap the OtherOp and BaseOp</i></td></tr>
<tr><th id="1085">1085</th><td><i>    // operands. This makes the live ranges of DstOp and OtherOp joinable.</i></td></tr>
<tr><th id="1086">1086</th><td>    <em>bool</em> <dfn class="local col4 decl" id="254OtherOpKilled" title='OtherOpKilled' data-type='bool' data-ref="254OtherOpKilled" data-ref-filename="254OtherOpKilled">OtherOpKilled</dfn> = <a class="tu ref fn" href="#_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" data-ref-filename="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'>*<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#252OtherOpReg" title='OtherOpReg' data-ref="252OtherOpReg" data-ref-filename="252OtherOpReg">OtherOpReg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>, <b>false</b>);</td></tr>
<tr><th id="1087">1087</th><td>    <em>bool</em> <dfn class="local col5 decl" id="255DoCommute" title='DoCommute' data-type='bool' data-ref="255DoCommute" data-ref-filename="255DoCommute">DoCommute</dfn> = !<a class="local col5 ref" href="#245BaseOpKilled" title='BaseOpKilled' data-ref="245BaseOpKilled" data-ref-filename="245BaseOpKilled">BaseOpKilled</a> &amp;&amp; <a class="local col4 ref" href="#254OtherOpKilled" title='OtherOpKilled' data-ref="254OtherOpKilled" data-ref-filename="254OtherOpKilled">OtherOpKilled</a>;</td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td>    <b>if</b> (!<a class="local col5 ref" href="#255DoCommute" title='DoCommute' data-ref="255DoCommute" data-ref-filename="255DoCommute">DoCommute</a> &amp;&amp;</td></tr>
<tr><th id="1090">1090</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToCommute' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21isProfitableToCommuteEN4llvm8RegisterES2_S2_PNS1_12MachineInstrEj">isProfitableToCommute</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#248DstOpReg" title='DstOpReg' data-ref="248DstOpReg" data-ref-filename="248DstOpReg">DstOpReg</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#249BaseOpReg" title='BaseOpReg' data-ref="249BaseOpReg" data-ref-filename="249BaseOpReg">BaseOpReg</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#252OtherOpReg" title='OtherOpReg' data-ref="252OtherOpReg" data-ref-filename="252OtherOpReg">OtherOpReg</a>, <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>, <a class="local col6 ref" href="#246Dist" title='Dist' data-ref="246Dist" data-ref-filename="246Dist">Dist</a>)) {</td></tr>
<tr><th id="1091">1091</th><td>      <a class="local col5 ref" href="#255DoCommute" title='DoCommute' data-ref="255DoCommute" data-ref-filename="255DoCommute">DoCommute</a> = <b>true</b>;</td></tr>
<tr><th id="1092">1092</th><td>      <a class="local col3 ref" href="#253AggressiveCommute" title='AggressiveCommute' data-ref="253AggressiveCommute" data-ref-filename="253AggressiveCommute">AggressiveCommute</a> = <b>true</b>;</td></tr>
<tr><th id="1093">1093</th><td>    }</td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td>    <i>// If it's profitable to commute, try to do so.</i></td></tr>
<tr><th id="1096">1096</th><td>    <b>if</b> (<a class="local col5 ref" href="#255DoCommute" title='DoCommute' data-ref="255DoCommute" data-ref-filename="255DoCommute">DoCommute</a> &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" title='(anonymous namespace)::TwoAddressInstructionPass::commuteInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18commuteInstructionEPN4llvm12MachineInstrEjjjj">commuteInstruction</a>(<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>, <a class="local col3 ref" href="#243DstOpIdx" title='DstOpIdx' data-ref="243DstOpIdx" data-ref-filename="243DstOpIdx">DstOpIdx</a>, <a class="local col4 ref" href="#244BaseOpIdx" title='BaseOpIdx' data-ref="244BaseOpIdx" data-ref-filename="244BaseOpIdx">BaseOpIdx</a>, <a class="local col1 ref" href="#251OtherOpIdx" title='OtherOpIdx' data-ref="251OtherOpIdx" data-ref-filename="251OtherOpIdx">OtherOpIdx</a>,</td></tr>
<tr><th id="1097">1097</th><td>                                        <a class="local col6 ref" href="#246Dist" title='Dist' data-ref="246Dist" data-ref-filename="246Dist">Dist</a>)) {</td></tr>
<tr><th id="1098">1098</th><td>      <a class="local col7 ref" href="#247MadeChange" title='MadeChange' data-ref="247MadeChange" data-ref-filename="247MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="1099">1099</th><td>      <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#70" title='NumCommuted' data-ref="NumCommuted" data-ref-filename="NumCommuted">NumCommuted</a>;</td></tr>
<tr><th id="1100">1100</th><td>      <b>if</b> (<a class="local col3 ref" href="#253AggressiveCommute" title='AggressiveCommute' data-ref="253AggressiveCommute" data-ref-filename="253AggressiveCommute">AggressiveCommute</a>)</td></tr>
<tr><th id="1101">1101</th><td>        <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#71" title='NumAggrCommuted' data-ref="NumAggrCommuted" data-ref-filename="NumAggrCommuted">NumAggrCommuted</a>;</td></tr>
<tr><th id="1102">1102</th><td></td></tr>
<tr><th id="1103">1103</th><td>      <i>// There might be more than two commutable operands, update BaseOp and</i></td></tr>
<tr><th id="1104">1104</th><td><i>      // continue scanning.</i></td></tr>
<tr><th id="1105">1105</th><td><i>      // FIXME: This assumes that the new instruction's operands are in the</i></td></tr>
<tr><th id="1106">1106</th><td><i>      // same positions and were simply swapped.</i></td></tr>
<tr><th id="1107">1107</th><td>      <a class="local col9 ref" href="#249BaseOpReg" title='BaseOpReg' data-ref="249BaseOpReg" data-ref-filename="249BaseOpReg">BaseOpReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col2 ref" href="#252OtherOpReg" title='OtherOpReg' data-ref="252OtherOpReg" data-ref-filename="252OtherOpReg">OtherOpReg</a>;</td></tr>
<tr><th id="1108">1108</th><td>      <a class="local col5 ref" href="#245BaseOpKilled" title='BaseOpKilled' data-ref="245BaseOpKilled" data-ref-filename="245BaseOpKilled">BaseOpKilled</a> = <a class="local col4 ref" href="#254OtherOpKilled" title='OtherOpKilled' data-ref="254OtherOpKilled" data-ref-filename="254OtherOpKilled">OtherOpKilled</a>;</td></tr>
<tr><th id="1109">1109</th><td>      <i>// Resamples OpsNum in case the number of operands was reduced. This</i></td></tr>
<tr><th id="1110">1110</th><td><i>      // happens with X86.</i></td></tr>
<tr><th id="1111">1111</th><td>      <a class="local col0 ref" href="#250OpsNum" title='OpsNum' data-ref="250OpsNum" data-ref-filename="250OpsNum">OpsNum</a> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1112">1112</th><td>    }</td></tr>
<tr><th id="1113">1113</th><td>  }</td></tr>
<tr><th id="1114">1114</th><td>  <b>return</b> <a class="local col7 ref" href="#247MadeChange" title='MadeChange' data-ref="247MadeChange" data-ref-filename="247MadeChange">MadeChange</a>;</td></tr>
<tr><th id="1115">1115</th><td>}</td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// For the case where an instruction has a single pair of tied register</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// operands, attempt some transformations that may either eliminate the tied</i></td></tr>
<tr><th id="1119">1119</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// operands or improve the opportunities for coalescing away the register copy.</i></td></tr>
<tr><th id="1120">1120</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// Returns true if no copy needs to be inserted to untie mi's operands</i></td></tr>
<tr><th id="1121">1121</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// (either because they were untied, or because mi was rescheduled, and will</i></td></tr>
<tr><th id="1122">1122</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// be visited again later). If the shouldOnlyCommute flag is true, only</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">/// instruction commutation is attempted.</i></td></tr>
<tr><th id="1124">1124</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1125">1125</th><td><dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform(MachineBasicBlock::iterator &amp; mi, MachineBasicBlock::iterator &amp; nmi, unsigned int SrcIdx, unsigned int DstIdx, unsigned int Dist, bool shouldOnlyCommute)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="256mi" title='mi' data-type='MachineBasicBlock::iterator &amp;' data-ref="256mi" data-ref-filename="256mi">mi</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="257nmi" title='nmi' data-type='MachineBasicBlock::iterator &amp;' data-ref="257nmi" data-ref-filename="257nmi">nmi</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                        <em>unsigned</em> <dfn class="local col8 decl" id="258SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="258SrcIdx" data-ref-filename="258SrcIdx">SrcIdx</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="259DstIdx" title='DstIdx' data-type='unsigned int' data-ref="259DstIdx" data-ref-filename="259DstIdx">DstIdx</dfn>,</td></tr>
<tr><th id="1128">1128</th><td>                        <em>unsigned</em> <dfn class="local col0 decl" id="260Dist" title='Dist' data-type='unsigned int' data-ref="260Dist" data-ref-filename="260Dist">Dist</dfn>, <em>bool</em> <dfn class="local col1 decl" id="261shouldOnlyCommute" title='shouldOnlyCommute' data-type='bool' data-ref="261shouldOnlyCommute" data-ref-filename="261shouldOnlyCommute">shouldOnlyCommute</dfn>) {</td></tr>
<tr><th id="1129">1129</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..OptLevel">OptLevel</a> == <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a>)</td></tr>
<tr><th id="1130">1130</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="262MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="262MI" data-ref-filename="262MI">MI</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a>;</td></tr>
<tr><th id="1133">1133</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="263regA" title='regA' data-type='llvm::Register' data-ref="263regA" data-ref-filename="263regA">regA</dfn> = <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#259DstIdx" title='DstIdx' data-ref="259DstIdx" data-ref-filename="259DstIdx">DstIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1134">1134</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="264regB" title='regB' data-type='llvm::Register' data-ref="264regB" data-ref-filename="264regB">regB</dfn> = <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258SrcIdx" title='SrcIdx' data-ref="258SrcIdx" data-ref-filename="258SrcIdx">SrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(regB.isVirtual() &amp;&amp; <q>"cannot make instruction into two-address form"</q>);</td></tr>
<tr><th id="1137">1137</th><td>  <em>bool</em> <dfn class="local col5 decl" id="265regBKilled" title='regBKilled' data-type='bool' data-ref="265regBKilled" data-ref-filename="265regBKilled">regBKilled</dfn> = <a class="tu ref fn" href="#_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" data-ref-filename="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>, <b>true</b>);</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <b>if</b> (<a class="local col3 ref" href="#263regA" title='regA' data-ref="263regA" data-ref-filename="263regA">regA</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1140">1140</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::scanUses' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass8scanUsesEN4llvm8RegisterE">scanUses</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#263regA" title='regA' data-ref="263regA" data-ref-filename="263regA">regA</a>);</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <em>bool</em> <dfn class="local col6 decl" id="266Commuted" title='Commuted' data-type='bool' data-ref="266Commuted" data-ref-filename="266Commuted">Commuted</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionCommute' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21tryInstructionCommuteEPN4llvm12MachineInstrEjjbj">tryInstructionCommute</a>(&amp;<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>, <a class="local col9 ref" href="#259DstIdx" title='DstIdx' data-ref="259DstIdx" data-ref-filename="259DstIdx">DstIdx</a>, <a class="local col8 ref" href="#258SrcIdx" title='SrcIdx' data-ref="258SrcIdx" data-ref-filename="258SrcIdx">SrcIdx</a>, <a class="local col5 ref" href="#265regBKilled" title='regBKilled' data-ref="265regBKilled" data-ref-filename="265regBKilled">regBKilled</a>, <a class="local col0 ref" href="#260Dist" title='Dist' data-ref="260Dist" data-ref-filename="260Dist">Dist</a>);</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <i>// If the instruction is convertible to 3 Addr, instead</i></td></tr>
<tr><th id="1145">1145</th><td><i>  // of returning try 3 Addr transformation aggressively and</i></td></tr>
<tr><th id="1146">1146</th><td><i>  // use this variable to check later. Because it might be better.</i></td></tr>
<tr><th id="1147">1147</th><td><i>  // For example, we can just use `leal (%rsi,%rdi), %eax` and `ret`</i></td></tr>
<tr><th id="1148">1148</th><td><i>  // instead of the following code.</i></td></tr>
<tr><th id="1149">1149</th><td><i>  //   addl     %esi, %edi</i></td></tr>
<tr><th id="1150">1150</th><td><i>  //   movl     %edi, %eax</i></td></tr>
<tr><th id="1151">1151</th><td><i>  //   ret</i></td></tr>
<tr><th id="1152">1152</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Commuted" title='Commuted' data-ref="266Commuted" data-ref-filename="266Commuted">Commuted</a> &amp;&amp; !<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</a>())</td></tr>
<tr><th id="1153">1153</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>  <b>if</b> (<a class="local col1 ref" href="#261shouldOnlyCommute" title='shouldOnlyCommute' data-ref="261shouldOnlyCommute" data-ref-filename="261shouldOnlyCommute">shouldOnlyCommute</a>)</td></tr>
<tr><th id="1156">1156</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <i>// If there is one more use of regB later in the same MBB, consider</i></td></tr>
<tr><th id="1159">1159</th><td><i>  // re-schedule this MI below it.</i></td></tr>
<tr><th id="1160">1160</th><td>  <b>if</b> (!<a class="local col6 ref" href="#266Commuted" title='Commuted' data-ref="266Commuted" data-ref-filename="266Commuted">Commuted</a> &amp;&amp; <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRescheduling" title='EnableRescheduling' data-use='m' data-ref="EnableRescheduling" data-ref-filename="EnableRescheduling">EnableRescheduling</a> &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleMIBelowKill' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleMIBelowKillERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleMIBelowKill</a>(<span class='refarg'><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a></span>, <span class='refarg'><a class="local col7 ref" href="#257nmi" title='nmi' data-ref="257nmi" data-ref-filename="257nmi">nmi</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>)) {</td></tr>
<tr><th id="1161">1161</th><td>    <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#74" title='NumReSchedDowns' data-ref="NumReSchedDowns" data-ref-filename="NumReSchedDowns">NumReSchedDowns</a>;</td></tr>
<tr><th id="1162">1162</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1163">1163</th><td>  }</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>  <i>// If we commuted, regB may have changed so we should re-sample it to avoid</i></td></tr>
<tr><th id="1166">1166</th><td><i>  // confusing the three address conversion below.</i></td></tr>
<tr><th id="1167">1167</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Commuted" title='Commuted' data-ref="266Commuted" data-ref-filename="266Commuted">Commuted</a>) {</td></tr>
<tr><th id="1168">1168</th><td>    <a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258SrcIdx" title='SrcIdx' data-ref="258SrcIdx" data-ref-filename="258SrcIdx">SrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1169">1169</th><td>    <a class="local col5 ref" href="#265regBKilled" title='regBKilled' data-ref="265regBKilled" data-ref-filename="265regBKilled">regBKilled</a> = <a class="tu ref fn" href="#_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" title='isKilled' data-use='c' data-ref="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb" data-ref-filename="_ZL8isKilledRN4llvm12MachineInstrENS_8RegisterEPKNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoEPNS_13LiveIntervalsEb">isKilled</a>(<span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>, <b>true</b>);</td></tr>
<tr><th id="1170">1170</th><td>  }</td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td>  <b>if</b> (<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" title='llvm::MachineInstr::isConvertibleTo3Addr' data-ref="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr20isConvertibleTo3AddrENS0_9QueryTypeE">isConvertibleTo3Addr</a>()) {</td></tr>
<tr><th id="1173">1173</th><td>    <i>// This instruction is potentially convertible to a true</i></td></tr>
<tr><th id="1174">1174</th><td><i>    // three-address instruction.  Check if it is profitable.</i></td></tr>
<tr><th id="1175">1175</th><td>    <b>if</b> (!<a class="local col5 ref" href="#265regBKilled" title='regBKilled' data-ref="265regBKilled" data-ref-filename="265regBKilled">regBKilled</a> || <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" title='(anonymous namespace)::TwoAddressInstructionPass::isProfitableToConv3Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23isProfitableToConv3AddrEN4llvm8RegisterES2_">isProfitableToConv3Addr</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#263regA" title='regA' data-ref="263regA" data-ref-filename="263regA">regA</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>)) {</td></tr>
<tr><th id="1176">1176</th><td>      <i>// Try to convert it.</i></td></tr>
<tr><th id="1177">1177</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" title='(anonymous namespace)::TwoAddressInstructionPass::convertInstTo3Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass18convertInstTo3AddrERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterES6_j">convertInstTo3Addr</a>(<span class='refarg'><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a></span>, <span class='refarg'><a class="local col7 ref" href="#257nmi" title='nmi' data-ref="257nmi" data-ref-filename="257nmi">nmi</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#263regA" title='regA' data-ref="263regA" data-ref-filename="263regA">regA</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>, <a class="local col0 ref" href="#260Dist" title='Dist' data-ref="260Dist" data-ref-filename="260Dist">Dist</a>)) {</td></tr>
<tr><th id="1178">1178</th><td>        <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#72" title='NumConvertedTo3Addr' data-ref="NumConvertedTo3Addr" data-ref-filename="NumConvertedTo3Addr">NumConvertedTo3Addr</a>;</td></tr>
<tr><th id="1179">1179</th><td>        <b>return</b> <b>true</b>; <i>// Done with this instruction.</i></td></tr>
<tr><th id="1180">1180</th><td>      }</td></tr>
<tr><th id="1181">1181</th><td>    }</td></tr>
<tr><th id="1182">1182</th><td>  }</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i>// Return if it is commuted but 3 addr conversion is failed.</i></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col6 ref" href="#266Commuted" title='Commuted' data-ref="266Commuted" data-ref-filename="266Commuted">Commuted</a>)</td></tr>
<tr><th id="1186">1186</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// If there is one more use of regB later in the same MBB, consider</i></td></tr>
<tr><th id="1189">1189</th><td><i>  // re-schedule it before this MI if it's legal.</i></td></tr>
<tr><th id="1190">1190</th><td>  <b>if</b> (<a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableRescheduling" title='EnableRescheduling' data-use='m' data-ref="EnableRescheduling" data-ref-filename="EnableRescheduling">EnableRescheduling</a> &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" title='(anonymous namespace)::TwoAddressInstructionPass::rescheduleKillAboveMI' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass21rescheduleKillAboveMIERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_NS1_8RegisterE">rescheduleKillAboveMI</a>(<span class='refarg'><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a></span>, <span class='refarg'><a class="local col7 ref" href="#257nmi" title='nmi' data-ref="257nmi" data-ref-filename="257nmi">nmi</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>)) {</td></tr>
<tr><th id="1191">1191</th><td>    <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#73" title='NumReSchedUps' data-ref="NumReSchedUps" data-ref-filename="NumReSchedUps">NumReSchedUps</a>;</td></tr>
<tr><th id="1192">1192</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1193">1193</th><td>  }</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td>  <i>// If this is an instruction with a load folded into it, try unfolding</i></td></tr>
<tr><th id="1196">1196</th><td><i>  // the load, e.g. avoid this:</i></td></tr>
<tr><th id="1197">1197</th><td><i>  //   movq %rdx, %rcx</i></td></tr>
<tr><th id="1198">1198</th><td><i>  //   addq (%rax), %rcx</i></td></tr>
<tr><th id="1199">1199</th><td><i>  // in favor of this:</i></td></tr>
<tr><th id="1200">1200</th><td><i>  //   movq (%rax), %rcx</i></td></tr>
<tr><th id="1201">1201</th><td><i>  //   addq %rdx, %rcx</i></td></tr>
<tr><th id="1202">1202</th><td><i>  // because it's preferable to schedule a load than a register copy.</i></td></tr>
<tr><th id="1203">1203</th><td>  <b>if</b> (<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col5 ref" href="#265regBKilled" title='regBKilled' data-ref="265regBKilled" data-ref-filename="265regBKilled">regBKilled</a>) {</td></tr>
<tr><th id="1204">1204</th><td>    <i>// Determine if a load can be unfolded.</i></td></tr>
<tr><th id="1205">1205</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="267LoadRegIndex" title='LoadRegIndex' data-type='unsigned int' data-ref="267LoadRegIndex" data-ref-filename="267LoadRegIndex">LoadRegIndex</dfn>;</td></tr>
<tr><th id="1206">1206</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="268NewOpc" title='NewOpc' data-type='unsigned int' data-ref="268NewOpc" data-ref-filename="268NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="1207">1207</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" data-ref-filename="_ZNK4llvm15TargetInstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</a>(<a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="1208">1208</th><td>                                      <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1209">1209</th><td>                                      <i>/*UnfoldStore=*/</i><b>false</b>,</td></tr>
<tr><th id="1210">1210</th><td>                                      &amp;<a class="local col7 ref" href="#267LoadRegIndex" title='LoadRegIndex' data-ref="267LoadRegIndex" data-ref-filename="267LoadRegIndex">LoadRegIndex</a>);</td></tr>
<tr><th id="1211">1211</th><td>    <b>if</b> (<a class="local col8 ref" href="#268NewOpc" title='NewOpc' data-ref="268NewOpc" data-ref-filename="268NewOpc">NewOpc</a> != <var>0</var>) {</td></tr>
<tr><th id="1212">1212</th><td>      <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="269UnfoldMCID" title='UnfoldMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="269UnfoldMCID" data-ref-filename="269UnfoldMCID">UnfoldMCID</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#268NewOpc" title='NewOpc' data-ref="268NewOpc" data-ref-filename="268NewOpc">NewOpc</a>);</td></tr>
<tr><th id="1213">1213</th><td>      <b>if</b> (<a class="local col9 ref" href="#269UnfoldMCID" title='UnfoldMCID' data-ref="269UnfoldMCID" data-ref-filename="269UnfoldMCID">UnfoldMCID</a>.<a class="ref fn" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>1</var>) {</td></tr>
<tr><th id="1214">1214</th><td>        <i>// Unfold the load.</i></td></tr>
<tr><th id="1215">1215</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr:   UNFOLDING: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1216">1216</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="270RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="270RC" data-ref-filename="270RC">RC</dfn> =</td></tr>
<tr><th id="1217">1217</th><td>          <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getAllocatableClassEPKNS_19TargetRegisterClassE">getAllocatableClass</a>(</td></tr>
<tr><th id="1218">1218</th><td>            <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col9 ref" href="#269UnfoldMCID" title='UnfoldMCID' data-ref="269UnfoldMCID" data-ref-filename="269UnfoldMCID">UnfoldMCID</a>, <a class="local col7 ref" href="#267LoadRegIndex" title='LoadRegIndex' data-ref="267LoadRegIndex" data-ref-filename="267LoadRegIndex">LoadRegIndex</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>, *<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>));</td></tr>
<tr><th id="1219">1219</th><td>        <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="271Reg" title='Reg' data-type='llvm::Register' data-ref="271Reg" data-ref-filename="271Reg">Reg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#270RC" title='RC' data-ref="270RC" data-ref-filename="270RC">RC</a>);</td></tr>
<tr><th id="1220">1220</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="272NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 2&gt;' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1221">1221</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a></span>, <span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#271Reg" title='Reg' data-ref="271Reg" data-ref-filename="271Reg">Reg</a>,</td></tr>
<tr><th id="1222">1222</th><td>                                      <i>/*UnfoldLoad=*/</i><b>true</b>,</td></tr>
<tr><th id="1223">1223</th><td>                                      <i>/*UnfoldStore=*/</i><b>false</b>, <span class='refarg'><a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a></span>)) {</td></tr>
<tr><th id="1224">1224</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: ABANDONING UNFOLD\n"</q>);</td></tr>
<tr><th id="1225">1225</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1226">1226</th><td>        }</td></tr>
<tr><th id="1227">1227</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMIs.size() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="1228">1228</th><td>               <q>"Unfolded a load into multiple instructions!"</q>);</td></tr>
<tr><th id="1229">1229</th><td>        <i>// The load was previously folded, so this is the only use.</i></td></tr>
<tr><th id="1230">1230</th><td>        <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#271Reg" title='Reg' data-ref="271Reg" data-ref-filename="271Reg">Reg</a>, <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>);</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>        <i>// Tentatively insert the instructions into the block so that they</i></td></tr>
<tr><th id="1233">1233</th><td><i>        // look "normal" to the transformation logic.</i></td></tr>
<tr><th id="1234">1234</th><td>        <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a>, <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1235">1235</th><td>        <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a>, <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr:    NEW LOAD: "</q> &lt;&lt; *NewMIs[<var>0</var>]</td></tr>
<tr><th id="1238">1238</th><td>                          &lt;&lt; <q>"2addr:    NEW INST: "</q> &lt;&lt; *NewMIs[<var>1</var>]);</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>        <i>// Transform the instruction, now that it no longer has a load.</i></td></tr>
<tr><th id="1241">1241</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="273NewDstIdx" title='NewDstIdx' data-type='unsigned int' data-ref="273NewDstIdx" data-ref-filename="273NewDstIdx">NewDstIdx</dfn> = <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperandIdx</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#263regA" title='regA' data-ref="263regA" data-ref-filename="263regA">regA</a>);</td></tr>
<tr><th id="1242">1242</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="274NewSrcIdx" title='NewSrcIdx' data-type='unsigned int' data-ref="274NewSrcIdx" data-ref-filename="274NewSrcIdx">NewSrcIdx</dfn> = <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#264regB" title='regB' data-ref="264regB" data-ref-filename="264regB">regB</a>);</td></tr>
<tr><th id="1243">1243</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="275NewMI" title='NewMI' data-type='MachineBasicBlock::iterator' data-ref="275NewMI" data-ref-filename="275NewMI">NewMI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1244">1244</th><td>        <em>bool</em> <dfn class="local col6 decl" id="276TransformResult" title='TransformResult' data-type='bool' data-ref="276TransformResult" data-ref-filename="276TransformResult">TransformResult</dfn> =</td></tr>
<tr><th id="1245">1245</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<span class='refarg'><a class="local col5 ref" href="#275NewMI" title='NewMI' data-ref="275NewMI" data-ref-filename="275NewMI">NewMI</a></span>, <span class='refarg'><a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a></span>, <a class="local col4 ref" href="#274NewSrcIdx" title='NewSrcIdx' data-ref="274NewSrcIdx" data-ref-filename="274NewSrcIdx">NewSrcIdx</a>, <a class="local col3 ref" href="#273NewDstIdx" title='NewDstIdx' data-ref="273NewDstIdx" data-ref-filename="273NewDstIdx">NewDstIdx</a>, <a class="local col0 ref" href="#260Dist" title='Dist' data-ref="260Dist" data-ref-filename="260Dist">Dist</a>, <b>true</b>);</td></tr>
<tr><th id="1246">1246</th><td>        (<em>void</em>)<a class="local col6 ref" href="#276TransformResult" title='TransformResult' data-ref="276TransformResult" data-ref-filename="276TransformResult">TransformResult</a>;</td></tr>
<tr><th id="1247">1247</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!TransformResult &amp;&amp;</td></tr>
<tr><th id="1248">1248</th><td>               <q>"tryInstructionTransform() should return false."</q>);</td></tr>
<tr><th id="1249">1249</th><td>        <b>if</b> (<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#274NewSrcIdx" title='NewSrcIdx' data-ref="274NewSrcIdx" data-ref-filename="274NewSrcIdx">NewSrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1250">1250</th><td>          <i>// Success, or at least we made an improvement. Keep the unfolded</i></td></tr>
<tr><th id="1251">1251</th><td><i>          // instructions and discard the original.</i></td></tr>
<tr><th id="1252">1252</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>) {</td></tr>
<tr><th id="1253">1253</th><td>            <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="277i" title='i' data-type='unsigned int' data-ref="277i" data-ref-filename="277i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="278e" title='e' data-type='unsigned int' data-ref="278e" data-ref-filename="278e">e</dfn> = <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#277i" title='i' data-ref="277i" data-ref-filename="277i">i</a> != <a class="local col8 ref" href="#278e" title='e' data-ref="278e" data-ref-filename="278e">e</a>; ++<a class="local col7 ref" href="#277i" title='i' data-ref="277i" data-ref-filename="277i">i</a>) {</td></tr>
<tr><th id="1254">1254</th><td>              <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="279MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="279MO" data-ref-filename="279MO">MO</dfn> = <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277i" title='i' data-ref="277i" data-ref-filename="277i">i</a>);</td></tr>
<tr><th id="1255">1255</th><td>              <b>if</b> (<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="1256">1256</th><td>                <b>if</b> (<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1257">1257</th><td>                  <b>if</b> (<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1258">1258</th><td>                    <b>if</b> (<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1259">1259</th><td>                      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="1260">1260</th><td>                    <b>else</b> {</td></tr>
<tr><th id="1261">1261</th><td>                      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMIs[<var>1</var>]-&gt;killsRegister(MO.getReg()) &amp;&amp;</td></tr>
<tr><th id="1262">1262</th><td>                             <q>"Kill missing after load unfold!"</q>);</td></tr>
<tr><th id="1263">1263</th><td>                      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1264">1264</th><td>                    }</td></tr>
<tr><th id="1265">1265</th><td>                  }</td></tr>
<tr><th id="1266">1266</th><td>                } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables25removeVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrE" title='llvm::LiveVariables::removeVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables25removeVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveVariables25removeVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrE">removeVirtualRegisterDead</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a></span>)) {</td></tr>
<tr><th id="1267">1267</th><td>                  <b>if</b> (<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1268">1268</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'>*<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1269">1269</th><td>                  <b>else</b> {</td></tr>
<tr><th id="1270">1270</th><td>                    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewMIs[<var>0</var>]-&gt;registerDefIsDead(MO.getReg()) &amp;&amp;</td></tr>
<tr><th id="1271">1271</th><td>                           <q>"Dead flag missing after load unfold!"</q>);</td></tr>
<tr><th id="1272">1272</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterDead' data-ref="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables22addVirtualRegisterDeadENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterDead</a>(<a class="local col9 ref" href="#279MO" title='MO' data-ref="279MO" data-ref-filename="279MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'>*<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a></span>);</td></tr>
<tr><th id="1273">1273</th><td>                  }</td></tr>
<tr><th id="1274">1274</th><td>                }</td></tr>
<tr><th id="1275">1275</th><td>              }</td></tr>
<tr><th id="1276">1276</th><td>            }</td></tr>
<tr><th id="1277">1277</th><td>            <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#271Reg" title='Reg' data-ref="271Reg" data-ref-filename="271Reg">Reg</a>, <span class='refarg'>*<a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a></span>);</td></tr>
<tr><th id="1278">1278</th><td>          }</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="280OrigRegs" title='OrigRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="280OrigRegs" data-ref-filename="280OrigRegs">OrigRegs</dfn>;</td></tr>
<tr><th id="1281">1281</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1282">1282</th><td>            <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="281MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="281MO" data-ref-filename="281MO">MO</dfn> : <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1283">1283</th><td>              <b>if</b> (<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1284">1284</th><td>                <a class="local col0 ref" href="#280OrigRegs" title='OrigRegs' data-ref="280OrigRegs" data-ref-filename="280OrigRegs">OrigRegs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO" data-ref-filename="281MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1285">1285</th><td>            }</td></tr>
<tr><th id="1286">1286</th><td>          }</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>          <a class="local col2 ref" href="#262MI" title='MI' data-ref="262MI" data-ref-filename="262MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td>          <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1291">1291</th><td>          <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1292">1292</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="282Begin" title='Begin' data-type='MachineBasicBlock::iterator' data-ref="282Begin" data-ref-filename="282Begin">Begin</dfn><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>);</td></tr>
<tr><th id="1293">1293</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="283End" title='End' data-type='MachineBasicBlock::iterator' data-ref="283End" data-ref-filename="283End">End</dfn><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="1294">1294</th><td>            <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE" title='llvm::LiveIntervals::repairIntervalsInRange' data-ref="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE">repairIntervalsInRange</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#282Begin" title='Begin' data-ref="282Begin" data-ref-filename="282Begin">Begin</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#283End" title='End' data-ref="283End" data-ref-filename="283End">End</a>, <a class="ref fn fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col0 ref" href="#280OrigRegs" title='OrigRegs' data-ref="280OrigRegs" data-ref-filename="280OrigRegs">OrigRegs</a>);</td></tr>
<tr><th id="1295">1295</th><td>          }</td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td>          <a class="local col6 ref" href="#256mi" title='mi' data-ref="256mi" data-ref-filename="256mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="1298">1298</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1299">1299</th><td>          <i>// Transforming didn't eliminate the tie and didn't lead to an</i></td></tr>
<tr><th id="1300">1300</th><td><i>          // improvement. Clean up the unfolded instructions and keep the</i></td></tr>
<tr><th id="1301">1301</th><td><i>          // original.</i></td></tr>
<tr><th id="1302">1302</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"2addr: ABANDONING UNFOLD\n"</q>);</td></tr>
<tr><th id="1303">1303</th><td>          <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1304">1304</th><td>          <a class="local col2 ref" href="#272NewMIs" title='NewMIs' data-ref="272NewMIs" data-ref-filename="272NewMIs">NewMIs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1305">1305</th><td>        }</td></tr>
<tr><th id="1306">1306</th><td>      }</td></tr>
<tr><th id="1307">1307</th><td>    }</td></tr>
<tr><th id="1308">1308</th><td>  }</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1311">1311</th><td>}</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Collect tied operands of MI that need to be handled.</i></td></tr>
<tr><th id="1314">1314</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Rewrite trivial cases immediately.</i></td></tr>
<tr><th id="1315">1315</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">// Return true if any tied operands where found, including the trivial ones.</i></td></tr>
<tr><th id="1316">1316</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1317">1317</th><td><dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands(llvm::MachineInstr * MI, (anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap &amp; TiedOperands)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="284MI" title='MI' data-type='llvm::MachineInstr *' data-ref="284MI" data-ref-filename="284MI">MI</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedOperandMap">TiedOperandMap</a> &amp;<dfn class="local col5 decl" id="285TiedOperands" title='TiedOperands' data-type='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap &amp;' data-ref="285TiedOperands" data-ref-filename="285TiedOperands">TiedOperands</dfn>) {</td></tr>
<tr><th id="1318">1318</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="286MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="286MCID" data-ref-filename="286MCID">MCID</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI" data-ref-filename="284MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1319">1319</th><td>  <em>bool</em> <dfn class="local col7 decl" id="287AnyOps" title='AnyOps' data-type='bool' data-ref="287AnyOps" data-ref-filename="287AnyOps">AnyOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="1320">1320</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="288NumOps" title='NumOps' data-type='unsigned int' data-ref="288NumOps" data-ref-filename="288NumOps">NumOps</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI" data-ref-filename="284MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="289SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</dfn> = <var>0</var>; <a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a> &lt; <a class="local col8 ref" href="#288NumOps" title='NumOps' data-ref="288NumOps" data-ref-filename="288NumOps">NumOps</a>; ++<a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>) {</td></tr>
<tr><th id="1323">1323</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="290DstIdx" title='DstIdx' data-type='unsigned int' data-ref="290DstIdx" data-ref-filename="290DstIdx">DstIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1324">1324</th><td>    <b>if</b> (!<a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI" data-ref-filename="284MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" data-ref-filename="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>, &amp;<a class="local col0 ref" href="#290DstIdx" title='DstIdx' data-ref="290DstIdx" data-ref-filename="290DstIdx">DstIdx</a>))</td></tr>
<tr><th id="1325">1325</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1326">1326</th><td>    <a class="local col7 ref" href="#287AnyOps" title='AnyOps' data-ref="287AnyOps" data-ref-filename="287AnyOps">AnyOps</a> = <b>true</b>;</td></tr>
<tr><th id="1327">1327</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="291SrcMO" title='SrcMO' data-type='llvm::MachineOperand &amp;' data-ref="291SrcMO" data-ref-filename="291SrcMO">SrcMO</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI" data-ref-filename="284MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="1328">1328</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="292DstMO" title='DstMO' data-type='llvm::MachineOperand &amp;' data-ref="292DstMO" data-ref-filename="292DstMO">DstMO</dfn> = <a class="local col4 ref" href="#284MI" title='MI' data-ref="284MI" data-ref-filename="284MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#290DstIdx" title='DstIdx' data-ref="290DstIdx" data-ref-filename="290DstIdx">DstIdx</a>);</td></tr>
<tr><th id="1329">1329</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="293SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="293SrcReg" data-ref-filename="293SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#291SrcMO" title='SrcMO' data-ref="291SrcMO" data-ref-filename="291SrcMO">SrcMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1330">1330</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="294DstReg" title='DstReg' data-type='llvm::Register' data-ref="294DstReg" data-ref-filename="294DstReg">DstReg</dfn> = <a class="local col2 ref" href="#292DstMO" title='DstMO' data-ref="292DstMO" data-ref-filename="292DstMO">DstMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1331">1331</th><td>    <i>// Tied constraint already satisfied?</i></td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> (<a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg" data-ref-filename="293SrcReg">SrcReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#294DstReg" title='DstReg' data-ref="294DstReg" data-ref-filename="294DstReg">DstReg</a>)</td></tr>
<tr><th id="1333">1333</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SrcReg &amp;&amp; SrcMO.isUse() &amp;&amp; <q>"two address instruction invalid"</q>);</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td>    <i>// Deal with undef uses immediately - simply rewrite the src operand.</i></td></tr>
<tr><th id="1338">1338</th><td>    <b>if</b> (<a class="local col1 ref" href="#291SrcMO" title='SrcMO' data-ref="291SrcMO" data-ref-filename="291SrcMO">SrcMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; !<a class="local col2 ref" href="#292DstMO" title='DstMO' data-ref="292DstMO" data-ref-filename="292DstMO">DstMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="1339">1339</th><td>      <i>// Constrain the DstReg register class if required.</i></td></tr>
<tr><th id="1340">1340</th><td>      <b>if</b> (<a class="local col4 ref" href="#294DstReg" title='DstReg' data-ref="294DstReg" data-ref-filename="294DstReg">DstReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1341">1341</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="295RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="295RC" data-ref-filename="295RC"><a class="local col5 ref" href="#295RC" title='RC' data-ref="295RC" data-ref-filename="295RC">RC</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col6 ref" href="#286MCID" title='MCID' data-ref="286MCID" data-ref-filename="286MCID">MCID</a>, <a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a>,</td></tr>
<tr><th id="1342">1342</th><td>                                                             <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a>, *<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>))</td></tr>
<tr><th id="1343">1343</th><td>          <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#294DstReg" title='DstReg' data-ref="294DstReg" data-ref-filename="294DstReg">DstReg</a>, <a class="local col5 ref" href="#295RC" title='RC' data-ref="295RC" data-ref-filename="295RC">RC</a>);</td></tr>
<tr><th id="1344">1344</th><td>      <a class="local col1 ref" href="#291SrcMO" title='SrcMO' data-ref="291SrcMO" data-ref-filename="291SrcMO">SrcMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#294DstReg" title='DstReg' data-ref="294DstReg" data-ref-filename="294DstReg">DstReg</a>);</td></tr>
<tr><th id="1345">1345</th><td>      <a class="local col1 ref" href="#291SrcMO" title='SrcMO' data-ref="291SrcMO" data-ref-filename="291SrcMO">SrcMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1346">1346</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\t\trewrite undef:\t"</q> &lt;&lt; *MI);</td></tr>
<tr><th id="1347">1347</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1348">1348</th><td>    }</td></tr>
<tr><th id="1349">1349</th><td>    <a class="local col5 ref" href="#285TiedOperands" title='TiedOperands' data-ref="285TiedOperands" data-ref-filename="285TiedOperands">TiedOperands</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#293SrcReg" title='SrcReg' data-ref="293SrcReg" data-ref-filename="293SrcReg">SrcReg</a>]</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#289SrcIdx" title='SrcIdx' data-ref="289SrcIdx" data-ref-filename="289SrcIdx">SrcIdx</a></span>, <span class='refarg'><a class="local col0 ref" href="#290DstIdx" title='DstIdx' data-ref="290DstIdx" data-ref-filename="290DstIdx">DstIdx</a></span>));</td></tr>
<tr><th id="1350">1350</th><td>  }</td></tr>
<tr><th id="1351">1351</th><td>  <b>return</b> <a class="local col7 ref" href="#287AnyOps" title='AnyOps' data-ref="287AnyOps" data-ref-filename="287AnyOps">AnyOps</a>;</td></tr>
<tr><th id="1352">1352</th><td>}</td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">// Process a list of tied MI operands that all use the same source register.</i></td></tr>
<tr><th id="1355">1355</th><td><i  data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">// The tied pairs are of the form (SrcIdx, DstIdx).</i></td></tr>
<tr><th id="1356">1356</th><td><em>void</em></td></tr>
<tr><th id="1357">1357</th><td><a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-type='void (anonymous namespace)::TwoAddressInstructionPass::processTiedPairs(llvm::MachineInstr * MI, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList &amp; TiedPairs, unsigned int &amp; Dist)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="296MI" title='MI' data-type='llvm::MachineInstr *' data-ref="296MI" data-ref-filename="296MI">MI</dfn>,</td></tr>
<tr><th id="1358">1358</th><td>                                            <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" title='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedPairList" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedPairList">TiedPairList</a> &amp;<dfn class="local col7 decl" id="297TiedPairs" title='TiedPairs' data-type='(anonymous namespace)::TwoAddressInstructionPass::TiedPairList &amp;' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</dfn>,</td></tr>
<tr><th id="1359">1359</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col8 decl" id="298Dist" title='Dist' data-type='unsigned int &amp;' data-ref="298Dist" data-ref-filename="298Dist">Dist</dfn>) {</td></tr>
<tr><th id="1360">1360</th><td>  <em>bool</em> <dfn class="local col9 decl" id="299IsEarlyClobber" title='IsEarlyClobber' data-type='bool' data-ref="299IsEarlyClobber" data-ref-filename="299IsEarlyClobber">IsEarlyClobber</dfn> = <b>false</b>;</td></tr>
<tr><th id="1361">1361</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="300tpi" title='tpi' data-type='unsigned int' data-ref="300tpi" data-ref-filename="300tpi">tpi</dfn> = <var>0</var>, <dfn class="local col1 decl" id="301tpe" title='tpe' data-type='unsigned int' data-ref="301tpe" data-ref-filename="301tpe">tpe</dfn> = <a class="local col7 ref" href="#297TiedPairs" title='TiedPairs' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#300tpi" title='tpi' data-ref="300tpi" data-ref-filename="300tpi">tpi</a> != <a class="local col1 ref" href="#301tpe" title='tpe' data-ref="301tpe" data-ref-filename="301tpe">tpe</a>; ++<a class="local col0 ref" href="#300tpi" title='tpi' data-ref="300tpi" data-ref-filename="300tpi">tpi</a>) {</td></tr>
<tr><th id="1362">1362</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="302DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="302DstMO" data-ref-filename="302DstMO">DstMO</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#297TiedPairs" title='TiedPairs' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#300tpi" title='tpi' data-ref="300tpi" data-ref-filename="300tpi">tpi</a>]</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="1363">1363</th><td>    <a class="local col9 ref" href="#299IsEarlyClobber" title='IsEarlyClobber' data-ref="299IsEarlyClobber" data-ref-filename="299IsEarlyClobber">IsEarlyClobber</a> |= <a class="local col2 ref" href="#302DstMO" title='DstMO' data-ref="302DstMO" data-ref-filename="302DstMO">DstMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv" data-ref-filename="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>();</td></tr>
<tr><th id="1364">1364</th><td>  }</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td>  <em>bool</em> <dfn class="local col3 decl" id="303RemovedKillFlag" title='RemovedKillFlag' data-type='bool' data-ref="303RemovedKillFlag" data-ref-filename="303RemovedKillFlag">RemovedKillFlag</dfn> = <b>false</b>;</td></tr>
<tr><th id="1367">1367</th><td>  <em>bool</em> <dfn class="local col4 decl" id="304AllUsesCopied" title='AllUsesCopied' data-type='bool' data-ref="304AllUsesCopied" data-ref-filename="304AllUsesCopied">AllUsesCopied</dfn> = <b>true</b>;</td></tr>
<tr><th id="1368">1368</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="305LastCopiedReg" title='LastCopiedReg' data-type='unsigned int' data-ref="305LastCopiedReg" data-ref-filename="305LastCopiedReg">LastCopiedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1369">1369</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev" data-ref-filename="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col6 decl" id="306LastCopyIdx" title='LastCopyIdx' data-type='llvm::SlotIndex' data-ref="306LastCopyIdx" data-ref-filename="306LastCopyIdx">LastCopyIdx</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="307RegB" title='RegB' data-type='llvm::Register' data-ref="307RegB" data-ref-filename="307RegB">RegB</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="1371">1371</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="308SubRegB" title='SubRegB' data-type='unsigned int' data-ref="308SubRegB" data-ref-filename="308SubRegB">SubRegB</dfn> = <var>0</var>;</td></tr>
<tr><th id="1372">1372</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="309tpi" title='tpi' data-type='unsigned int' data-ref="309tpi" data-ref-filename="309tpi">tpi</dfn> = <var>0</var>, <dfn class="local col0 decl" id="310tpe" title='tpe' data-type='unsigned int' data-ref="310tpe" data-ref-filename="310tpe">tpe</dfn> = <a class="local col7 ref" href="#297TiedPairs" title='TiedPairs' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#309tpi" title='tpi' data-ref="309tpi" data-ref-filename="309tpi">tpi</a> != <a class="local col0 ref" href="#310tpe" title='tpe' data-ref="310tpe" data-ref-filename="310tpe">tpe</a>; ++<a class="local col9 ref" href="#309tpi" title='tpi' data-ref="309tpi" data-ref-filename="309tpi">tpi</a>) {</td></tr>
<tr><th id="1373">1373</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="311SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="311SrcIdx" data-ref-filename="311SrcIdx">SrcIdx</dfn> = <a class="local col7 ref" href="#297TiedPairs" title='TiedPairs' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309tpi" title='tpi' data-ref="309tpi" data-ref-filename="309tpi">tpi</a>]</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="1374">1374</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="312DstIdx" title='DstIdx' data-type='unsigned int' data-ref="312DstIdx" data-ref-filename="312DstIdx">DstIdx</dfn> = <a class="local col7 ref" href="#297TiedPairs" title='TiedPairs' data-ref="297TiedPairs" data-ref-filename="297TiedPairs">TiedPairs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#309tpi" title='tpi' data-ref="309tpi" data-ref-filename="309tpi">tpi</a>]</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="313DstMO" title='DstMO' data-type='const llvm::MachineOperand &amp;' data-ref="313DstMO" data-ref-filename="313DstMO">DstMO</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#312DstIdx" title='DstIdx' data-ref="312DstIdx" data-ref-filename="312DstIdx">DstIdx</a>);</td></tr>
<tr><th id="1377">1377</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="314RegA" title='RegA' data-type='llvm::Register' data-ref="314RegA" data-ref-filename="314RegA">RegA</dfn> = <a class="local col3 ref" href="#313DstMO" title='DstMO' data-ref="313DstMO" data-ref-filename="313DstMO">DstMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>    <i>// Grab RegB from the instruction because it may have changed if the</i></td></tr>
<tr><th id="1380">1380</th><td><i>    // instruction was commuted.</i></td></tr>
<tr><th id="1381">1381</th><td>    <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#311SrcIdx" title='SrcIdx' data-ref="311SrcIdx" data-ref-filename="311SrcIdx">SrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1382">1382</th><td>    <a class="local col8 ref" href="#308SubRegB" title='SubRegB' data-ref="308SubRegB" data-ref-filename="308SubRegB">SubRegB</a> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#311SrcIdx" title='SrcIdx' data-ref="311SrcIdx" data-ref-filename="311SrcIdx">SrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>    <b>if</b> (<a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>) {</td></tr>
<tr><th id="1385">1385</th><td>      <i>// The register is tied to multiple destinations (or else we would</i></td></tr>
<tr><th id="1386">1386</th><td><i>      // not have continued this far), but this use of the register</i></td></tr>
<tr><th id="1387">1387</th><td><i>      // already matches the tied destination.  Leave it.</i></td></tr>
<tr><th id="1388">1388</th><td>      <a class="local col4 ref" href="#304AllUsesCopied" title='AllUsesCopied' data-ref="304AllUsesCopied" data-ref-filename="304AllUsesCopied">AllUsesCopied</a> = <b>false</b>;</td></tr>
<tr><th id="1389">1389</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1390">1390</th><td>    }</td></tr>
<tr><th id="1391">1391</th><td>    <a class="local col5 ref" href="#305LastCopiedReg" title='LastCopiedReg' data-ref="305LastCopiedReg" data-ref-filename="305LastCopiedReg">LastCopiedReg</a> = <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>;</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegB.isVirtual() &amp;&amp; <q>"cannot make instruction into two-address form"</q>);</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td><u>#<span data-ppcond="1395">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1396">1396</th><td>    <i>// First, verify that we don't have a use of "a" in the instruction</i></td></tr>
<tr><th id="1397">1397</th><td><i>    // (a = b + a for example) because our transformation will not</i></td></tr>
<tr><th id="1398">1398</th><td><i>    // work. This should never occur because we are in SSA form.</i></td></tr>
<tr><th id="1399">1399</th><td>    <b>for</b> (<em>unsigned</em> i = <var>0</var>; i != MI-&gt;getNumOperands(); ++i)</td></tr>
<tr><th id="1400">1400</th><td>      assert(i == DstIdx ||</td></tr>
<tr><th id="1401">1401</th><td>             !MI-&gt;getOperand(i).isReg() ||</td></tr>
<tr><th id="1402">1402</th><td>             MI-&gt;getOperand(i).getReg() != RegA);</td></tr>
<tr><th id="1403">1403</th><td><u>#<span data-ppcond="1395">endif</span></u></td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>    <i>// Emit a copy.</i></td></tr>
<tr><th id="1406">1406</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="315MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="315MIB" data-ref-filename="315MIB">MIB</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>, <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1407">1407</th><td>                                      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>);</td></tr>
<tr><th id="1408">1408</th><td>    <i>// If this operand is folding a truncation, the truncation now moves to the</i></td></tr>
<tr><th id="1409">1409</th><td><i>    // copy so that the register classes remain valid for the operands.</i></td></tr>
<tr><th id="1410">1410</th><td>    <a class="local col5 ref" href="#315MIB" title='MIB' data-ref="315MIB" data-ref-filename="315MIB">MIB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>, <var>0</var>, <a class="local col8 ref" href="#308SubRegB" title='SubRegB' data-ref="308SubRegB" data-ref-filename="308SubRegB">SubRegB</a>);</td></tr>
<tr><th id="1411">1411</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="316RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="316RC" data-ref-filename="316RC">RC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>);</td></tr>
<tr><th id="1412">1412</th><td>    <b>if</b> (<a class="local col8 ref" href="#308SubRegB" title='SubRegB' data-ref="308SubRegB" data-ref-filename="308SubRegB">SubRegB</a>) {</td></tr>
<tr><th id="1413">1413</th><td>      <b>if</b> (<a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="1414">1414</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;getMatchingSuperRegClass(RC, MRI-&gt;getRegClass(RegA),</td></tr>
<tr><th id="1415">1415</th><td>                                             SubRegB) &amp;&amp;</td></tr>
<tr><th id="1416">1416</th><td>               <q>"tied subregister must be a truncation"</q>);</td></tr>
<tr><th id="1417">1417</th><td>        <i>// The superreg class will not be used to constrain the subreg class.</i></td></tr>
<tr><th id="1418">1418</th><td>        <a class="local col6 ref" href="#316RC" title='RC' data-ref="316RC" data-ref-filename="316RC">RC</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1419">1419</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1420">1420</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TRI-&gt;getMatchingSuperReg(RegA, SubRegB, MRI-&gt;getRegClass(RegB))</td></tr>
<tr><th id="1421">1421</th><td>               &amp;&amp; <q>"tied subregister must be a truncation"</q>);</td></tr>
<tr><th id="1422">1422</th><td>      }</td></tr>
<tr><th id="1423">1423</th><td>    }</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>    <i>// Update DistanceMap.</i></td></tr>
<tr><th id="1426">1426</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="317PrevMI" title='PrevMI' data-type='MachineBasicBlock::iterator' data-ref="317PrevMI" data-ref-filename="317PrevMI">PrevMI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>;</td></tr>
<tr><th id="1427">1427</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col7 ref" href="#317PrevMI" title='PrevMI' data-ref="317PrevMI" data-ref-filename="317PrevMI">PrevMI</a>;</td></tr>
<tr><th id="1428">1428</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#317PrevMI" title='PrevMI' data-ref="317PrevMI" data-ref-filename="317PrevMI">PrevMI</a>, <span class='refarg'><a class="local col8 ref" href="#298Dist" title='Dist' data-ref="298Dist" data-ref-filename="298Dist">Dist</a></span>));</td></tr>
<tr><th id="1429">1429</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>]</a> = ++<a class="local col8 ref" href="#298Dist" title='Dist' data-ref="298Dist" data-ref-filename="298Dist">Dist</a>;</td></tr>
<tr><th id="1430">1430</th><td></td></tr>
<tr><th id="1431">1431</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1432">1432</th><td>      <a class="local col6 ref" href="#306LastCopyIdx" title='LastCopyIdx' data-ref="306LastCopyIdx" data-ref-filename="306LastCopyIdx">LastCopyIdx</a> <a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_" data-ref-filename="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#317PrevMI" title='PrevMI' data-ref="317PrevMI" data-ref-filename="317PrevMI">PrevMI</a></span>).<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb" data-ref-filename="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>();</td></tr>
<tr><th id="1433">1433</th><td></td></tr>
<tr><th id="1434">1434</th><td>      <b>if</b> (<a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="1435">1435</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="318LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="318LI" data-ref-filename="318LI">LI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>);</td></tr>
<tr><th id="1436">1436</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo" data-ref-filename="llvm..VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="319VNI" title='VNI' data-type='llvm::VNInfo *' data-ref="319VNI" data-ref-filename="319VNI">VNI</dfn> = <a class="local col8 ref" href="#318LI" title='LI' data-ref="318LI" data-ref-filename="318LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE" title='llvm::LiveRange::getNextValue' data-ref="_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE" data-ref-filename="_ZN4llvm9LiveRange12getNextValueENS_9SlotIndexERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE">getNextValue</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#306LastCopyIdx" title='LastCopyIdx' data-ref="306LastCopyIdx" data-ref-filename="306LastCopyIdx">LastCopyIdx</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" title='llvm::LiveIntervals::getVNInfoAllocator' data-ref="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv" data-ref-filename="_ZN4llvm13LiveIntervals18getVNInfoAllocatorEv">getVNInfoAllocator</a>()</span>);</td></tr>
<tr><th id="1437">1437</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="320endIdx" title='endIdx' data-type='llvm::SlotIndex' data-ref="320endIdx" data-ref-filename="320endIdx">endIdx</dfn> =</td></tr>
<tr><th id="1438">1438</th><td>            <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>).<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb" data-ref-filename="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col9 ref" href="#299IsEarlyClobber" title='IsEarlyClobber' data-ref="299IsEarlyClobber" data-ref-filename="299IsEarlyClobber">IsEarlyClobber</a>);</td></tr>
<tr><th id="1439">1439</th><td>        <a class="local col8 ref" href="#318LI" title='LI' data-ref="318LI" data-ref-filename="318LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" title='llvm::LiveRange::addSegment' data-ref="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE" data-ref-filename="_ZN4llvm9LiveRange10addSegmentENS0_7SegmentE">addSegment</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment" data-ref-filename="llvm..LiveRange..Segment">Segment</a><a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" title='llvm::LiveRange::Segment::Segment' data-ref="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE" data-ref-filename="_ZN4llvm9LiveRange7SegmentC1ENS_9SlotIndexES2_PNS_6VNInfoE">(</a><a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#306LastCopyIdx" title='LastCopyIdx' data-ref="306LastCopyIdx" data-ref-filename="306LastCopyIdx">LastCopyIdx</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#320endIdx" title='endIdx' data-ref="320endIdx" data-ref-filename="320endIdx">endIdx</a>, <a class="local col9 ref" href="#319VNI" title='VNI' data-ref="319VNI" data-ref-filename="319VNI">VNI</a>));</td></tr>
<tr><th id="1440">1440</th><td>      }</td></tr>
<tr><th id="1441">1441</th><td>    }</td></tr>
<tr><th id="1442">1442</th><td></td></tr>
<tr><th id="1443">1443</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\t\tprepend:\t"</q> &lt;&lt; *MIB);</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="321MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="321MO" data-ref-filename="321MO">MO</dfn> = <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#311SrcIdx" title='SrcIdx' data-ref="311SrcIdx" data-ref-filename="311SrcIdx">SrcIdx</a>);</td></tr>
<tr><th id="1446">1446</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isReg() &amp;&amp; MO.getReg() == RegB &amp;&amp; MO.isUse() &amp;&amp;</td></tr>
<tr><th id="1447">1447</th><td>           <q>"inconsistent operand info for 2-reg pass"</q>);</td></tr>
<tr><th id="1448">1448</th><td>    <b>if</b> (<a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO" data-ref-filename="321MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1449">1449</th><td>      <a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO" data-ref-filename="321MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1450">1450</th><td>      <a class="local col3 ref" href="#303RemovedKillFlag" title='RemovedKillFlag' data-ref="303RemovedKillFlag" data-ref-filename="303RemovedKillFlag">RemovedKillFlag</a> = <b>true</b>;</td></tr>
<tr><th id="1451">1451</th><td>    }</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td>    <i>// Make sure regA is a legal regclass for the SrcIdx operand.</i></td></tr>
<tr><th id="1454">1454</th><td>    <b>if</b> (<a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1455">1455</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>, <a class="local col6 ref" href="#316RC" title='RC' data-ref="316RC" data-ref-filename="316RC">RC</a>);</td></tr>
<tr><th id="1456">1456</th><td>    <a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO" data-ref-filename="321MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>);</td></tr>
<tr><th id="1457">1457</th><td>    <i>// The getMatchingSuper asserts guarantee that the register class projected</i></td></tr>
<tr><th id="1458">1458</th><td><i>    // by SubRegB is compatible with RegA with no subregister. So regardless of</i></td></tr>
<tr><th id="1459">1459</th><td><i>    // whether the dest oper writes a subreg, the source oper should not.</i></td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col1 ref" href="#321MO" title='MO' data-ref="321MO" data-ref-filename="321MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td>    <i>// Propagate SrcRegMap.</i></td></tr>
<tr><th id="1463">1463</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#314RegA" title='RegA' data-ref="314RegA" data-ref-filename="314RegA">RegA</a>]</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>;</td></tr>
<tr><th id="1464">1464</th><td>  }</td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td>  <b>if</b> (<a class="local col4 ref" href="#304AllUsesCopied" title='AllUsesCopied' data-ref="304AllUsesCopied" data-ref-filename="304AllUsesCopied">AllUsesCopied</a>) {</td></tr>
<tr><th id="1467">1467</th><td>    <em>bool</em> <dfn class="local col2 decl" id="322ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-type='bool' data-ref="322ReplacedAllUntiedUses" data-ref-filename="322ReplacedAllUntiedUses">ReplacedAllUntiedUses</dfn> = <b>true</b>;</td></tr>
<tr><th id="1468">1468</th><td>    <b>if</b> (!<a class="local col9 ref" href="#299IsEarlyClobber" title='IsEarlyClobber' data-ref="299IsEarlyClobber" data-ref-filename="299IsEarlyClobber">IsEarlyClobber</a>) {</td></tr>
<tr><th id="1469">1469</th><td>      <i>// Replace other (un-tied) uses of regB with LastCopiedReg.</i></td></tr>
<tr><th id="1470">1470</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="323MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="323MO" data-ref-filename="323MO">MO</dfn> : <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1471">1471</th><td>        <b>if</b> (<a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a> &amp;&amp; <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1472">1472</th><td>          <b>if</b> (<a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <a class="local col8 ref" href="#308SubRegB" title='SubRegB' data-ref="308SubRegB" data-ref-filename="308SubRegB">SubRegB</a>) {</td></tr>
<tr><th id="1473">1473</th><td>            <b>if</b> (<a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1474">1474</th><td>              <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1475">1475</th><td>              <a class="local col3 ref" href="#303RemovedKillFlag" title='RemovedKillFlag' data-ref="303RemovedKillFlag" data-ref-filename="303RemovedKillFlag">RemovedKillFlag</a> = <b>true</b>;</td></tr>
<tr><th id="1476">1476</th><td>            }</td></tr>
<tr><th id="1477">1477</th><td>            <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#305LastCopiedReg" title='LastCopiedReg' data-ref="305LastCopiedReg" data-ref-filename="305LastCopiedReg">LastCopiedReg</a>);</td></tr>
<tr><th id="1478">1478</th><td>            <a class="local col3 ref" href="#323MO" title='MO' data-ref="323MO" data-ref-filename="323MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="1479">1479</th><td>          } <b>else</b> {</td></tr>
<tr><th id="1480">1480</th><td>            <a class="local col2 ref" href="#322ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-ref="322ReplacedAllUntiedUses" data-ref-filename="322ReplacedAllUntiedUses">ReplacedAllUntiedUses</a> = <b>false</b>;</td></tr>
<tr><th id="1481">1481</th><td>          }</td></tr>
<tr><th id="1482">1482</th><td>        }</td></tr>
<tr><th id="1483">1483</th><td>      }</td></tr>
<tr><th id="1484">1484</th><td>    }</td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td>    <i>// Update live variables for regB.</i></td></tr>
<tr><th id="1487">1487</th><td>    <b>if</b> (<a class="local col3 ref" href="#303RemovedKillFlag" title='RemovedKillFlag' data-ref="303RemovedKillFlag" data-ref-filename="303RemovedKillFlag">RemovedKillFlag</a> &amp;&amp; <a class="local col2 ref" href="#322ReplacedAllUntiedUses" title='ReplacedAllUntiedUses' data-ref="322ReplacedAllUntiedUses" data-ref-filename="322ReplacedAllUntiedUses">ReplacedAllUntiedUses</a> &amp;&amp;</td></tr>
<tr><th id="1488">1488</th><td>        <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>).<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" title='llvm::LiveVariables::VarInfo::removeKill' data-ref="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveVariables7VarInfo10removeKillERNS_12MachineInstrE">removeKill</a>(<span class='refarg'>*<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a></span>)) {</td></tr>
<tr><th id="1489">1489</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="324PrevMI" title='PrevMI' data-type='MachineBasicBlock::iterator' data-ref="324PrevMI" data-ref-filename="324PrevMI">PrevMI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>;</td></tr>
<tr><th id="1490">1490</th><td>      <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#324PrevMI" title='PrevMI' data-ref="324PrevMI" data-ref-filename="324PrevMI">PrevMI</a>;</td></tr>
<tr><th id="1491">1491</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" title='llvm::LiveVariables::addVirtualRegisterKilled' data-ref="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveVariables24addVirtualRegisterKilledENS_8RegisterERNS_12MachineInstrEb">addVirtualRegisterKilled</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>, <span class='refarg'><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#324PrevMI" title='PrevMI' data-ref="324PrevMI" data-ref-filename="324PrevMI">PrevMI</a></span>);</td></tr>
<tr><th id="1492">1492</th><td>    }</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td>    <i>// Update LiveIntervals.</i></td></tr>
<tr><th id="1495">1495</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1496">1496</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="325LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="325LI" data-ref-filename="325LI">LI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals11getIntervalENS_8RegisterE">getInterval</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a>);</td></tr>
<tr><th id="1497">1497</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="326MIIdx" title='MIIdx' data-type='llvm::SlotIndex' data-ref="326MIIdx" data-ref-filename="326MIIdx">MIIdx</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>);</td></tr>
<tr><th id="1498">1498</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval" data-ref-filename="llvm..LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator" data-ref-filename="llvm..LiveRange..const_iterator">const_iterator</a> <dfn class="local col7 decl" id="327I" title='I' data-type='LiveInterval::const_iterator' data-ref="327I" data-ref-filename="327I">I</dfn> = <a class="local col5 ref" href="#325LI" title='LI' data-ref="325LI" data-ref-filename="325LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZN4llvm9LiveRange4findENS_9SlotIndexE" data-ref-filename="_ZN4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#326MIIdx" title='MIIdx' data-ref="326MIIdx" data-ref-filename="326MIIdx">MIIdx</a>);</td></tr>
<tr><th id="1499">1499</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I != LI.end() &amp;&amp; <q>"RegB must be live-in to use."</q>);</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex" data-ref-filename="llvm..SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="328UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="328UseIdx" data-ref-filename="328UseIdx">UseIdx</dfn> = <a class="local col6 ref" href="#326MIIdx" title='MIIdx' data-ref="326MIIdx" data-ref-filename="326MIIdx">MIIdx</a>.<a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb" data-ref-filename="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col9 ref" href="#299IsEarlyClobber" title='IsEarlyClobber' data-ref="299IsEarlyClobber" data-ref-filename="299IsEarlyClobber">IsEarlyClobber</a>);</td></tr>
<tr><th id="1502">1502</th><td>      <b>if</b> (<a class="local col7 ref" href="#327I" title='I' data-ref="327I" data-ref-filename="327I">I</a>-&gt;<a class="ref field" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end" data-ref-filename="llvm..LiveRange..Segment..end">end</a> <a class="ref fn" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_" data-ref-filename="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#328UseIdx" title='UseIdx' data-ref="328UseIdx" data-ref-filename="328UseIdx">UseIdx</a>)</td></tr>
<tr><th id="1503">1503</th><td>        <a class="local col5 ref" href="#325LI" title='LI' data-ref="325LI" data-ref-filename="325LI">LI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b" title='llvm::LiveRange::removeSegment' data-ref="_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b" data-ref-filename="_ZN4llvm9LiveRange13removeSegmentENS_9SlotIndexES1_b">removeSegment</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#306LastCopyIdx" title='LastCopyIdx' data-ref="306LastCopyIdx" data-ref-filename="306LastCopyIdx">LastCopyIdx</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_" data-ref-filename="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#328UseIdx" title='UseIdx' data-ref="328UseIdx" data-ref-filename="328UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1504">1504</th><td>    }</td></tr>
<tr><th id="1505">1505</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#303RemovedKillFlag" title='RemovedKillFlag' data-ref="303RemovedKillFlag" data-ref-filename="303RemovedKillFlag">RemovedKillFlag</a>) {</td></tr>
<tr><th id="1506">1506</th><td>    <i>// Some tied uses of regB matched their destination registers, so</i></td></tr>
<tr><th id="1507">1507</th><td><i>    // regB is still used in this instruction, but a kill flag was</i></td></tr>
<tr><th id="1508">1508</th><td><i>    // removed from a different tied use of regB, so now we need to add</i></td></tr>
<tr><th id="1509">1509</th><td><i>    // a kill flag to one of the remaining uses of regB.</i></td></tr>
<tr><th id="1510">1510</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="329MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="329MO" data-ref-filename="329MO">MO</dfn> : <a class="local col6 ref" href="#296MI" title='MI' data-ref="296MI" data-ref-filename="296MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1511">1511</th><td>      <b>if</b> (<a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO" data-ref-filename="329MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO" data-ref-filename="329MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#307RegB" title='RegB' data-ref="307RegB" data-ref-filename="307RegB">RegB</a> &amp;&amp; <a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO" data-ref-filename="329MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1512">1512</th><td>        <a class="local col9 ref" href="#329MO" title='MO' data-ref="329MO" data-ref-filename="329MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1513">1513</th><td>        <b>break</b>;</td></tr>
<tr><th id="1514">1514</th><td>      }</td></tr>
<tr><th id="1515">1515</th><td>    }</td></tr>
<tr><th id="1516">1516</th><td>  }</td></tr>
<tr><th id="1517">1517</th><td>}</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Reduce two-address instructions to two operands.</i></td></tr>
<tr><th id="1520">1520</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction' data-type='bool (anonymous namespace)::TwoAddressInstructionPass::runOnMachineFunction(llvm::MachineFunction &amp; Func)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="330Func" title='Func' data-type='llvm::MachineFunction &amp;' data-ref="330Func" data-ref-filename="330Func">Func</dfn>) {</td></tr>
<tr><th id="1521">1521</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a> = &amp;<a class="local col0 ref" href="#330Func" title='Func' data-ref="330Func" data-ref-filename="330Func">Func</a>;</td></tr>
<tr><th id="1522">1522</th><td>  <em>const</em> <a class="type" href="../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col1 decl" id="331TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="331TM" data-ref-filename="331TM">TM</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="1523">1523</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1524">1524</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1525">1525</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TRI" title='(anonymous namespace)::TwoAddressInstructionPass::TRI' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1526">1526</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" title='(anonymous namespace)::TwoAddressInstructionPass::InstrItins' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::InstrItins" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..InstrItins">InstrItins</a> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="1527">1527</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a> = <a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv" data-ref-filename="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="1528">1528</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a> = <a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv" data-ref-filename="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="1529">1529</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col2 decl" id="332AAPass" title='AAPass' data-type='llvm::AAResultsWrapperPass *' data-ref="332AAPass" data-ref-filename="332AAPass"><a class="local col2 ref" href="#332AAPass" title='AAPass' data-ref="332AAPass" data-ref-filename="332AAPass">AAPass</a></dfn> = <a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv" data-ref-filename="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;())</td></tr>
<tr><th id="1530">1530</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..AA">AA</a> = &amp;<a class="local col2 ref" href="#332AAPass" title='AAPass' data-ref="332AAPass" data-ref-filename="332AAPass">AAPass</a>-&gt;<a class="ref fn" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" data-ref-filename="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="1531">1531</th><td>  <b>else</b></td></tr>
<tr><th id="1532">1532</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::AA" title='(anonymous namespace)::TwoAddressInstructionPass::AA' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::AA" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..AA">AA</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1533">1533</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..OptLevel">OptLevel</a> = <a class="local col1 ref" href="#331TM" title='TM' data-ref="331TM" data-ref-filename="331TM">TM</a>.<a class="ref fn" href="../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>();</td></tr>
<tr><th id="1534">1534</th><td>  <i>// Disable optimizations if requested. We cannot skip the whole pass as some</i></td></tr>
<tr><th id="1535">1535</th><td><i>  // fixups are necessary for correctness.</i></td></tr>
<tr><th id="1536">1536</th><td>  <b>if</b> (<a class="member fn" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col0 ref" href="#330Func" title='Func' data-ref="330Func" data-ref-filename="330Func">Func</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1537">1537</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" title='(anonymous namespace)::TwoAddressInstructionPass::OptLevel' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::OptLevel" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..OptLevel">OptLevel</a> = <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::None" title='llvm::CodeGenOpt::None' data-ref="llvm::CodeGenOpt::None" data-ref-filename="llvm..CodeGenOpt..None">None</a>;</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>  <em>bool</em> <dfn class="local col3 decl" id="333MadeChange" title='MadeChange' data-type='bool' data-ref="333MadeChange" data-ref-filename="333MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"********** REWRITING TWO-ADDR INSTRS **********\n"</q>);</td></tr>
<tr><th id="1542">1542</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"********** Function: "</q> &lt;&lt; MF-&gt;getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td>  <i>// This pass takes the function out of SSA form.</i></td></tr>
<tr><th id="1545">1545</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MRI" title='(anonymous namespace)::TwoAddressInstructionPass::MRI' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MRI" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo8leaveSSAEv" title='llvm::MachineRegisterInfo::leaveSSA' data-ref="_ZN4llvm19MachineRegisterInfo8leaveSSAEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo8leaveSSAEv">leaveSSA</a>();</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>  <i>// This pass will rewrite the tied-def to meet the RegConstraint.</i></td></tr>
<tr><th id="1548">1548</th><td>  <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>()</td></tr>
<tr><th id="1549">1549</th><td>      .<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::TiedOpsRewritten" title='llvm::MachineFunctionProperties::Property::TiedOpsRewritten' data-ref="llvm::MachineFunctionProperties::Property::TiedOpsRewritten" data-ref-filename="llvm..MachineFunctionProperties..Property..TiedOpsRewritten">TiedOpsRewritten</a>);</td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" title='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-type='SmallDenseMap&lt;unsigned int, (anonymous namespace)::TwoAddressInstructionPass::TiedPairList&gt;' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TiedOperandMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TiedOperandMap">TiedOperandMap</a> <a class="ref fn fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm13SmallDenseMapC1Ej" title='llvm::SmallDenseMap::SmallDenseMap&lt;KeyT, ValueT, InlineBuckets, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm13SmallDenseMapC1Ej" data-ref-filename="_ZN4llvm13SmallDenseMapC1Ej"></a><dfn class="local col4 decl" id="334TiedOperands" title='TiedOperands' data-type='(anonymous namespace)::TwoAddressInstructionPass::TiedOperandMap' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</dfn>;</td></tr>
<tr><th id="1552">1552</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col5 decl" id="335MBBI" title='MBBI' data-type='MachineFunction::iterator' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="336MBBE" title='MBBE' data-type='MachineFunction::iterator' data-ref="336MBBE" data-ref-filename="336MBBE">MBBE</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="1553">1553</th><td>       <a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a> <a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#336MBBE" title='MBBE' data-ref="336MBBE" data-ref-filename="336MBBE">MBBE</a>; <a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a>) {</td></tr>
<tr><th id="1554">1554</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='w' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a> = &amp;<a class="ref fn" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#335MBBI" title='MBBI' data-ref="335MBBI" data-ref-filename="335MBBI">MBBI</a>;</td></tr>
<tr><th id="1555">1555</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="337Dist" title='Dist' data-type='unsigned int' data-ref="337Dist" data-ref-filename="337Dist">Dist</dfn> = <var>0</var>;</td></tr>
<tr><th id="1556">1556</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1557">1557</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::SrcRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::SrcRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..SrcRegMap">SrcRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1558">1558</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" title='(anonymous namespace)::TwoAddressInstructionPass::DstRegMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DstRegMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DstRegMap">DstRegMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1559">1559</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::Processed" title='(anonymous namespace)::TwoAddressInstructionPass::Processed' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::Processed" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..Processed">Processed</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv" data-ref-filename="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="1560">1560</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="338mi" title='mi' data-type='MachineBasicBlock::iterator' data-ref="338mi" data-ref-filename="338mi">mi</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="339me" title='me' data-type='MachineBasicBlock::iterator' data-ref="339me" data-ref-filename="339me">me</dfn> = <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1561">1561</th><td>         <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#339me" title='me' data-ref="339me" data-ref-filename="339me">me</a>; ) {</td></tr>
<tr><th id="1562">1562</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="340nmi" title='nmi' data-type='MachineBasicBlock::iterator' data-ref="340nmi" data-ref-filename="340nmi">nmi</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a>);</td></tr>
<tr><th id="1563">1563</th><td>      <i>// Skip debug instructions.</i></td></tr>
<tr><th id="1564">1564</th><td>      <b>if</b> (<a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="1565">1565</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#340nmi" title='nmi' data-ref="340nmi" data-ref-filename="340nmi">nmi</a>;</td></tr>
<tr><th id="1566">1566</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1567">1567</th><td>      }</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>      <i>// Expand REG_SEQUENCE instructions. This will position mi at the first</i></td></tr>
<tr><th id="1570">1570</th><td><i>      // expanded instruction.</i></td></tr>
<tr><th id="1571">1571</th><td>      <b>if</b> (<a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isRegSequenceEv" title='llvm::MachineInstr::isRegSequence' data-ref="_ZNK4llvm12MachineInstr13isRegSequenceEv" data-ref-filename="_ZNK4llvm12MachineInstr13isRegSequenceEv">isRegSequence</a>())</td></tr>
<tr><th id="1572">1572</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</a>(<span class='refarg'><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a></span>);</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" title='(anonymous namespace)::TwoAddressInstructionPass::DistanceMap' data-use='m' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::DistanceMap" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..DistanceMap">DistanceMap</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a>, <span class='refarg'>++<a class="local col7 ref" href="#337Dist" title='Dist' data-ref="337Dist" data-ref-filename="337Dist">Dist</a></span>));</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" title='(anonymous namespace)::TwoAddressInstructionPass::processCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass11processCopyEPN4llvm12MachineInstrE">processCopy</a>(&amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a>);</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>      <i>// First scan through all the tied register uses in this instruction</i></td></tr>
<tr><th id="1579">1579</th><td><i>      // and record a list of pairs of tied operands for each register.</i></td></tr>
<tr><th id="1580">1580</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" title='(anonymous namespace)::TwoAddressInstructionPass::collectTiedOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378">collectTiedOperands</a>(&amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a>, <span class='refarg'><a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a></span>)) {</td></tr>
<tr><th id="1581">1581</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#340nmi" title='nmi' data-ref="340nmi" data-ref-filename="340nmi">nmi</a>;</td></tr>
<tr><th id="1582">1582</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1583">1583</th><td>      }</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td>      <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#69" title='NumTwoAddressInstrs' data-ref="NumTwoAddressInstrs" data-ref-filename="NumTwoAddressInstrs">NumTwoAddressInstrs</a>;</td></tr>
<tr><th id="1586">1586</th><td>      <a class="local col3 ref" href="#333MadeChange" title='MadeChange' data-ref="333MadeChange" data-ref-filename="333MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="1587">1587</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <kbd>'\t'</kbd> &lt;&lt; *mi);</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>      <i>// If the instruction has a single pair of tied operands, try some</i></td></tr>
<tr><th id="1590">1590</th><td><i>      // transformations that may either eliminate the tied operands or</i></td></tr>
<tr><th id="1591">1591</th><td><i>      // improve the opportunities for coalescing away the register copy.</i></td></tr>
<tr><th id="1592">1592</th><td>      <b>if</b> (<a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4sizeEv" title='llvm::DenseMapBase::size' data-ref="_ZNK4llvm12DenseMapBase4sizeEv" data-ref-filename="_ZNK4llvm12DenseMapBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1593">1593</th><td>        <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col1 decl" id="341TiedPairs" title='TiedPairs' data-type='SmallVectorImpl&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="341TiedPairs" data-ref-filename="341TiedPairs">TiedPairs</dfn></td></tr>
<tr><th id="1594">1594</th><td>          = <a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv" data-ref-filename="_ZN4llvm12DenseMapBase5beginEv">begin</a>()<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1595">1595</th><td>        <b>if</b> (<a class="local col1 ref" href="#341TiedPairs" title='TiedPairs' data-ref="341TiedPairs" data-ref-filename="341TiedPairs">TiedPairs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) {</td></tr>
<tr><th id="1596">1596</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="342SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="342SrcIdx" data-ref-filename="342SrcIdx">SrcIdx</dfn> = <a class="local col1 ref" href="#341TiedPairs" title='TiedPairs' data-ref="341TiedPairs" data-ref-filename="341TiedPairs">TiedPairs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="1597">1597</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="343DstIdx" title='DstIdx' data-type='unsigned int' data-ref="343DstIdx" data-ref-filename="343DstIdx">DstIdx</dfn> = <a class="local col1 ref" href="#341TiedPairs" title='TiedPairs' data-ref="341TiedPairs" data-ref-filename="341TiedPairs">TiedPairs</a><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1598">1598</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="344SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="344SrcReg" data-ref-filename="344SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#342SrcIdx" title='SrcIdx' data-ref="342SrcIdx" data-ref-filename="342SrcIdx">SrcIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1599">1599</th><td>          <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="345DstReg" title='DstReg' data-type='llvm::Register' data-ref="345DstReg" data-ref-filename="345DstReg">DstReg</dfn> = <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#343DstIdx" title='DstIdx' data-ref="343DstIdx" data-ref-filename="343DstIdx">DstIdx</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1600">1600</th><td>          <b>if</b> (<a class="local col4 ref" href="#344SrcReg" title='SrcReg' data-ref="344SrcReg" data-ref-filename="344SrcReg">SrcReg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col5 ref" href="#345DstReg" title='DstReg' data-ref="345DstReg" data-ref-filename="345DstReg">DstReg</a> &amp;&amp;</td></tr>
<tr><th id="1601">1601</th><td>              <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" title='(anonymous namespace)::TwoAddressInstructionPass::tryInstructionTransform' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb">tryInstructionTransform</a>(<span class='refarg'><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a></span>, <span class='refarg'><a class="local col0 ref" href="#340nmi" title='nmi' data-ref="340nmi" data-ref-filename="340nmi">nmi</a></span>, <a class="local col2 ref" href="#342SrcIdx" title='SrcIdx' data-ref="342SrcIdx" data-ref-filename="342SrcIdx">SrcIdx</a>, <a class="local col3 ref" href="#343DstIdx" title='DstIdx' data-ref="343DstIdx" data-ref-filename="343DstIdx">DstIdx</a>, <a class="local col7 ref" href="#337Dist" title='Dist' data-ref="337Dist" data-ref-filename="337Dist">Dist</a>, <b>false</b>)) {</td></tr>
<tr><th id="1602">1602</th><td>            <i>// The tied operands have been eliminated or shifted further down</i></td></tr>
<tr><th id="1603">1603</th><td><i>            // the block to ease elimination. Continue processing with 'nmi'.</i></td></tr>
<tr><th id="1604">1604</th><td>            <a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1605">1605</th><td>            <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#340nmi" title='nmi' data-ref="340nmi" data-ref-filename="340nmi">nmi</a>;</td></tr>
<tr><th id="1606">1606</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1607">1607</th><td>          }</td></tr>
<tr><th id="1608">1608</th><td>        }</td></tr>
<tr><th id="1609">1609</th><td>      }</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>      <i>// Now iterate over the information collected above.</i></td></tr>
<tr><th id="1612">1612</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="346TO" title='TO' data-type='llvm::detail::DenseMapPair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt; &amp;' data-ref="346TO" data-ref-filename="346TO">TO</dfn> : <a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a>) {</td></tr>
<tr><th id="1613">1613</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" title='(anonymous namespace)::TwoAddressInstructionPass::processTiedPairs' data-use='c' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj">processTiedPairs</a>(&amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a>, <span class='refarg'><a class="local col6 ref" href="#346TO" title='TO' data-ref="346TO" data-ref-filename="346TO">TO</a>.<span class='ref field' title='std::pair&lt;unsigned int, llvm::SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span></span>, <span class='refarg'><a class="local col7 ref" href="#337Dist" title='Dist' data-ref="337Dist" data-ref-filename="337Dist">Dist</a></span>);</td></tr>
<tr><th id="1614">1614</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\t\trewrite to:\t"</q> &lt;&lt; *mi);</td></tr>
<tr><th id="1615">1615</th><td>      }</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>      <i>// Rewrite INSERT_SUBREG as COPY now that we no longer need SSA form.</i></td></tr>
<tr><th id="1618">1618</th><td>      <b>if</b> (<a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsertSubregEv" title='llvm::MachineInstr::isInsertSubreg' data-ref="_ZNK4llvm12MachineInstr14isInsertSubregEv" data-ref-filename="_ZNK4llvm12MachineInstr14isInsertSubregEv">isInsertSubreg</a>()) {</td></tr>
<tr><th id="1619">1619</th><td>        <i>// From %reg = INSERT_SUBREG %reg, %subreg, subidx</i></td></tr>
<tr><th id="1620">1620</th><td><i>        // To   %reg:subidx = COPY %subreg</i></td></tr>
<tr><th id="1621">1621</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="347SubIdx" title='SubIdx' data-type='unsigned int' data-ref="347SubIdx" data-ref-filename="347SubIdx">SubIdx</dfn> = <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1622">1622</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1623">1623</th><td>        <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(mi-&gt;getOperand(<var>0</var>).getSubReg() == <var>0</var> &amp;&amp; <q>"Unexpected subreg idx"</q>);</td></tr>
<tr><th id="1624">1624</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col7 ref" href="#347SubIdx" title='SubIdx' data-ref="347SubIdx" data-ref-filename="347SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1625">1625</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>());</td></tr>
<tr><th id="1626">1626</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1627">1627</th><td>        <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>));</td></tr>
<tr><th id="1628">1628</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"\t\tconvert to:\t"</q> &lt;&lt; *mi);</td></tr>
<tr><th id="1629">1629</th><td>      }</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td>      <i>// Clear TiedOperands here instead of at the top of the loop</i></td></tr>
<tr><th id="1632">1632</th><td><i>      // since most instructions do not have tied operands.</i></td></tr>
<tr><th id="1633">1633</th><td>      <a class="local col4 ref" href="#334TiedOperands" title='TiedOperands' data-ref="334TiedOperands" data-ref-filename="334TiedOperands">TiedOperands</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1634">1634</th><td>      <a class="local col8 ref" href="#338mi" title='mi' data-ref="338mi" data-ref-filename="338mi">mi</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#340nmi" title='nmi' data-ref="340nmi" data-ref-filename="340nmi">nmi</a>;</td></tr>
<tr><th id="1635">1635</th><td>    }</td></tr>
<tr><th id="1636">1636</th><td>  }</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>)</td></tr>
<tr><th id="1639">1639</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MF" title='(anonymous namespace)::TwoAddressInstructionPass::MF' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MF" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MF">MF</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" data-ref-filename="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After two-address instruction pass"</q>);</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>  <b>return</b> <a class="local col3 ref" href="#333MadeChange" title='MadeChange' data-ref="333MadeChange" data-ref-filename="333MadeChange">MadeChange</a>;</td></tr>
<tr><th id="1642">1642</th><td>}</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Eliminate a REG_SEQUENCE instruction as part of the de-ssa process.</i></td></tr>
<tr><th id="1645">1645</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1646">1646</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// The instruction is turned into a sequence of sub-register copies:</i></td></tr>
<tr><th id="1647">1647</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1648">1648</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   %dst = REG_SEQUENCE %v1, ssub0, %v2, ssub1</i></td></tr>
<tr><th id="1649">1649</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1650">1650</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Becomes:</i></td></tr>
<tr><th id="1651">1651</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///</i></td></tr>
<tr><th id="1652">1652</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   undef %dst:ssub0 = COPY %v1</i></td></tr>
<tr><th id="1653">1653</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">///   %dst:ssub1 = COPY %v2</i></td></tr>
<tr><th id="1654">1654</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::TwoAddressInstructionPass" title='(anonymous namespace)::TwoAddressInstructionPass' data-ref="(anonymousnamespace)::TwoAddressInstructionPass" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass">TwoAddressInstructionPass</a>::</td></tr>
<tr><th id="1655">1655</th><td><dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence' data-type='void (anonymous namespace)::TwoAddressInstructionPass::eliminateRegSequence(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_125TwoAddressInstructionPass20eliminateRegSequenceERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">eliminateRegSequence</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col8 decl" id="348MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="348MBBI" data-ref-filename="348MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1656">1656</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="349MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="349MI" data-ref-filename="349MI">MI</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#348MBBI" title='MBBI' data-ref="348MBBI" data-ref-filename="348MBBI">MBBI</a>;</td></tr>
<tr><th id="1657">1657</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="350DstReg" title='DstReg' data-type='llvm::Register' data-ref="350DstReg" data-ref-filename="350DstReg">DstReg</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1658">1658</th><td>  <b>if</b> (<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col0 ref" href="#350DstReg" title='DstReg' data-ref="350DstReg" data-ref-filename="350DstReg">DstReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>() ||</td></tr>
<tr><th id="1659">1659</th><td>      !(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp; <var>1</var>)) {</td></tr>
<tr><th id="1660">1660</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Illegal REG_SEQUENCE instruction:"</q> &lt;&lt; MI);</td></tr>
<tr><th id="1661">1661</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1662">1662</th><td>  }</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="351OrigRegs" title='OrigRegs' data-type='SmallVector&lt;llvm::Register, 4&gt;' data-ref="351OrigRegs" data-ref-filename="351OrigRegs">OrigRegs</dfn>;</td></tr>
<tr><th id="1665">1665</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>) {</td></tr>
<tr><th id="1666">1666</th><td>    <a class="local col1 ref" href="#351OrigRegs" title='OrigRegs' data-ref="351OrigRegs" data-ref-filename="351OrigRegs">OrigRegs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1667">1667</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="352i" title='i' data-type='unsigned int' data-ref="352i" data-ref-filename="352i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="353e" title='e' data-type='unsigned int' data-ref="353e" data-ref-filename="353e">e</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a> &lt; <a class="local col3 ref" href="#353e" title='e' data-ref="353e" data-ref-filename="353e">e</a>; <a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a> += <var>2</var>)</td></tr>
<tr><th id="1668">1668</th><td>      <a class="local col1 ref" href="#351OrigRegs" title='OrigRegs' data-ref="351OrigRegs" data-ref-filename="351OrigRegs">OrigRegs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1669">1669</th><td>  }</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td>  <em>bool</em> <dfn class="local col4 decl" id="354DefEmitted" title='DefEmitted' data-type='bool' data-ref="354DefEmitted" data-ref-filename="354DefEmitted">DefEmitted</dfn> = <b>false</b>;</td></tr>
<tr><th id="1672">1672</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="355i" title='i' data-type='unsigned int' data-ref="355i" data-ref-filename="355i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="356e" title='e' data-type='unsigned int' data-ref="356e" data-ref-filename="356e">e</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#355i" title='i' data-ref="355i" data-ref-filename="355i">i</a> &lt; <a class="local col6 ref" href="#356e" title='e' data-ref="356e" data-ref-filename="356e">e</a>; <a class="local col5 ref" href="#355i" title='i' data-ref="355i" data-ref-filename="355i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="1673">1673</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="357UseMO" title='UseMO' data-type='llvm::MachineOperand &amp;' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#355i" title='i' data-ref="355i" data-ref-filename="355i">i</a>);</td></tr>
<tr><th id="1674">1674</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="358SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#357UseMO" title='UseMO' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1675">1675</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="359SubIdx" title='SubIdx' data-type='unsigned int' data-ref="359SubIdx" data-ref-filename="359SubIdx">SubIdx</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#355i" title='i' data-ref="355i" data-ref-filename="355i">i</a>+<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1676">1676</th><td>    <i>// Nothing needs to be inserted for undef operands.</i></td></tr>
<tr><th id="1677">1677</th><td>    <b>if</b> (<a class="local col7 ref" href="#357UseMO" title='UseMO' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1678">1678</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>    <i>// Defer any kill flag to the last operand using SrcReg. Otherwise, we</i></td></tr>
<tr><th id="1681">1681</th><td><i>    // might insert a COPY that uses SrcReg after is was killed.</i></td></tr>
<tr><th id="1682">1682</th><td>    <em>bool</em> <dfn class="local col0 decl" id="360isKill" title='isKill' data-type='bool' data-ref="360isKill" data-ref-filename="360isKill">isKill</dfn> = <a class="local col7 ref" href="#357UseMO" title='UseMO' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1683">1683</th><td>    <b>if</b> (<a class="local col0 ref" href="#360isKill" title='isKill' data-ref="360isKill" data-ref-filename="360isKill">isKill</a>)</td></tr>
<tr><th id="1684">1684</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="361j" title='j' data-type='unsigned int' data-ref="361j" data-ref-filename="361j">j</dfn> = <a class="local col5 ref" href="#355i" title='i' data-ref="355i" data-ref-filename="355i">i</a> + <var>2</var>; <a class="local col1 ref" href="#361j" title='j' data-ref="361j" data-ref-filename="361j">j</a> &lt; <a class="local col6 ref" href="#356e" title='e' data-ref="356e" data-ref-filename="356e">e</a>; <a class="local col1 ref" href="#361j" title='j' data-ref="361j" data-ref-filename="361j">j</a> += <var>2</var>)</td></tr>
<tr><th id="1685">1685</th><td>        <b>if</b> (<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#361j" title='j' data-ref="361j" data-ref-filename="361j">j</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#358SrcReg" title='SrcReg' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="1686">1686</th><td>          <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#361j" title='j' data-ref="361j" data-ref-filename="361j">j</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>();</td></tr>
<tr><th id="1687">1687</th><td>          <a class="local col7 ref" href="#357UseMO" title='UseMO' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1688">1688</th><td>          <a class="local col0 ref" href="#360isKill" title='isKill' data-ref="360isKill" data-ref-filename="360isKill">isKill</a> = <b>false</b>;</td></tr>
<tr><th id="1689">1689</th><td>          <b>break</b>;</td></tr>
<tr><th id="1690">1690</th><td>        }</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>    <i>// Insert the sub-register copy.</i></td></tr>
<tr><th id="1693">1693</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="362CopyMI" title='CopyMI' data-type='llvm::MachineInstr *' data-ref="362CopyMI" data-ref-filename="362CopyMI">CopyMI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a></span>, <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1694">1694</th><td>                                   <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>))</td></tr>
<tr><th id="1695">1695</th><td>                               .<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#350DstReg" title='DstReg' data-ref="350DstReg" data-ref-filename="350DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col9 ref" href="#359SubIdx" title='SubIdx' data-ref="359SubIdx" data-ref-filename="359SubIdx">SubIdx</a>)</td></tr>
<tr><th id="1696">1696</th><td>                               .<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#357UseMO" title='UseMO' data-ref="357UseMO" data-ref-filename="357UseMO">UseMO</a>);</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>    <i>// The first def needs an undef flag because there is no live register</i></td></tr>
<tr><th id="1699">1699</th><td><i>    // before it.</i></td></tr>
<tr><th id="1700">1700</th><td>    <b>if</b> (!<a class="local col4 ref" href="#354DefEmitted" title='DefEmitted' data-ref="354DefEmitted" data-ref-filename="354DefEmitted">DefEmitted</a>) {</td></tr>
<tr><th id="1701">1701</th><td>      <a class="local col2 ref" href="#362CopyMI" title='CopyMI' data-ref="362CopyMI" data-ref-filename="362CopyMI">CopyMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb" data-ref-filename="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>(<b>true</b>);</td></tr>
<tr><th id="1702">1702</th><td>      <i>// Return an iterator pointing to the first inserted instr.</i></td></tr>
<tr><th id="1703">1703</th><td>      <a class="local col8 ref" href="#348MBBI" title='MBBI' data-ref="348MBBI" data-ref-filename="348MBBI">MBBI</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col2 ref" href="#362CopyMI" title='CopyMI' data-ref="362CopyMI" data-ref-filename="362CopyMI">CopyMI</a>;</td></tr>
<tr><th id="1704">1704</th><td>    }</td></tr>
<tr><th id="1705">1705</th><td>    <a class="local col4 ref" href="#354DefEmitted" title='DefEmitted' data-ref="354DefEmitted" data-ref-filename="354DefEmitted">DefEmitted</a> = <b>true</b>;</td></tr>
<tr><th id="1706">1706</th><td></td></tr>
<tr><th id="1707">1707</th><td>    <i>// Update LiveVariables' kill info.</i></td></tr>
<tr><th id="1708">1708</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a> &amp;&amp; <a class="local col0 ref" href="#360isKill" title='isKill' data-ref="360isKill" data-ref-filename="360isKill">isKill</a> &amp;&amp; !<a class="local col8 ref" href="#358SrcReg" title='SrcReg' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</a>.<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="1709">1709</th><td>      <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LV" title='(anonymous namespace)::TwoAddressInstructionPass::LV' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LV" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LV">LV</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#358SrcReg" title='SrcReg' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</a>, <span class='refarg'><a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#362CopyMI" title='CopyMI' data-ref="362CopyMI" data-ref-filename="362CopyMI">CopyMI</a></span>);</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Inserted: "</q> &lt;&lt; *CopyMI);</td></tr>
<tr><th id="1712">1712</th><td>  }</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="363EndMBBI" title='EndMBBI' data-type='MachineBasicBlock::iterator' data-ref="363EndMBBI" data-ref-filename="363EndMBBI">EndMBBI</dfn> =</td></tr>
<tr><th id="1715">1715</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>));</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>  <b>if</b> (!<a class="local col4 ref" href="#354DefEmitted" title='DefEmitted' data-ref="354DefEmitted" data-ref-filename="354DefEmitted">DefEmitted</a>) {</td></tr>
<tr><th id="1718">1718</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Turned: "</q> &lt;&lt; MI &lt;&lt; <q>" into an IMPLICIT_DEF"</q>);</td></tr>
<tr><th id="1719">1719</th><td>    <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::TII" title='(anonymous namespace)::TwoAddressInstructionPass::TII' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::TII" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>));</td></tr>
<tr><th id="1720">1720</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="364j" title='j' data-type='int' data-ref="364j" data-ref-filename="364j">j</dfn> = <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>, <dfn class="local col5 decl" id="365ee" title='ee' data-type='int' data-ref="365ee" data-ref-filename="365ee">ee</dfn> = <var>0</var>; <a class="local col4 ref" href="#364j" title='j' data-ref="364j" data-ref-filename="364j">j</a> &gt; <a class="local col5 ref" href="#365ee" title='ee' data-ref="365ee" data-ref-filename="365ee">ee</a>; --<a class="local col4 ref" href="#364j" title='j' data-ref="364j" data-ref-filename="364j">j</a>)</td></tr>
<tr><th id="1721">1721</th><td>      <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#364j" title='j' data-ref="364j" data-ref-filename="364j">j</a>);</td></tr>
<tr><th id="1722">1722</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1723">1723</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Eliminated: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="1724">1724</th><td>    <a class="local col9 ref" href="#349MI" title='MI' data-ref="349MI" data-ref-filename="349MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1725">1725</th><td>  }</td></tr>
<tr><th id="1726">1726</th><td></td></tr>
<tr><th id="1727">1727</th><td>  <i>// Udpate LiveIntervals.</i></td></tr>
<tr><th id="1728">1728</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>)</td></tr>
<tr><th id="1729">1729</th><td>    <a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::LIS" title='(anonymous namespace)::TwoAddressInstructionPass::LIS' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::LIS" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..LIS">LIS</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE" title='llvm::LiveIntervals::repairIntervalsInRange' data-ref="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE" data-ref-filename="_ZN4llvm13LiveIntervals22repairIntervalsInRangeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_NS_8ArrayRefINS_8RegisterEEE">repairIntervalsInRange</a>(<a class="tu member field" href="#(anonymousnamespace)::TwoAddressInstructionPass::MBB" title='(anonymous namespace)::TwoAddressInstructionPass::MBB' data-use='r' data-ref="(anonymousnamespace)::TwoAddressInstructionPass::MBB" data-ref-filename="(anonymousnamespace)..TwoAddressInstructionPass..MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#348MBBI" title='MBBI' data-ref="348MBBI" data-ref-filename="348MBBI">MBBI</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#363EndMBBI" title='EndMBBI' data-ref="363EndMBBI" data-ref-filename="363EndMBBI">EndMBBI</a>, <a class="ref fn fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col1 ref" href="#351OrigRegs" title='OrigRegs' data-ref="351OrigRegs" data-ref-filename="351OrigRegs">OrigRegs</a>);</td></tr>
<tr><th id="1730">1730</th><td>}</td></tr>
<tr><th id="1731">1731</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>