(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1d0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire signed [(5'h12):(1'h0)] wire0;
  wire [(5'h12):(1'h0)] wire42;
  wire [(3'h7):(1'h0)] wire41;
  wire signed [(4'he):(1'h0)] wire23;
  wire [(5'h13):(1'h0)] wire12;
  wire [(4'hc):(1'h0)] wire11;
  wire signed [(5'h14):(1'h0)] wire10;
  wire [(5'h12):(1'h0)] wire9;
  wire signed [(4'hb):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(5'h13):(1'h0)] wire6;
  wire [(3'h7):(1'h0)] wire5;
  wire signed [(2'h3):(1'h0)] wire4;
  reg signed [(4'hc):(1'h0)] reg40 = (1'h0);
  reg [(3'h4):(1'h0)] reg39 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg37 = (1'h0);
  reg [(3'h7):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg34 = (1'h0);
  reg [(5'h13):(1'h0)] reg33 = (1'h0);
  reg [(4'hb):(1'h0)] reg32 = (1'h0);
  reg [(4'he):(1'h0)] reg31 = (1'h0);
  reg [(5'h13):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg28 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg26 = (1'h0);
  reg [(2'h2):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg24 = (1'h0);
  reg [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg20 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg17 = (1'h0);
  reg [(5'h15):(1'h0)] reg16 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg13 = (1'h0);
  reg signed [(4'he):(1'h0)] reg35 = (1'h0);
  reg [(3'h4):(1'h0)] forvar29 = (1'h0);
  reg [(4'he):(1'h0)] reg22 = (1'h0);
  reg [(5'h11):(1'h0)] forvar14 = (1'h0);
  reg [(4'ha):(1'h0)] forvar18 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg15 = (1'h0);
  assign y = {wire42,
                 wire41,
                 wire23,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg21,
                 reg20,
                 reg18,
                 reg19,
                 reg17,
                 reg16,
                 reg14,
                 reg13,
                 reg35,
                 forvar29,
                 reg22,
                 forvar14,
                 forvar18,
                 reg15,
                 (1'h0)};
  assign wire4 = $unsigned(wire0[(3'h6):(3'h4)]);
  assign wire5 = {(8'hb9), (~$unsigned("XnzBp6PUmv7YSGc"))};
  assign wire6 = (~|({(~$unsigned(wire0)), {(^wire0)}} != wire2));
  assign wire7 = (((wire0 ?
                             (wire4[(2'h3):(2'h2)] <<< wire4[(2'h2):(1'h1)]) : "v9YsQltBYT9F4Yqvs") ?
                         (wire5 + ($unsigned(wire3) - $signed(wire5))) : $unsigned($unsigned($signed((8'ha6))))) ?
                     wire3 : ((~&{$signed(wire2)}) ?
                         (!({wire2} >>> (~wire2))) : (&$unsigned((&wire1)))));
  assign wire8 = $unsigned((&wire5));
  assign wire9 = $signed({(8'hb7), wire2[(1'h0):(1'h0)]});
  assign wire10 = ((($signed((wire7 + wire9)) << wire7) + wire7[(1'h0):(1'h0)]) ?
                      $signed({"vK11",
                          ((wire4 ? wire8 : wire8) & {wire3,
                              wire7})}) : (~|wire0));
  assign wire11 = wire0[(5'h12):(4'hd)];
  assign wire12 = wire7[(2'h2):(1'h1)];
  always
    @(posedge clk) begin
      reg13 <= $signed($signed($unsigned({wire9, $unsigned(wire0)})));
      if ($unsigned("Fk8OUZ"))
        begin
          reg14 <= "R6QEskt66ET7";
          reg15 = (wire9[(5'h11):(4'hb)] >>> $signed($signed(wire7)));
          reg16 <= "fB9fiK1z";
          reg17 <= wire1[(4'hb):(1'h0)];
          for (forvar18 = (1'h0); (forvar18 < (2'h3)); forvar18 = (forvar18 + (1'h1)))
            begin
              reg19 <= "dQYWgnyrSJ8A";
            end
        end
      else
        begin
          for (forvar14 = (1'h0); (forvar14 < (2'h2)); forvar14 = (forvar14 + (1'h1)))
            begin
              reg16 <= (((7'h42) ?
                  $signed($unsigned($signed(forvar14))) : reg19[(2'h2):(2'h2)]) > (&(((wire12 >> forvar14) ?
                      (wire9 ? wire1 : wire12) : ((8'ha9) ^~ reg17)) ?
                  reg19[(4'h9):(3'h5)] : {$unsigned(reg16), (8'hb9)})));
              reg17 <= ($signed((!wire6[(3'h7):(1'h0)])) == ("T5HxvEfB2l2nI" ?
                  $unsigned($unsigned(reg13[(3'h5):(3'h5)])) : {({(8'haf)} ?
                          {(8'ha5), (8'ha5)} : (^~reg14))}));
              reg18 <= reg15;
            end
          if (reg18)
            begin
              reg19 <= "siey2rXS";
              reg20 <= $unsigned((~&"KeoSXJClv4dz9o8CWHed"));
              reg21 <= (~|$unsigned(wire4));
              reg22 = (8'hb7);
            end
          else
            begin
              reg19 <= "fxyrpVfAP1";
              reg22 = (reg19[(4'h8):(3'h4)] <= reg20[(3'h4):(1'h0)]);
            end
        end
    end
  assign wire23 = (~^$signed(wire12));
  always
    @(posedge clk) begin
      reg24 <= (~^$signed(reg16));
      if ($unsigned("S9RC0wacB6k"))
        begin
          reg25 <= ($signed({reg21, $unsigned((~&reg13))}) ?
              wire9 : $signed($signed(((reg19 ? wire8 : reg14) ?
                  wire2[(3'h6):(3'h5)] : $unsigned(reg18)))));
        end
      else
        begin
          reg25 <= $unsigned(reg19);
          if ($signed(reg20))
            begin
              reg26 <= wire5[(2'h2):(2'h2)];
              reg27 <= $signed((reg18[(4'hc):(3'h4)] != {"LJky6T",
                  (wire0 <= (wire12 ? reg14 : wire2))}));
              reg28 <= $signed((!reg19));
            end
          else
            begin
              reg26 <= $signed($signed($unsigned((&(-(8'ha2))))));
              reg27 <= $signed(($signed($signed((-reg21))) | $unsigned((((7'h40) >= reg25) ?
                  (wire12 ? wire9 : reg16) : (8'ha0)))));
            end
        end
      for (forvar29 = (1'h0); (forvar29 < (1'h1)); forvar29 = (forvar29 + (1'h1)))
        begin
          reg30 <= (("7i7F9K5cxiI8ySfeVCd" ?
              $signed($unsigned((reg13 | (8'hb5)))) : $signed(((reg18 < wire5) & {(7'h44),
                  wire11}))) >>> (8'hb4));
          if ("akGM")
            begin
              reg31 <= $unsigned(wire23[(3'h5):(1'h0)]);
              reg32 <= (reg20[(1'h1):(1'h0)] ?
                  reg21 : ($unsigned(wire11) ?
                      ($signed((reg24 <= wire23)) ?
                          "FRfpc264" : reg21[(2'h3):(1'h0)]) : ((~^{wire4}) ?
                          $signed((!wire7)) : "U8iwUIYqOiGFE3")));
              reg33 <= (^reg16[(4'ha):(1'h1)]);
            end
          else
            begin
              reg31 <= "3Rgal5aYUJtQ4vQK1iSf";
              reg32 <= $unsigned($signed($signed($signed($unsigned(reg18)))));
              reg33 <= $unsigned($unsigned($signed({(reg26 ? reg24 : reg33)})));
              reg34 <= reg13[(2'h2):(1'h1)];
              reg35 = (($signed((wire11[(3'h5):(3'h5)] << reg31[(1'h0):(1'h0)])) << reg14[(3'h5):(1'h1)]) ?
                  $unsigned(((&$unsigned((8'hbe))) > {reg34,
                      ((8'ha4) >= (7'h40))})) : {(~|$signed((reg26 ?
                          (8'ha7) : reg30)))});
            end
          reg36 <= "leRby";
          if ("rAa")
            begin
              reg37 <= (("HzsvXShwAva6y2zBl5Mm" >> (~|"")) | (wire0[(5'h12):(2'h2)] ?
                  "Rv0JH5BD1AeYzFBz0Xg" : ("D9p8" ?
                      (^"8YpQ064NxY5b7XqEmZNw") : $signed((wire23 << wire8)))));
              reg38 <= "sGKcpfVpsoI";
            end
          else
            begin
              reg37 <= "wRlcicvzdPux";
              reg38 <= {"V0MLyueyc3VV0m9A8Kms", wire0};
              reg39 <= $unsigned({"0ye8liddFUE2"});
              reg40 <= "hEB11StN2KlwEPoK";
            end
        end
    end
  assign wire41 = reg20[(2'h2):(1'h1)];
  assign wire42 = (("UFrwl7V5df" ?
                      "LaQkCV" : "SqYOz5RxAVnTIZbCawo") <<< $signed("C8daB"));
endmodule