--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml conv.twx conv.ncd -o conv.twr conv.pcf

Design file:              conv.ncd
Physical constraint file: conv.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
col_in<0>   |    3.984(R)|      SLOW  |   -0.196(R)|      SLOW  |clk_BUFGP         |   0.000|
col_in<1>   |    3.558(R)|      SLOW  |   -0.382(R)|      SLOW  |clk_BUFGP         |   0.000|
data<0>     |    3.201(R)|      SLOW  |   -0.466(R)|      SLOW  |clk_BUFGP         |   0.000|
data<1>     |    2.577(R)|      SLOW  |   -0.284(R)|      SLOW  |clk_BUFGP         |   0.000|
data<2>     |    2.536(R)|      SLOW  |   -0.308(R)|      SLOW  |clk_BUFGP         |   0.000|
data<3>     |    2.329(R)|      SLOW  |   -0.476(R)|      SLOW  |clk_BUFGP         |   0.000|
data<4>     |    2.742(R)|      SLOW  |   -0.346(R)|      SLOW  |clk_BUFGP         |   0.000|
data<5>     |    2.406(R)|      SLOW  |   -0.124(R)|      SLOW  |clk_BUFGP         |   0.000|
data<6>     |    3.389(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_BUFGP         |   0.000|
data<7>     |    3.314(R)|      SLOW  |    0.040(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in     |    5.755(R)|      SLOW  |   -0.673(R)|      SLOW  |clk_BUFGP         |   0.000|
row_in<0>   |    3.050(R)|      SLOW  |   -0.690(R)|      SLOW  |clk_BUFGP         |   0.000|
row_in<1>   |    3.035(R)|      SLOW  |   -0.678(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |         7.671(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |         7.438(R)|      SLOW  |         3.931(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |         7.580(R)|      SLOW  |         4.015(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |         7.646(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
out<4>      |         7.646(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
out<5>      |         7.429(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
out<6>      |         7.429(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
out<7>      |         7.627(R)|      SLOW  |         4.071(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.575|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 06 18:07:27 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4556 MB



