\begin{acronym}
\acro{ASIC}{Application Specific Integrated Circuit}
\acro{BLE}{Basic Logic Element}
\acro{CAD}{Computer Aided Design}
\acro{CHANXY}{Routing Channel X and Channel Y}
\acro{CB}{Connection Box}
\acro{CLB}{Configuration Logic Block}
\acro{DC}{Design Compiler}
\acro{DUT}{Device Under Test}
\acro{FF}{Flip-Flop}
\acro{FPGA}{Field Programmable Gate Array}
\acro{HDL}{Hardware Description Language}
\acro{IC}{Integrated Circuit}
\acro{ICC}{IC Compiler}
\acro{IO}{Input and Output}
\acro{IPIN}{Input Pin}
\acro{LUT}{Look Up Table}
\acro{MEM}{Memory}
\acro{MIM}{Multiple Instantiated Module}
\acro{MUL}{Multiply}
\acro{MUX}{Multiplexer}
\acro{QoR}{Quality of Result}
\acro{RTL}{Register Transfer Level}
\acro{SB}{Switch Box}
\acro{SRAM}{Static Random Access Memory}
\acro{Verilog HDL}{Verilog Hardware Description Language}
\acro{VPR}{The Versatile Packing, Placement and Routing tool}
\acro{VTR}{Verilog to Routing}
\acro{XBAR}{Cross Bar}
\end{acronym}