<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4309" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4309{left:774px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4309{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4309{left:623px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4309{left:70px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t5_4309{left:360px;bottom:938px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_4309{left:70px;bottom:854px;letter-spacing:-0.12px;}
#t7_4309{left:70px;bottom:831px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_4309{left:70px;bottom:814px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_4309{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ta_4309{left:70px;bottom:781px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#tb_4309{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tc_4309{left:70px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#td_4309{left:70px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#te_4309{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tf_4309{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tg_4309{left:70px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#th_4309{left:70px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_4309{left:70px;bottom:634px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tj_4309{left:70px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_4309{left:70px;bottom:576px;letter-spacing:-0.13px;}
#tl_4309{left:70px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_4309{left:70px;bottom:535px;letter-spacing:-0.13px;}
#tn_4309{left:91px;bottom:516px;letter-spacing:-0.13px;}
#to_4309{left:70px;bottom:480px;letter-spacing:-0.11px;}
#tp_4309{left:70px;bottom:461px;letter-spacing:-0.12px;}
#tq_4309{left:70px;bottom:443px;letter-spacing:-0.13px;}
#tr_4309{left:70px;bottom:425px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_4309{left:79px;bottom:406px;letter-spacing:-0.12px;}
#tt_4309{left:91px;bottom:388px;letter-spacing:-0.14px;}
#tu_4309{left:118px;bottom:370px;letter-spacing:-0.11px;}
#tv_4309{left:366px;bottom:370px;letter-spacing:-0.11px;}
#tw_4309{left:369px;bottom:351px;letter-spacing:-0.1px;}
#tx_4309{left:395px;bottom:358px;}
#ty_4309{left:410px;bottom:351px;letter-spacing:-0.12px;}
#tz_4309{left:70px;bottom:333px;letter-spacing:-0.11px;}
#t10_4309{left:70px;bottom:296px;letter-spacing:-0.12px;}
#t11_4309{left:91px;bottom:278px;letter-spacing:-0.12px;}
#t12_4309{left:70px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4309{left:91px;bottom:223px;letter-spacing:-0.12px;}
#t14_4309{left:70px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_4309{left:91px;bottom:168px;letter-spacing:-0.12px;}
#t16_4309{left:70px;bottom:131px;letter-spacing:-0.14px;}
#t17_4309{left:91px;bottom:113px;letter-spacing:-0.11px;}
#t18_4309{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t19_4309{left:79px;bottom:1048px;letter-spacing:-0.12px;}
#t1a_4309{left:265px;bottom:1065px;letter-spacing:-0.15px;}
#t1b_4309{left:322px;bottom:1065px;letter-spacing:-0.15px;}
#t1c_4309{left:322px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1d_4309{left:322px;bottom:1031px;letter-spacing:-0.14px;}
#t1e_4309{left:396px;bottom:1065px;letter-spacing:-0.12px;}
#t1f_4309{left:396px;bottom:1048px;letter-spacing:-0.11px;}
#t1g_4309{left:396px;bottom:1031px;letter-spacing:-0.12px;}
#t1h_4309{left:464px;bottom:1065px;letter-spacing:-0.12px;}
#t1i_4309{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1j_4309{left:79px;bottom:995px;letter-spacing:-0.15px;}
#t1k_4309{left:265px;bottom:1011px;letter-spacing:-0.19px;}
#t1l_4309{left:322px;bottom:1011px;letter-spacing:-0.17px;}
#t1m_4309{left:396px;bottom:1011px;letter-spacing:-0.11px;}
#t1n_4309{left:464px;bottom:1011px;letter-spacing:-0.11px;}
#t1o_4309{left:464px;bottom:995px;letter-spacing:-0.12px;}
#t1p_4309{left:99px;bottom:917px;letter-spacing:-0.15px;}
#t1q_4309{left:212px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1r_4309{left:378px;bottom:917px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_4309{left:550px;bottom:917px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1t_4309{left:684px;bottom:917px;letter-spacing:-0.11px;}
#t1u_4309{left:108px;bottom:892px;letter-spacing:-0.11px;}
#t1v_4309{left:234px;bottom:892px;letter-spacing:-0.12px;}
#t1w_4309{left:400px;bottom:892px;letter-spacing:-0.2px;}
#t1x_4309{left:572px;bottom:892px;letter-spacing:-0.12px;}
#t1y_4309{left:711px;bottom:892px;letter-spacing:-0.12px;}

.s1_4309{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4309{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4309{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4309{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4309{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4309{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_4309{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4309{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_4309{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4309" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4309Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4309" style="-webkit-user-select: none;"><object width="935" height="1210" data="4309/4309.svg" type="image/svg+xml" id="pdf4309" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4309" class="t s1_4309">Vol. 3D </span><span id="t2_4309" class="t s1_4309">38-11 </span>
<span id="t3_4309" class="t s2_4309">INTEL® SGX INSTRUCTION REFERENCES </span>
<span id="t4_4309" class="t s3_4309">ENCLU—Execute an Enclave User Function of Specified Leaf Number </span>
<span id="t5_4309" class="t s4_4309">Instruction Operand Encoding </span>
<span id="t6_4309" class="t s5_4309">Description </span>
<span id="t7_4309" class="t s6_4309">The ENCLU instruction invokes the specified non-privileged Intel SGX leaf functions. Software specifies the leaf </span>
<span id="t8_4309" class="t s6_4309">function by setting the appropriate value in the register EAX as input. The registers RBX, RCX, and RDX have leaf- </span>
<span id="t9_4309" class="t s6_4309">specific purpose, and may act as input, as output, or may be unused. In 64-bit mode, the instruction ignores upper </span>
<span id="ta_4309" class="t s6_4309">32 bits of the RAX register. </span>
<span id="tb_4309" class="t s6_4309">The ENCLU instruction produces an invalid-opcode exception (#UD) if CR0.PE = 0 or RFLAGS.VM = 1, or if it is </span>
<span id="tc_4309" class="t s6_4309">executed in system-management mode (SMM). Additionally, any attempt to execute this instruction when CPL &lt; 3 </span>
<span id="td_4309" class="t s6_4309">results in #UD. The instruction produces a general-protection exception (#GP) if either CR0.PG or CR0.NE is 0, or </span>
<span id="te_4309" class="t s6_4309">if an attempt is made to invoke an undefined leaf function. The ENCLU instruction produces a device not available </span>
<span id="tf_4309" class="t s6_4309">exception (#NM) if CR0.TS = 1. </span>
<span id="tg_4309" class="t s6_4309">Addresses and operands are 32 bits outside 64-bit mode (IA32_EFER.LMA = 0 or CS.L = 0) and are 64 bits in 64- </span>
<span id="th_4309" class="t s6_4309">bit mode (IA32_EFER.LMA = 1 and CS.L = 1). CS.D value has no impact on address calculation. The DS segment </span>
<span id="ti_4309" class="t s6_4309">is used to create linear addresses. </span>
<span id="tj_4309" class="t s6_4309">Segment override prefixes and address-size override prefixes are ignored, as is the REX prefix in 64-bit mode. </span>
<span id="tk_4309" class="t s5_4309">Operation </span>
<span id="tl_4309" class="t s7_4309">IN_64BIT_MODE := 0; </span>
<span id="tm_4309" class="t s7_4309">IF TSX_ACTIVE </span>
<span id="tn_4309" class="t s7_4309">THEN GOTO TSX_ABORT_PROCESSING; FI; </span>
<span id="to_4309" class="t s7_4309">(* If enclosing app has CET indirect branch tracking enabled then if it is not ERESUME leaf cause a #CP fault *) </span>
<span id="tp_4309" class="t s7_4309">(* If the ERESUME is not successful it will leave tracker in WAIT_FOR_ENDBRANCH *) </span>
<span id="tq_4309" class="t s7_4309">TRACKER = (CPL == 3) ? IA32_U_CET.TRACKER : IA32_S_CET.TRACKER </span>
<span id="tr_4309" class="t s7_4309">IF EndbranchEnabledAndNotSuppressed(CPL) and TRACKER = WAIT_FOR_ENDBRANCH and </span>
<span id="ts_4309" class="t s7_4309">(EAX != ERESUME or CR0.TS or (in SMM) or (CPUID.SGX_LEAF.0:EAX.SE1 = 0) or (CPL &lt; 3)) </span>
<span id="tt_4309" class="t s7_4309">THEN </span>
<span id="tu_4309" class="t s7_4309">Handle CET State machine violation </span><span id="tv_4309" class="t s7_4309">(* see Section 17.3.6, “Legacy Compatibility Treatment,” in the </span>
<span id="tw_4309" class="t s7_4309">Intel </span>
<span id="tx_4309" class="t s8_4309">® </span>
<span id="ty_4309" class="t s7_4309">64 and IA-32 Architectures Software Developer’s Manual, Volume 1. *) </span>
<span id="tz_4309" class="t s7_4309">FI; </span>
<span id="t10_4309" class="t s7_4309">IF CR0.PE= 0 or RFLAGS.VM = 1 or in SMM or CPUID.SGX_LEAF.0:EAX.SE1 = 0 </span>
<span id="t11_4309" class="t s7_4309">THEN #UD; FI; </span>
<span id="t12_4309" class="t s7_4309">IF CR0.TS = 1 </span>
<span id="t13_4309" class="t s7_4309">THEN #NM; FI; </span>
<span id="t14_4309" class="t s7_4309">IF CPL &lt; 3 </span>
<span id="t15_4309" class="t s7_4309">THEN #UD; FI; </span>
<span id="t16_4309" class="t s7_4309">IF IA32_FEATURE_CONTROL.LOCK = 0 or IA32_FEATURE_CONTROL.SGX_ENABLE = 0 </span>
<span id="t17_4309" class="t s7_4309">THEN #GP(0); FI; </span>
<span id="t18_4309" class="t s9_4309">Opcode/ </span>
<span id="t19_4309" class="t s9_4309">Instruction </span>
<span id="t1a_4309" class="t s9_4309">Op/En </span><span id="t1b_4309" class="t s9_4309">64/32 </span>
<span id="t1c_4309" class="t s9_4309">bit Mode </span>
<span id="t1d_4309" class="t s9_4309">Support </span>
<span id="t1e_4309" class="t s9_4309">CPUID </span>
<span id="t1f_4309" class="t s9_4309">Feature </span>
<span id="t1g_4309" class="t s9_4309">Flag </span>
<span id="t1h_4309" class="t s9_4309">Description </span>
<span id="t1i_4309" class="t s7_4309">NP 0F 01 D7 </span>
<span id="t1j_4309" class="t s7_4309">ENCLU </span>
<span id="t1k_4309" class="t s7_4309">ZO </span><span id="t1l_4309" class="t s7_4309">V/V </span><span id="t1m_4309" class="t s7_4309">NA </span><span id="t1n_4309" class="t s7_4309">This instruction is used to execute non-privileged Intel SGX leaf </span>
<span id="t1o_4309" class="t s7_4309">functions. </span>
<span id="t1p_4309" class="t s7_4309">Op/En </span><span id="t1q_4309" class="t s7_4309">Operand 1 </span><span id="t1r_4309" class="t s7_4309">Operand 2 </span><span id="t1s_4309" class="t s7_4309">Operand 3 </span><span id="t1t_4309" class="t s7_4309">Implicit Register Operands </span>
<span id="t1u_4309" class="t s7_4309">ZO </span><span id="t1v_4309" class="t s7_4309">NA </span><span id="t1w_4309" class="t s7_4309">NA </span><span id="t1x_4309" class="t s7_4309">NA </span><span id="t1y_4309" class="t s7_4309">See Section 38.4 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
