// Seed: 964777402
module module_0 #(
    parameter id_2 = 32'd57
) ();
  reg id_1;
  always @(id_1 or posedge 1) id_1 = id_1;
  wire _id_2, id_3, id_4;
  logic [id_2 : -1 'b0 ==  1] id_5;
  ;
  always @(negedge 1) $clog2(47);
  ;
  always @(id_2 or posedge 1) begin : LABEL_0
    $clog2(26);
    ;
  end
  logic id_6;
  ;
  assign id_5 = id_6;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    output wor id_7,
    output supply0 id_8,
    input wand id_9,
    output wor id_10,
    output tri id_11
);
  logic id_13;
  ;
  assign id_11 = id_0;
  module_0 modCall_1 ();
endmodule
