Cadence Design Systems, Inc. netrev 16.0 Thu Feb 24 10:01:36 2011
(C) Copyright 2002 Cadence Design Systems, Inc.

------ Directives ------

RIPUP_ETCH TRUE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/ov7720_V2.brd';
NEW_BOARD_NAME 'E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/ov7720_V2.brd';

CmdLine: netrev -$ -i E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro -x -y 1 E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/#Taaaaaa03872.tmp

------ Preparing to read pst files ------

Starting to read E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstchip.dat 
   Finished reading E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstchip.dat (00:00:00.06)
Starting to read E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstxprt.dat 
   Finished reading E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstxprt.dat (00:00:00.00)
Starting to read E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstxnet.dat 
   Finished reading E:/project/IRISking/ikemb-0001/project/hardware/OV7720_v2/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/Cadence/SPB_16.0/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.0/share/local/pcb/symbols 
           C:/Cadence/SPB_16.0/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.0/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/Cadence/SPB_16.0/share/local/pcb/padstacks 
           C:/Cadence/SPB_16.0/share/pcb/pcb_lib/symbols 
           C:/Cadence/SPB_16.0/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Feb 24 10:01:36 2011
   DESIGN NAME : 'OV7720'
   PACKAGING ON May 29 2007 22:04:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:32
elapsed time  0:00:00

