
---------- Begin Simulation Statistics ----------
final_tick                                33391022000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191251                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425528                       # Number of bytes of host memory used
host_op_rate                                   358867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.92                       # Real time elapsed on the host
host_tick_rate                              477545866                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13372657                       # Number of instructions simulated
sim_ops                                      25092734                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033391                       # Number of seconds simulated
sim_ticks                                 33391022000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    3372657                       # Number of instructions committed
system.cpu0.committedOps                      6176354                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             19.800992                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1956330                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     556633                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2030                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2914979                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        10951                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56643442                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.050503                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1264841                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          179                       # TLB misses on write requests
system.cpu0.numCycles                        66781953                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3054032     49.45%     49.48% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     49.49% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     49.51% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     49.52% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     49.53% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.02%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     49.55% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.02%     49.57% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     49.58% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     49.59% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      3.23%     52.82% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      2.16%     54.98% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.03%     55.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2778958     44.99%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6176354                       # Class of committed instruction
system.cpu0.tickCycles                       10138511                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              6.678204                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3503970                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32875                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       34275143                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.149741                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3366718                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          204                       # TLB misses on write requests
system.cpu1.numCycles                        66782044                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32506901                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       397329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        795700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2653027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5306119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            287                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14833                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387548                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9781                       # Transaction distribution
system.membus.trans_dist::ReadExReq            383538                       # Transaction distribution
system.membus.trans_dist::ReadExResp           383537                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14833                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1194070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1194070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1194070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     50298752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     50298752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50298752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398371                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398371    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398371                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2515756000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2104356000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1255922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1255922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1255922                       # number of overall hits
system.cpu0.icache.overall_hits::total        1255922                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8876                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8876                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8876                       # number of overall misses
system.cpu0.icache.overall_misses::total         8876                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    254769000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    254769000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    254769000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    254769000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1264798                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1264798                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1264798                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1264798                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.007018                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007018                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.007018                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007018                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28703.132041                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28703.132041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28703.132041                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28703.132041                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8860                       # number of writebacks
system.cpu0.icache.writebacks::total             8860                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8876                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8876                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    245893000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    245893000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    245893000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    245893000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007018                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007018                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007018                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007018                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27703.132041                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27703.132041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27703.132041                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27703.132041                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8860                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1255922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1255922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8876                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    254769000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    254769000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1264798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1264798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.007018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28703.132041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28703.132041                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    245893000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    245893000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007018                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27703.132041                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27703.132041                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1264798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8876                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           142.496395                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10127260                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10127260                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2737369                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2737369                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2737369                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2737369                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       723668                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        723668                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       723668                       # number of overall misses
system.cpu0.dcache.overall_misses::total       723668                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  58827499000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  58827499000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  58827499000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  58827499000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3461037                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3461037                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3461037                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3461037                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.209090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.209090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.209090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.209090                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81290.728621                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81290.728621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81290.728621                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81290.728621                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       356594                       # number of writebacks
system.cpu0.dcache.writebacks::total           356594                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       352599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       352599                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       352599                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       352599                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       371069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       371069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       371069                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       371069                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  29300791500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29300791500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  29300791500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29300791500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.107213                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107213                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.107213                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107213                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78963.188787                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78963.188787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78963.188787                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78963.188787                       # average overall mshr miss latency
system.cpu0.dcache.replacements                371052                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       537697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         537697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    444737000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    444737000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       554099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       554099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.029601                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029601                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27114.803073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27114.803073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16097                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    414219500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    414219500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.029051                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.029051                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25732.714170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25732.714170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2199672                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2199672                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       707266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       707266                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58382762000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58382762000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2906938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2906938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.243303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.243303                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82547.106746                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82547.106746                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       352294                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       352294                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       354972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       354972                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28886572000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28886572000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122112                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122112                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81377.043823                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81377.043823                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999617                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3108437                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           371068                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.377001                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999617                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28059364                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28059364                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1730774                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1730774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1730774                       # number of overall hits
system.cpu1.icache.overall_hits::total        1730774                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1635891                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1635891                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1635891                       # number of overall misses
system.cpu1.icache.overall_misses::total      1635891                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  21461169500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  21461169500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  21461169500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  21461169500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3366665                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3366665                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3366665                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3366665                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.485908                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.485908                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.485908                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.485908                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 13118.948328                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13118.948328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 13118.948328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13118.948328                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1635875                       # number of writebacks
system.cpu1.icache.writebacks::total          1635875                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1635891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1635891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1635891                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1635891                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  19825278500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19825278500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  19825278500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19825278500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.485908                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.485908                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.485908                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.485908                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 12118.948328                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12118.948328                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 12118.948328                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12118.948328                       # average overall mshr miss latency
system.cpu1.icache.replacements               1635875                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1730774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1730774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1635891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1635891                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  21461169500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  21461169500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3366665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3366665                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.485908                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.485908                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 13118.948328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13118.948328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1635891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1635891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  19825278500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19825278500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.485908                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.485908                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 12118.948328                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12118.948328                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3366665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1635891                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058001                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28569211                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28569211                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401964                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401964                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401964                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722716                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722716                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722716                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722716                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14389573000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14389573000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14389573000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14389573000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124680                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124680                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124680                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124680                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175217                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175217                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175217                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175217                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 19910.411559                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19910.411559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 19910.411559                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19910.411559                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       421920                       # number of writebacks
system.cpu1.dcache.writebacks::total           421920                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637256                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11280809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11280809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11280809000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11280809000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154498                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154498                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154498                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154498                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 17702.162082                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17702.162082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 17702.162082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17702.162082                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637240                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963604                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466691                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466691                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   6997847000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6997847000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192031                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14994.604567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14994.604567                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18089                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448602                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6288614500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6288614500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184587                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 14018.248916                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14018.248916                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1438360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1438360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256025                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256025                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   7391726000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7391726000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 28871.110243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28871.110243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67371                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4992194500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4992194500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 26462.171489                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26462.171489                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4039220                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637256                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.338457                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634696                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1634048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              595608                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2254721                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6973                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18092                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1634048                       # number of overall hits
system.l2.overall_hits::.cpu1.data             595608                       # number of overall hits
system.l2.overall_hits::total                 2254721                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            352977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             41648                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398371                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1903                       # number of overall misses
system.l2.overall_misses::.cpu0.data           352977                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1843                       # number of overall misses
system.l2.overall_misses::.cpu1.data            41648                       # number of overall misses
system.l2.overall_misses::total                398371                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    154434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  28459679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148858500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3772093000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32535065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    154434500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  28459679500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148858500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3772093000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32535065500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8876                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          371069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1635891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2653092                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8876                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         371069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1635891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2653092                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.214398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.951244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.065355                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150153                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.214398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.951244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.065355                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150153                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81153.179191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80627.574884                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80769.669018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90570.807722                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81670.265908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81153.179191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80627.574884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80769.669018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90570.807722                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81670.265908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              387548                       # number of writebacks
system.l2.writebacks::total                    387548                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       352977                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        41648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398371                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       352977                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        41648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398371                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    135404500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  24929919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130428500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3355613000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28551365500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    135404500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  24929919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130428500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3355613000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28551365500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.214398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.951244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.001127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.065355                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150153                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.214398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.951244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.001127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.065355                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150153                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71153.179191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70627.603215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70769.669018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 80570.807722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71670.291010                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71153.179191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70627.603215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70769.669018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 80570.807722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71670.291010                       # average overall mshr miss latency
system.l2.replacements                         397531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1644735                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1644735                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1644735                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1644735                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            85                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         349879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          33659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              383538                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  28207573000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3063948500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31271521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       354972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            543626                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.985652                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.178417                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80620.937524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91029.100686                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81534.349921                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       349879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        33659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         383538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  24708793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2727358500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27436151500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.985652                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.178417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70620.966105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 81029.100686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71534.375994                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6973                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1634048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1641021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3746                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    154434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148858500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    303293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8876                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1635891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1644767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.214398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81153.179191                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80769.669018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80964.495462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3746                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    135404500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130428500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    265833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.214398                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.001127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71153.179191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70769.669018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70964.495462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        12999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       440613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            453612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         7989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    252106500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    708144500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    960251000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464699                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.192458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.017809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 81377.178825                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88639.942421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86610.534861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         7989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    221126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    628254500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    849381000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.192458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.017809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023858                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 71377.178825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78639.942421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76610.534861                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.155869                       # Cycle average of tags in use
system.l2.tags.total_refs                     5306033                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    398555                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.313176                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.590214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.870949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      254.033715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      168.293108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      597.367881                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.164349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.583367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42847507                       # Number of tag accesses
system.l2.tags.data_accesses                 42847507                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22590464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       2665472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25495680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        239744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24803072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24803072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         352976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          41648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       387548                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387548                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3647448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        676543054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3532447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79826008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763548956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3647448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3532447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7179894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      742806614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            742806614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      742806614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3647448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       676543054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3532447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79826008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1506355571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    387536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    352892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     41633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191141500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24164                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1157975                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             363927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387548                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387548                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24077                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4651405500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1991350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12118968000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11679.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30428.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   353547                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  341702                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                398371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387548                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  366609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        90537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.453439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.574133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.840461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18016     19.90%     19.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19071     21.06%     40.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5409      5.97%     46.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3537      3.91%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2292      2.53%     53.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2026      2.24%     55.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1718      1.90%     57.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1810      2.00%     59.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36658     40.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        90537                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.481957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.218094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.311757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          24030     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            64      0.26%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            35      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24164                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.318422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23806     98.52%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.19%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      0.45%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      0.74%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25489280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24801152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25495744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24803072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       742.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    742.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33390972500                       # Total gap between requests
system.mem_ctrls.avgGap                      42486.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22585024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      2664512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     24801152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3647447.508494948037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 676380135.953909993172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3532446.536077871453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79797258.077335879207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 742749113.818678617477                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       352977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        41648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       387548                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57373500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10371397000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54845750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1635351750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 829515087750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30148.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29382.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29758.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39266.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2140418.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            331410240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176144925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1420124580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1010910420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2635576320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13507336740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1447553280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20529056505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.807672                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3623698000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1114880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28652444000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            315038220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            167442990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1423523220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1011907440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2635576320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13431644160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1511294400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20496426750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.830471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3786789000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1114880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28489353000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2109466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1166062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1644735                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          239761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           543626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          543625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1644767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464699                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1113189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4907657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7959210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     46570368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    209393024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     67787264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              324885760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          397531                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24803072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3050623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009699                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3050336     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    287      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3050623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5076308500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955953361                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2453899374                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         561759663                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13340447                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33391022000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
