INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/sources_1/new/FRISC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FRISC'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/sources_1/new/Complete.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Complete2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/sources_1/new/Complete1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Complete1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/sources_1/new/Complete3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Complete3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/sources_1/new/Complete4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Complete4'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/extra/Xilinx/Vivado/2020.2/FRISC/FRISC.srcs/zbrajalo_sim/new/Complete4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Complete4_tb'
