Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Sat Sep 28 13:45:25 2013
| Host         : chinook.ece.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 6.4 (Santiago)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    56 |
| Minimum Number of register sites lost to control set restrictions |   176 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             229 |          124 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |            2253 |          723 |
| Yes          | No                    | No                     |              32 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             795 |          266 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                    Enable Signal                                    |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+----------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     | user_reset_q                                                                                     |                2 |              2 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     | vc707_pcie_x8_gen2_i/inst/n_0_user_reset_out_reg_i_1                                             |                1 |              2 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/n_0_user_lnk_up_int_reg_i_1                                            |                1 |              2 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     | vc707_pcie_x8_gen2_i/inst/n_0_user_lnk_up_int_reg_i_1                                            |                2 |              3 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[2]_i_1__0                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                1 |              3 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[2]_i_1__5                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                1 |              3 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.wr_be_reg[3]_i_1                   | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                2 |              4 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.req_be_reg[3]_i_1                  | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                3 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1                         |                                                                                                  |                2 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__3                      |                                                                                                  |                1 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__2                      |                                                                                                  |                2 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__1                      |                                                                                                  |                1 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__0                      |                                                                                                  |                2 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__5                      |                                                                                                  |                1 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__4                      |                                                                                                  |                2 |              4 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/n_0_reg_state_eios_det_reg[4]_i_1__6                      |                                                                                                  |                3 |              4 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__5                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__6                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1                                      | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__1                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__0                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__2                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__3                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_index_reg[4]_i_1__4                                   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                2 |              5 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_crscode_reg[5]_i_1__0                                 | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                3 |              6 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     | vc707_pcie_x8_gen2_i/inst/n_0_crscode_reg[5]_i_1                                    | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |                4 |              6 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/n_0_inst/gt_top_i/pl_ltssm_state_q_reg[5]_i_1                          |                3 |              7 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.wr_addr_reg[10]_i_1                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                5 |             11 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.req_addr_reg[12]_i_2               | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                6 |             11 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                7 |             12 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | vc707_pcie_x8_gen2_i/inst/n_0_cfg_bus_number_d_reg[7]_i_2                           | vc707_pcie_x8_gen2_i/inst/n_0_cfg_bus_number_d_reg[7]_i_1                                        |                4 |             16 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     |                                                                                     |                                                                                                  |                7 |             16 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.tlp_type_reg[7]_i_1                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |               11 |             18 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__0                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__1                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__3                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__2                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__4                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__5                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1__6                                         |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel | vc707_pcie_x8_gen2_i/inst/n_0_converge_cnt_reg[0]_i_1                                            |                6 |             22 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.req_attr_reg[1]_i_1                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |               16 |             31 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_MEM_inst/n_0_pre_wr_data_reg[31]_i_1                         | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |               10 |             32 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_MEM_inst/n_0_post_wr_data_reg[31]_i_1                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |                6 |             32 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.wr_en_reg_i_1                      | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                             |               12 |             32 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     |                                                                                                  |               31 |             67 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | app/s_axis_tx_tready_i                                                              | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata_reg[127]_i_1                      |               38 |            101 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2 |               42 |            128 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | vc707_pcie_x8_gen2_i/inst/n_0_m_axis_rx_tdata_reg[127]_i_1                          | vc707_pcie_x8_gen2_i/inst/user_reset_out                                                         |               45 |            134 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in | vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/trn_rdst_rdy                              | vc707_pcie_x8_gen2_i/inst/user_reset_out                                                         |               35 |            135 |
|  ext_clk.pipe_clock_i/pipe_userclk2_in |                                                                                     | vc707_pcie_x8_gen2_i/inst/user_reset_out                                                         |               55 |            140 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     |                                                                                                  |               86 |            146 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/clear             |               39 |            169 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in           |              160 |            514 |
|  ext_clk.pipe_clock_i/pipe_oobclk_in   |                                                                                     | vc707_pcie_x8_gen2_i/inst/inst/phy_rdy_n                                                         |              189 |            605 |
|  ext_clk.pipe_clock_i/pipe_dclk_in     |                                                                                     | vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2     |              227 |            680 |
+----------------------------------------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+


