@cmd_header write_blif@
<h1>write_blif - write design to BLIF file</h1>
<pre>
    write_blif [options] [filename]

Write the current design to an BLIF file.

    -top top_module
        set the specified module as design top module

    -buf &lt;cell-type&gt; &lt;in-port&gt; &lt;out-port&gt;
        use cells of type &lt;cell-type&gt; with the specified port names for buffers

    -true &lt;cell-type&gt; &lt;out-port&gt;
    -false &lt;cell-type&gt; &lt;out-port&gt;
        use the specified cell types to drive nets that are constant 1 or 0

The following options can be useful when the generated file is not going to be
read by a BLIF parser but a custom tool. It is recommended to not name the output
file *.blif when any of this options is used.

    -icells
        do not translate Yosys's internal gates to generic BLIF logic
        functions. Instead create .subckt or .gate lines for all cells.

    -gates
        print .gate instead of .subckt lines for all cells that are not
        instantiations of other modules from this design.

    -conn
        do not generate buffers for connected wires. instead use the
        non-standard .conn statement.

    -param
        use the non-standard .param statement to write module parameters

    -impltf
        do not write definitions for the $true and $false wires.

</pre>
@footer@
