
SoulSense2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094b0  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08009688  08009688  00019688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096d8  080096d8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080096d8  080096d8  000196d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096e0  080096e0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096e0  080096e0  000196e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096e4  080096e4  000196e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080096e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b8  2000005c  08009744  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000614  08009744  00020614  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023cba  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004419  00000000  00000000  00043d89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ab0  00000000  00000000  000481a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014b5  00000000  00000000  00049c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c03e  00000000  00000000  0004b10d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000221df  00000000  00000000  0007714b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011bd98  00000000  00000000  0009932a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007480  00000000  00000000  001b50c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001bc544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000005c 	.word	0x2000005c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009670 	.word	0x08009670

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000060 	.word	0x20000060
 8000214:	08009670 	.word	0x08009670

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b970 	b.w	8000510 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	460d      	mov	r5, r1
 8000250:	4604      	mov	r4, r0
 8000252:	460f      	mov	r7, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4694      	mov	ip, r2
 800025c:	d965      	bls.n	800032a <__udivmoddi4+0xe2>
 800025e:	fab2 f382 	clz	r3, r2
 8000262:	b143      	cbz	r3, 8000276 <__udivmoddi4+0x2e>
 8000264:	fa02 fc03 	lsl.w	ip, r2, r3
 8000268:	f1c3 0220 	rsb	r2, r3, #32
 800026c:	409f      	lsls	r7, r3
 800026e:	fa20 f202 	lsr.w	r2, r0, r2
 8000272:	4317      	orrs	r7, r2
 8000274:	409c      	lsls	r4, r3
 8000276:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800027a:	fa1f f58c 	uxth.w	r5, ip
 800027e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000282:	0c22      	lsrs	r2, r4, #16
 8000284:	fb0e 7711 	mls	r7, lr, r1, r7
 8000288:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800028c:	fb01 f005 	mul.w	r0, r1, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d90a      	bls.n	80002aa <__udivmoddi4+0x62>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800029c:	f080 811c 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002a0:	4290      	cmp	r0, r2
 80002a2:	f240 8119 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002a6:	3902      	subs	r1, #2
 80002a8:	4462      	add	r2, ip
 80002aa:	1a12      	subs	r2, r2, r0
 80002ac:	b2a4      	uxth	r4, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	fb00 f505 	mul.w	r5, r0, r5
 80002be:	42a5      	cmp	r5, r4
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x90>
 80002c2:	eb1c 0404 	adds.w	r4, ip, r4
 80002c6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002ca:	f080 8107 	bcs.w	80004dc <__udivmoddi4+0x294>
 80002ce:	42a5      	cmp	r5, r4
 80002d0:	f240 8104 	bls.w	80004dc <__udivmoddi4+0x294>
 80002d4:	4464      	add	r4, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002dc:	1b64      	subs	r4, r4, r5
 80002de:	2100      	movs	r1, #0
 80002e0:	b11e      	cbz	r6, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40dc      	lsrs	r4, r3
 80002e4:	2300      	movs	r3, #0
 80002e6:	e9c6 4300 	strd	r4, r3, [r6]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d908      	bls.n	8000304 <__udivmoddi4+0xbc>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80ed 	beq.w	80004d2 <__udivmoddi4+0x28a>
 80002f8:	2100      	movs	r1, #0
 80002fa:	e9c6 0500 	strd	r0, r5, [r6]
 80002fe:	4608      	mov	r0, r1
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	fab3 f183 	clz	r1, r3
 8000308:	2900      	cmp	r1, #0
 800030a:	d149      	bne.n	80003a0 <__udivmoddi4+0x158>
 800030c:	42ab      	cmp	r3, r5
 800030e:	d302      	bcc.n	8000316 <__udivmoddi4+0xce>
 8000310:	4282      	cmp	r2, r0
 8000312:	f200 80f8 	bhi.w	8000506 <__udivmoddi4+0x2be>
 8000316:	1a84      	subs	r4, r0, r2
 8000318:	eb65 0203 	sbc.w	r2, r5, r3
 800031c:	2001      	movs	r0, #1
 800031e:	4617      	mov	r7, r2
 8000320:	2e00      	cmp	r6, #0
 8000322:	d0e2      	beq.n	80002ea <__udivmoddi4+0xa2>
 8000324:	e9c6 4700 	strd	r4, r7, [r6]
 8000328:	e7df      	b.n	80002ea <__udivmoddi4+0xa2>
 800032a:	b902      	cbnz	r2, 800032e <__udivmoddi4+0xe6>
 800032c:	deff      	udf	#255	; 0xff
 800032e:	fab2 f382 	clz	r3, r2
 8000332:	2b00      	cmp	r3, #0
 8000334:	f040 8090 	bne.w	8000458 <__udivmoddi4+0x210>
 8000338:	1a8a      	subs	r2, r1, r2
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2101      	movs	r1, #1
 8000344:	fbb2 f5f7 	udiv	r5, r2, r7
 8000348:	fb07 2015 	mls	r0, r7, r5, r2
 800034c:	0c22      	lsrs	r2, r4, #16
 800034e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000352:	fb0e f005 	mul.w	r0, lr, r5
 8000356:	4290      	cmp	r0, r2
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x124>
 800035a:	eb1c 0202 	adds.w	r2, ip, r2
 800035e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4290      	cmp	r0, r2
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2b8>
 800036a:	4645      	mov	r5, r8
 800036c:	1a12      	subs	r2, r2, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb2 f0f7 	udiv	r0, r2, r7
 8000374:	fb07 2210 	mls	r2, r7, r0, r2
 8000378:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x14e>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x14c>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2c2>
 8000394:	4610      	mov	r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800039e:	e79f      	b.n	80002e0 <__udivmoddi4+0x98>
 80003a0:	f1c1 0720 	rsb	r7, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa05 f401 	lsl.w	r4, r5, r1
 80003b2:	fa20 f307 	lsr.w	r3, r0, r7
 80003b6:	40fd      	lsrs	r5, r7
 80003b8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003bc:	4323      	orrs	r3, r4
 80003be:	fbb5 f8f9 	udiv	r8, r5, r9
 80003c2:	fa1f fe8c 	uxth.w	lr, ip
 80003c6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ca:	0c1c      	lsrs	r4, r3, #16
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb08 f50e 	mul.w	r5, r8, lr
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	fa00 f001 	lsl.w	r0, r0, r1
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1c 0404 	adds.w	r4, ip, r4
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2b4>
 80003ec:	42a5      	cmp	r5, r4
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2b4>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4464      	add	r4, ip
 80003f8:	1b64      	subs	r4, r4, r5
 80003fa:	b29d      	uxth	r5, r3
 80003fc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000400:	fb09 4413 	mls	r4, r9, r3, r4
 8000404:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000408:	fb03 fe0e 	mul.w	lr, r3, lr
 800040c:	45a6      	cmp	lr, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1c 0404 	adds.w	r4, ip, r4
 8000414:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2ac>
 800041a:	45a6      	cmp	lr, r4
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2ac>
 800041e:	3b02      	subs	r3, #2
 8000420:	4464      	add	r4, ip
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fba3 9502 	umull	r9, r5, r3, r2
 800042a:	eba4 040e 	sub.w	r4, r4, lr
 800042e:	42ac      	cmp	r4, r5
 8000430:	46c8      	mov	r8, r9
 8000432:	46ae      	mov	lr, r5
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x29c>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x298>
 8000438:	b156      	cbz	r6, 8000450 <__udivmoddi4+0x208>
 800043a:	ebb0 0208 	subs.w	r2, r0, r8
 800043e:	eb64 040e 	sbc.w	r4, r4, lr
 8000442:	fa04 f707 	lsl.w	r7, r4, r7
 8000446:	40ca      	lsrs	r2, r1
 8000448:	40cc      	lsrs	r4, r1
 800044a:	4317      	orrs	r7, r2
 800044c:	e9c6 7400 	strd	r7, r4, [r6]
 8000450:	4618      	mov	r0, r3
 8000452:	2100      	movs	r1, #0
 8000454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000458:	f1c3 0120 	rsb	r1, r3, #32
 800045c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000460:	fa20 f201 	lsr.w	r2, r0, r1
 8000464:	fa25 f101 	lsr.w	r1, r5, r1
 8000468:	409d      	lsls	r5, r3
 800046a:	432a      	orrs	r2, r5
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb1 f0f7 	udiv	r0, r1, r7
 8000478:	fb07 1510 	mls	r5, r7, r0, r1
 800047c:	0c11      	lsrs	r1, r2, #16
 800047e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000482:	fb00 f50e 	mul.w	r5, r0, lr
 8000486:	428d      	cmp	r5, r1
 8000488:	fa04 f403 	lsl.w	r4, r4, r3
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x258>
 800048e:	eb1c 0101 	adds.w	r1, ip, r1
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 8000498:	428d      	cmp	r5, r1
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 800049c:	3802      	subs	r0, #2
 800049e:	4461      	add	r1, ip
 80004a0:	1b49      	subs	r1, r1, r5
 80004a2:	b292      	uxth	r2, r2
 80004a4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a8:	fb07 1115 	mls	r1, r7, r5, r1
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	fb05 f10e 	mul.w	r1, r5, lr
 80004b4:	4291      	cmp	r1, r2
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x282>
 80004b8:	eb1c 0202 	adds.w	r2, ip, r2
 80004bc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2a8>
 80004c2:	4291      	cmp	r1, r2
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2a8>
 80004c6:	3d02      	subs	r5, #2
 80004c8:	4462      	add	r2, ip
 80004ca:	1a52      	subs	r2, r2, r1
 80004cc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0xfc>
 80004d2:	4631      	mov	r1, r6
 80004d4:	4630      	mov	r0, r6
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xa2>
 80004d8:	4639      	mov	r1, r7
 80004da:	e6e6      	b.n	80002aa <__udivmoddi4+0x62>
 80004dc:	4610      	mov	r0, r2
 80004de:	e6fb      	b.n	80002d8 <__udivmoddi4+0x90>
 80004e0:	4548      	cmp	r0, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ec:	3b01      	subs	r3, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004f0:	4645      	mov	r5, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x282>
 80004f4:	462b      	mov	r3, r5
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x258>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b0>
 8000500:	3d02      	subs	r5, #2
 8000502:	4462      	add	r2, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x124>
 8000506:	4608      	mov	r0, r1
 8000508:	e70a      	b.n	8000320 <__udivmoddi4+0xd8>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x14e>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <imu_init>:

/* Private variables ---------------------------------------------------------*/


// Initializing the IMU
void imu_init(I2C_HandleTypeDef* i2c,IMU* imu) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af02      	add	r7, sp, #8
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	6039      	str	r1, [r7, #0]
    // Ensure that the BNO pointer is allocated (if using dynamic memory)
    imu->bno = (bno055_t*) malloc(sizeof(bno055_t));
 800051e:	20ac      	movs	r0, #172	; 0xac
 8000520:	f008 ffa0 	bl	8009464 <malloc>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	601a      	str	r2, [r3, #0]

    if (imu->bno == NULL) {
 800052c:	683b      	ldr	r3, [r7, #0]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d01f      	beq.n	8000574 <imu_init+0x60>
        // Handle memory allocation error
        return;
    }

    imu->bno->i2c = i2c;
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	601a      	str	r2, [r3, #0]
    imu->bno->addr = BNO_ADDR_ALT;
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2228      	movs	r2, #40	; 0x28
 8000542:	719a      	strb	r2, [r3, #6]
    imu->bno->mode = BNO_MODE_IMU;
 8000544:	683b      	ldr	r3, [r7, #0]
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2208      	movs	r2, #8
 800054a:	711a      	strb	r2, [r3, #4]

    imu->errInit = bno055_init(imu->bno);
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fa8d 	bl	8000a70 <bno055_init>
 8000556:	4603      	mov	r3, r0
 8000558:	461a      	mov	r2, r3
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    bno055_set_unit(imu->bno, BNO_TEMP_UNIT_C, BNO_GYR_UNIT_DPS,
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	6818      	ldr	r0, [r3, #0]
 8000564:	2300      	movs	r3, #0
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	2300      	movs	r3, #0
 800056a:	2200      	movs	r2, #0
 800056c:	2100      	movs	r1, #0
 800056e:	f001 feb6 	bl	80022de <bno055_set_unit>
 8000572:	e000      	b.n	8000576 <imu_init+0x62>
        return;
 8000574:	bf00      	nop
    	                      BNO_ACC_UNITSEL_M_S2, BNO_EUL_UNIT_DEG); //set correct units!
}
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}

0800057c <imu_read_data>:

// Reading data
void imu_read_data(IMU* imu) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
	//TODO more checking
	if (imu->errInit == BNO_OK ) {  //checks that the imu has been properly initialized.
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800058a:	2b00      	cmp	r3, #0
 800058c:	d12a      	bne.n	80005e4 <imu_read_data+0x68>
		imu->errGyr = imu->bno->gyro(imu->bno, &imu->gyroscope);
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	6810      	ldr	r0, [r2, #0]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	3204      	adds	r2, #4
 800059c:	4611      	mov	r1, r2
 800059e:	4798      	blx	r3
 80005a0:	4603      	mov	r3, r0
 80005a2:	461a      	mov	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		imu->errAcc = imu->bno->acc(imu->bno, &imu->accelerometer);
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005b0:	687a      	ldr	r2, [r7, #4]
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	3210      	adds	r2, #16
 80005b8:	4611      	mov	r1, r2
 80005ba:	4798      	blx	r3
 80005bc:	4603      	mov	r3, r0
 80005be:	461a      	mov	r2, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	    imu->errQua = imu->bno->quaternion(imu->bno, &imu->quaternion);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80005ce:	687a      	ldr	r2, [r7, #4]
 80005d0:	6810      	ldr	r0, [r2, #0]
 80005d2:	687a      	ldr	r2, [r7, #4]
 80005d4:	321c      	adds	r2, #28
 80005d6:	4611      	mov	r1, r2
 80005d8:	4798      	blx	r3
 80005da:	4603      	mov	r3, r0
 80005dc:	461a      	mov	r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <imu_update_payload>:
    if (imu->bno) {
        free(imu->bno);
    }
}

void imu_update_payload(IMU* imu) {
 80005ec:	b480      	push	{r7}
 80005ee:	b08d      	sub	sp, #52	; 0x34
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
    // Starting index for the payload
    int index = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	62fb      	str	r3, [r7, #44]	; 0x2c

    // Convert quaternion values to byte array format.
    float quaternion_values[4] = {
        imu->quaternion.x,
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	69db      	ldr	r3, [r3, #28]
    float quaternion_values[4] = {
 80005fc:	617b      	str	r3, [r7, #20]
        imu->quaternion.y,
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6a1b      	ldr	r3, [r3, #32]
    float quaternion_values[4] = {
 8000602:	61bb      	str	r3, [r7, #24]
        imu->quaternion.z,
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    float quaternion_values[4] = {
 8000608:	61fb      	str	r3, [r7, #28]
        imu->quaternion.w
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    float quaternion_values[4] = {
 800060e:	623b      	str	r3, [r7, #32]
    };

    for (int i = 0; i < 4; i++) {
 8000610:	2300      	movs	r3, #0
 8000612:	62bb      	str	r3, [r7, #40]	; 0x28
 8000614:	e010      	b.n	8000638 <imu_update_payload+0x4c>
        memcpy(&imu->payload[index], &quaternion_values[i], 4);
 8000616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000618:	3330      	adds	r3, #48	; 0x30
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	4413      	add	r3, r2
 800061e:	f107 0114 	add.w	r1, r7, #20
 8000622:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000624:	0092      	lsls	r2, r2, #2
 8000626:	440a      	add	r2, r1
 8000628:	6812      	ldr	r2, [r2, #0]
 800062a:	601a      	str	r2, [r3, #0]
        index += 4;
 800062c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800062e:	3304      	adds	r3, #4
 8000630:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 4; i++) {
 8000632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000634:	3301      	adds	r3, #1
 8000636:	62bb      	str	r3, [r7, #40]	; 0x28
 8000638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800063a:	2b03      	cmp	r3, #3
 800063c:	ddeb      	ble.n	8000616 <imu_update_payload+0x2a>
    }

    // Convert accelerometer values to byte array format.
    float accel_values[3] = {
        imu->accelerometer.x,
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	691b      	ldr	r3, [r3, #16]
    float accel_values[3] = {
 8000642:	60bb      	str	r3, [r7, #8]
        imu->accelerometer.y,
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	695b      	ldr	r3, [r3, #20]
    float accel_values[3] = {
 8000648:	60fb      	str	r3, [r7, #12]
        imu->accelerometer.z,
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	699b      	ldr	r3, [r3, #24]
    float accel_values[3] = {
 800064e:	613b      	str	r3, [r7, #16]
    };

    for (int i = 0; i < 3; i++) {
 8000650:	2300      	movs	r3, #0
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
 8000654:	e010      	b.n	8000678 <imu_update_payload+0x8c>
        memcpy(&imu->payload[index], &accel_values[i], 4);
 8000656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000658:	3330      	adds	r3, #48	; 0x30
 800065a:	687a      	ldr	r2, [r7, #4]
 800065c:	4413      	add	r3, r2
 800065e:	f107 0108 	add.w	r1, r7, #8
 8000662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000664:	0092      	lsls	r2, r2, #2
 8000666:	440a      	add	r2, r1
 8000668:	6812      	ldr	r2, [r2, #0]
 800066a:	601a      	str	r2, [r3, #0]
        index += 4;
 800066c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800066e:	3304      	adds	r3, #4
 8000670:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < 3; i++) {
 8000672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000674:	3301      	adds	r3, #1
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
 8000678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067a:	2b02      	cmp	r3, #2
 800067c:	ddeb      	ble.n	8000656 <imu_update_payload+0x6a>
    }
}
 800067e:	bf00      	nop
 8000680:	bf00      	nop
 8000682:	3734      	adds	r7, #52	; 0x34
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <soul_init>:
#include "Imu.h"
#include "contact_sensors.h"
#include "configuration.h"

// Adjust soul_init to use pointers for the parameters
void soul_init(SoulSense* soul_sense , I2C_HandleTypeDef* i2c , ADC_HandleTypeDef *adc){
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
	ADC_init(adc , soul_sense->contact_sensors);
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800069c:	4619      	mov	r1, r3
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f002 f86b 	bl	800277a <ADC_init>
	imu_init(i2c , soul_sense->imu);
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a8:	4619      	mov	r1, r3
 80006aa:	68b8      	ldr	r0, [r7, #8]
 80006ac:	f7ff ff32 	bl	8000514 <imu_init>
	version_init(soul_sense->version);
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006b4:	4618      	mov	r0, r3
 80006b6:	f002 fd77 	bl	80031a8 <version_init>
    memset(soul_sense->payload, 0, SIZE_OF_SOLE_DATA);
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	223f      	movs	r2, #63	; 0x3f
 80006be:	2100      	movs	r1, #0
 80006c0:	4618      	mov	r0, r3
 80006c2:	f008 ff83 	bl	80095cc <memset>
}
 80006c6:	bf00      	nop
 80006c8:	3710      	adds	r7, #16
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <soul_update_payload>:

void soul_update_payload(SoulSense* soul_sense) {
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b086      	sub	sp, #24
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
	imu_update_payload(soul_sense->imu);
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006da:	4618      	mov	r0, r3
 80006dc:	f7ff ff86 	bl	80005ec <imu_update_payload>
	ADC_update_payload(soul_sense->contact_sensors);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 f861 	bl	80027ac <ADC_update_payload>
    int index = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	617b      	str	r3, [r7, #20]

    // Copy ContactSensors payload
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
 80006f2:	e010      	b.n	8000716 <soul_update_payload+0x48>
        soul_sense->payload[index] = soul_sense->contact_sensors->payload[i];
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	4413      	add	r3, r2
 80006fc:	3324      	adds	r3, #36	; 0x24
 80006fe:	7819      	ldrb	r1, [r3, #0]
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	697b      	ldr	r3, [r7, #20]
 8000704:	4413      	add	r3, r2
 8000706:	460a      	mov	r2, r1
 8000708:	701a      	strb	r2, [r3, #0]
        index++;
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	3301      	adds	r3, #1
 800070e:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < NUMBER_OF_SENSORS * 4; i++) {
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	3301      	adds	r3, #1
 8000714:	613b      	str	r3, [r7, #16]
 8000716:	693b      	ldr	r3, [r7, #16]
 8000718:	2b1f      	cmp	r3, #31
 800071a:	ddeb      	ble.n	80006f4 <soul_update_payload+0x26>
    }

    // Copy IMU payload
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 800071c:	2300      	movs	r3, #0
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	e010      	b.n	8000744 <soul_update_payload+0x76>
        soul_sense->payload[index] = soul_sense->imu->payload[i];
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	3330      	adds	r3, #48	; 0x30
 800072c:	7819      	ldrb	r1, [r3, #0]
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	4413      	add	r3, r2
 8000734:	460a      	mov	r2, r1
 8000736:	701a      	strb	r2, [r3, #0]
        index++;
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	3301      	adds	r3, #1
 800073c:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < SIZE_OF_IMU_DATA; i++) {
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	3301      	adds	r3, #1
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	2b1b      	cmp	r3, #27
 8000748:	ddeb      	ble.n	8000722 <soul_update_payload+0x54>
    }

    // Copy FwVersion payload (version)
    for (int i = 0; i < VERSION_LEN; i++) {
 800074a:	2300      	movs	r3, #0
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	e00f      	b.n	8000770 <soul_update_payload+0xa2>
        soul_sense->payload[index] = soul_sense->version->version[i];
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	4413      	add	r3, r2
 8000758:	7819      	ldrb	r1, [r3, #0]
 800075a:	687a      	ldr	r2, [r7, #4]
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	4413      	add	r3, r2
 8000760:	460a      	mov	r2, r1
 8000762:	701a      	strb	r2, [r3, #0]
        index++;
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	3301      	adds	r3, #1
 8000768:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < VERSION_LEN; i++) {
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	3301      	adds	r3, #1
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	2b02      	cmp	r3, #2
 8000774:	ddec      	ble.n	8000750 <soul_update_payload+0x82>
    }
}
 8000776:	bf00      	nop
 8000778:	bf00      	nop
 800077a:	3718      	adds	r7, #24
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000786:	463b      	mov	r3, r7
 8000788:	2220      	movs	r2, #32
 800078a:	2100      	movs	r1, #0
 800078c:	4618      	mov	r0, r3
 800078e:	f008 ff1d 	bl	80095cc <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000792:	4b5e      	ldr	r3, [pc, #376]	; (800090c <MX_ADC2_Init+0x18c>)
 8000794:	4a5e      	ldr	r2, [pc, #376]	; (8000910 <MX_ADC2_Init+0x190>)
 8000796:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000798:	4b5c      	ldr	r3, [pc, #368]	; (800090c <MX_ADC2_Init+0x18c>)
 800079a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800079e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80007a0:	4b5a      	ldr	r3, [pc, #360]	; (800090c <MX_ADC2_Init+0x18c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007a6:	4b59      	ldr	r3, [pc, #356]	; (800090c <MX_ADC2_Init+0x18c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80007ac:	4b57      	ldr	r3, [pc, #348]	; (800090c <MX_ADC2_Init+0x18c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007b2:	4b56      	ldr	r3, [pc, #344]	; (800090c <MX_ADC2_Init+0x18c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007b8:	4b54      	ldr	r3, [pc, #336]	; (800090c <MX_ADC2_Init+0x18c>)
 80007ba:	2208      	movs	r2, #8
 80007bc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007be:	4b53      	ldr	r3, [pc, #332]	; (800090c <MX_ADC2_Init+0x18c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80007c4:	4b51      	ldr	r3, [pc, #324]	; (800090c <MX_ADC2_Init+0x18c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 8;
 80007ca:	4b50      	ldr	r3, [pc, #320]	; (800090c <MX_ADC2_Init+0x18c>)
 80007cc:	2208      	movs	r2, #8
 80007ce:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007d0:	4b4e      	ldr	r3, [pc, #312]	; (800090c <MX_ADC2_Init+0x18c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d8:	4b4c      	ldr	r3, [pc, #304]	; (800090c <MX_ADC2_Init+0x18c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007de:	4b4b      	ldr	r3, [pc, #300]	; (800090c <MX_ADC2_Init+0x18c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80007e4:	4b49      	ldr	r3, [pc, #292]	; (800090c <MX_ADC2_Init+0x18c>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007ec:	4b47      	ldr	r3, [pc, #284]	; (800090c <MX_ADC2_Init+0x18c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80007f2:	4b46      	ldr	r3, [pc, #280]	; (800090c <MX_ADC2_Init+0x18c>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007fa:	4844      	ldr	r0, [pc, #272]	; (800090c <MX_ADC2_Init+0x18c>)
 80007fc:	f002 ffc6 	bl	800378c <HAL_ADC_Init>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000806:	f002 faf9 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800080a:	4b42      	ldr	r3, [pc, #264]	; (8000914 <MX_ADC2_Init+0x194>)
 800080c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800080e:	2306      	movs	r3, #6
 8000810:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000812:	2305      	movs	r3, #5
 8000814:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000816:	237f      	movs	r3, #127	; 0x7f
 8000818:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800081a:	2304      	movs	r3, #4
 800081c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000822:	463b      	mov	r3, r7
 8000824:	4619      	mov	r1, r3
 8000826:	4839      	ldr	r0, [pc, #228]	; (800090c <MX_ADC2_Init+0x18c>)
 8000828:	f003 fa64 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000832:	f002 fae3 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000836:	4b38      	ldr	r3, [pc, #224]	; (8000918 <MX_ADC2_Init+0x198>)
 8000838:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800083a:	230c      	movs	r3, #12
 800083c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800083e:	463b      	mov	r3, r7
 8000840:	4619      	mov	r1, r3
 8000842:	4832      	ldr	r0, [pc, #200]	; (800090c <MX_ADC2_Init+0x18c>)
 8000844:	f003 fa56 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800084e:	f002 fad5 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000852:	4b32      	ldr	r3, [pc, #200]	; (800091c <MX_ADC2_Init+0x19c>)
 8000854:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000856:	2312      	movs	r3, #18
 8000858:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800085a:	463b      	mov	r3, r7
 800085c:	4619      	mov	r1, r3
 800085e:	482b      	ldr	r0, [pc, #172]	; (800090c <MX_ADC2_Init+0x18c>)
 8000860:	f003 fa48 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_ADC2_Init+0xee>
  {
    Error_Handler();
 800086a:	f002 fac7 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800086e:	4b2c      	ldr	r3, [pc, #176]	; (8000920 <MX_ADC2_Init+0x1a0>)
 8000870:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000872:	2318      	movs	r3, #24
 8000874:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000876:	463b      	mov	r3, r7
 8000878:	4619      	mov	r1, r3
 800087a:	4824      	ldr	r0, [pc, #144]	; (800090c <MX_ADC2_Init+0x18c>)
 800087c:	f003 fa3a 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 8000886:	f002 fab9 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800088a:	4b26      	ldr	r3, [pc, #152]	; (8000924 <MX_ADC2_Init+0x1a4>)
 800088c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800088e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000892:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000894:	463b      	mov	r3, r7
 8000896:	4619      	mov	r1, r3
 8000898:	481c      	ldr	r0, [pc, #112]	; (800090c <MX_ADC2_Init+0x18c>)
 800089a:	f003 fa2b 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 80008a4:	f002 faaa 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80008a8:	4b1f      	ldr	r3, [pc, #124]	; (8000928 <MX_ADC2_Init+0x1a8>)
 80008aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80008ac:	f44f 7383 	mov.w	r3, #262	; 0x106
 80008b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008b2:	463b      	mov	r3, r7
 80008b4:	4619      	mov	r1, r3
 80008b6:	4815      	ldr	r0, [pc, #84]	; (800090c <MX_ADC2_Init+0x18c>)
 80008b8:	f003 fa1c 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_ADC2_Init+0x146>
  {
    Error_Handler();
 80008c2:	f002 fa9b 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80008c6:	4b19      	ldr	r3, [pc, #100]	; (800092c <MX_ADC2_Init+0x1ac>)
 80008c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80008ca:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80008ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008d0:	463b      	mov	r3, r7
 80008d2:	4619      	mov	r1, r3
 80008d4:	480d      	ldr	r0, [pc, #52]	; (800090c <MX_ADC2_Init+0x18c>)
 80008d6:	f003 fa0d 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_ADC2_Init+0x164>
  {
    Error_Handler();
 80008e0:	f002 fa8c 	bl	8002dfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <MX_ADC2_Init+0x1b0>)
 80008e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80008e8:	f44f 7389 	mov.w	r3, #274	; 0x112
 80008ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008ee:	463b      	mov	r3, r7
 80008f0:	4619      	mov	r1, r3
 80008f2:	4806      	ldr	r0, [pc, #24]	; (800090c <MX_ADC2_Init+0x18c>)
 80008f4:	f003 f9fe 	bl	8003cf4 <HAL_ADC_ConfigChannel>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <MX_ADC2_Init+0x182>
  {
    Error_Handler();
 80008fe:	f002 fa7d 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000902:	bf00      	nop
 8000904:	3720      	adds	r7, #32
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000078 	.word	0x20000078
 8000910:	50000100 	.word	0x50000100
 8000914:	04300002 	.word	0x04300002
 8000918:	08600004 	.word	0x08600004
 800091c:	0c900008 	.word	0x0c900008
 8000920:	10c00010 	.word	0x10c00010
 8000924:	14f00020 	.word	0x14f00020
 8000928:	19200040 	.word	0x19200040
 800092c:	1d500080 	.word	0x1d500080
 8000930:	21800100 	.word	0x21800100

08000934 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b0a0      	sub	sp, #128	; 0x80
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
 800094a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800094c:	f107 0318 	add.w	r3, r7, #24
 8000950:	2254      	movs	r2, #84	; 0x54
 8000952:	2100      	movs	r1, #0
 8000954:	4618      	mov	r0, r3
 8000956:	f008 fe39 	bl	80095cc <memset>
  if(adcHandle->Instance==ADC2)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4a3f      	ldr	r2, [pc, #252]	; (8000a5c <HAL_ADC_MspInit+0x128>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d177      	bne.n	8000a54 <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000964:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000968:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800096a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800096e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000970:	f107 0318 	add.w	r3, r7, #24
 8000974:	4618      	mov	r0, r3
 8000976:	f006 ff75 	bl	8007864 <HAL_RCCEx_PeriphCLKConfig>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000980:	f002 fa3c 	bl	8002dfc <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000984:	4b36      	ldr	r3, [pc, #216]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 8000986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000988:	4a35      	ldr	r2, [pc, #212]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 800098a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800098e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000990:	4b33      	ldr	r3, [pc, #204]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 8000992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000994:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000998:	617b      	str	r3, [r7, #20]
 800099a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800099c:	4b30      	ldr	r3, [pc, #192]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 800099e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009a0:	4a2f      	ldr	r2, [pc, #188]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 80009a2:	f043 0304 	orr.w	r3, r3, #4
 80009a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a8:	4b2d      	ldr	r3, [pc, #180]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 80009aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ac:	f003 0304 	and.w	r3, r3, #4
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	4b2a      	ldr	r3, [pc, #168]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 80009b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b8:	4a29      	ldr	r2, [pc, #164]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 80009ba:	f043 0301 	orr.w	r3, r3, #1
 80009be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009c0:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <HAL_ADC_MspInit+0x12c>)
 80009c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4;
 80009cc:	2317      	movs	r3, #23
 80009ce:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d0:	2303      	movs	r3, #3
 80009d2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009dc:	4619      	mov	r1, r3
 80009de:	4821      	ldr	r0, [pc, #132]	; (8000a64 <HAL_ADC_MspInit+0x130>)
 80009e0:	f005 f8dc 	bl	8005b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 80009e4:	23c3      	movs	r3, #195	; 0xc3
 80009e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009e8:	2303      	movs	r3, #3
 80009ea:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80009f4:	4619      	mov	r1, r3
 80009f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009fa:	f005 f8cf 	bl	8005b9c <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 80009fe:	4b1a      	ldr	r3, [pc, #104]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a00:	4a1a      	ldr	r2, [pc, #104]	; (8000a6c <HAL_ADC_MspInit+0x138>)
 8000a02:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a06:	2224      	movs	r2, #36	; 0x24
 8000a08:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a0a:	4b17      	ldr	r3, [pc, #92]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a10:	4b15      	ldr	r3, [pc, #84]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000a16:	4b14      	ldr	r3, [pc, #80]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a18:	2280      	movs	r2, #128	; 0x80
 8000a1a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a22:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a24:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a2a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000a2c:	4b0e      	ldr	r3, [pc, #56]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a2e:	2220      	movs	r2, #32
 8000a30:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000a38:	480b      	ldr	r0, [pc, #44]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a3a:	f003 ffa1 	bl	8004980 <HAL_DMA_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8000a44:	f002 f9da 	bl	8002dfc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	4a07      	ldr	r2, [pc, #28]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a4c:	655a      	str	r2, [r3, #84]	; 0x54
 8000a4e:	4a06      	ldr	r2, [pc, #24]	; (8000a68 <HAL_ADC_MspInit+0x134>)
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000a54:	bf00      	nop
 8000a56:	3780      	adds	r7, #128	; 0x80
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	50000100 	.word	0x50000100
 8000a60:	40021000 	.word	0x40021000
 8000a64:	48000800 	.word	0x48000800
 8000a68:	200000e4 	.word	0x200000e4
 8000a6c:	40020008 	.word	0x40020008

08000a70 <bno055_init>:
 *
 *  Return:
 *  > `bool`: `true` if none of the init steps fail, `false` else
 * ---------------------------------------------------------------
 */
error_bno bno055_init(bno055_t* imu) {
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b0b1      	sub	sp, #196	; 0xc4
 8000a74:	af2a      	add	r7, sp, #168	; 0xa8
 8000a76:	6078      	str	r0, [r7, #4]
    u8 id = 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	73fb      	strb	r3, [r7, #15]
    error_bno err;
    uint32_t timeSaver;

    imu->addr = (imu->addr << 1);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	799b      	ldrb	r3, [r3, #6]
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	b2da      	uxtb	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	719a      	strb	r2, [r3, #6]
    err = bno055_read_regs(*imu, BNO_CHIP_ID, &id, 1);
 8000a88:	687c      	ldr	r4, [r7, #4]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	9329      	str	r3, [sp, #164]	; 0xa4
 8000a8e:	f107 030f 	add.w	r3, r7, #15
 8000a92:	9328      	str	r3, [sp, #160]	; 0xa0
 8000a94:	2300      	movs	r3, #0
 8000a96:	9327      	str	r3, [sp, #156]	; 0x9c
 8000a98:	4668      	mov	r0, sp
 8000a9a:	f104 0310 	add.w	r3, r4, #16
 8000a9e:	229c      	movs	r2, #156	; 0x9c
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	f008 fdd7 	bl	8009654 <memcpy>
 8000aa6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000aaa:	f001 fd23 	bl	80024f4 <bno055_read_regs>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	75fb      	strb	r3, [r7, #23]
    if (err != BNO_OK) {
 8000ab2:	7dfb      	ldrb	r3, [r7, #23]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <bno055_init+0x4c>
        return err;
 8000ab8:	7dfb      	ldrb	r3, [r7, #23]
 8000aba:	e0df      	b.n	8000c7c <bno055_init+0x20c>
    }
    if (id != BNO_DEF_CHIP_ID) {
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	2ba0      	cmp	r3, #160	; 0xa0
 8000ac0:	d001      	beq.n	8000ac6 <bno055_init+0x56>
        return BNO_ERR_WRONG_CHIP_ID;
 8000ac2:	2306      	movs	r3, #6
 8000ac4:	e0da      	b.n	8000c7c <bno055_init+0x20c>
    }
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	6878      	ldr	r0, [r7, #4]
 8000aca:	f001 fbd6 	bl	800227a <bno055_set_opmode>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	75fb      	strb	r3, [r7, #23]
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <bno055_init+0x6c>
        return err;
 8000ad8:	7dfb      	ldrb	r3, [r7, #23]
 8000ada:	e0cf      	b.n	8000c7c <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000adc:	f002 fc06 	bl	80032ec <HAL_GetTick>
 8000ae0:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 2) {}//wait
 8000ae2:	bf00      	nop
 8000ae4:	f002 fc02 	bl	80032ec <HAL_GetTick>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d9f8      	bls.n	8000ae4 <bno055_init+0x74>
    //HAL_Delay(2);
    bno055_reset(imu);
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f001 fcb8 	bl	8002468 <bno055_reset>
    timeSaver = HAL_GetTick();
 8000af8:	f002 fbf8 	bl	80032ec <HAL_GetTick>
 8000afc:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 5000) {} //wait
 8000afe:	bf00      	nop
 8000b00:	f002 fbf4 	bl	80032ec <HAL_GetTick>
 8000b04:	4602      	mov	r2, r0
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	1ad3      	subs	r3, r2, r3
 8000b0a:	f241 3287 	movw	r2, #4999	; 0x1387
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d9f6      	bls.n	8000b00 <bno055_init+0x90>
    //HAL_Delay(5000);
    if ((err = bno055_set_pwr_mode(imu, BNO_PWR_NORMAL)) != BNO_OK) {
 8000b12:	2100      	movs	r1, #0
 8000b14:	6878      	ldr	r0, [r7, #4]
 8000b16:	f001 fc4a 	bl	80023ae <bno055_set_pwr_mode>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	75fb      	strb	r3, [r7, #23]
 8000b1e:	7dfb      	ldrb	r3, [r7, #23]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <bno055_init+0xb8>
        return err;
 8000b24:	7dfb      	ldrb	r3, [r7, #23]
 8000b26:	e0a9      	b.n	8000c7c <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b28:	f002 fbe0 	bl	80032ec <HAL_GetTick>
 8000b2c:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < 10) {}//wait
 8000b2e:	bf00      	nop
 8000b30:	f002 fbdc 	bl	80032ec <HAL_GetTick>
 8000b34:	4602      	mov	r2, r0
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	2b09      	cmp	r3, #9
 8000b3c:	d9f8      	bls.n	8000b30 <bno055_init+0xc0>
    //HAL_Delay(10);
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000b3e:	2100      	movs	r1, #0
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f001 fd3a 	bl	80025ba <bno055_set_page>
 8000b46:	4603      	mov	r3, r0
 8000b48:	75fb      	strb	r3, [r7, #23]
 8000b4a:	7dfb      	ldrb	r3, [r7, #23]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <bno055_init+0xe4>
        return err;
 8000b50:	7dfb      	ldrb	r3, [r7, #23]
 8000b52:	e093      	b.n	8000c7c <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b54:	f002 fbca 	bl	80032ec <HAL_GetTick>
 8000b58:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_CONFIG_TIME_DELAY + 5) {} //wait
 8000b5a:	bf00      	nop
 8000b5c:	f002 fbc6 	bl	80032ec <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b0b      	cmp	r3, #11
 8000b68:	d9f8      	bls.n	8000b5c <bno055_init+0xec>
    //HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
    bno055_on(imu);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f001 fc9f 	bl	80024ae <bno055_on>
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	791b      	ldrb	r3, [r3, #4]
 8000b74:	4619      	mov	r1, r3
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f001 fb7f 	bl	800227a <bno055_set_opmode>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	75fb      	strb	r3, [r7, #23]
 8000b80:	7dfb      	ldrb	r3, [r7, #23]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <bno055_init+0x11a>
        return err;
 8000b86:	7dfb      	ldrb	r3, [r7, #23]
 8000b88:	e078      	b.n	8000c7c <bno055_init+0x20c>
    }
    timeSaver = HAL_GetTick();
 8000b8a:	f002 fbaf 	bl	80032ec <HAL_GetTick>
 8000b8e:	6138      	str	r0, [r7, #16]
    while (HAL_GetTick() - timeSaver < BNO_ANY_TIME_DELAY + 5) {}//wait
 8000b90:	bf00      	nop
 8000b92:	f002 fbab 	bl	80032ec <HAL_GetTick>
 8000b96:	4602      	mov	r2, r0
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	2b17      	cmp	r3, #23
 8000b9e:	d9f8      	bls.n	8000b92 <bno055_init+0x122>
    //HAL_Delay(BNO_ANY_TIME_DELAY + 5);

    imu->temperature = &bno055_temperature;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4a38      	ldr	r2, [pc, #224]	; (8000c84 <bno055_init+0x214>)
 8000ba4:	625a      	str	r2, [r3, #36]	; 0x24
    imu->acc_x = &bno055_acc_x;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a37      	ldr	r2, [pc, #220]	; (8000c88 <bno055_init+0x218>)
 8000baa:	629a      	str	r2, [r3, #40]	; 0x28
    imu->acc_y = &bno055_acc_y;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	4a37      	ldr	r2, [pc, #220]	; (8000c8c <bno055_init+0x21c>)
 8000bb0:	62da      	str	r2, [r3, #44]	; 0x2c
    imu->acc_z = &bno055_acc_z;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a36      	ldr	r2, [pc, #216]	; (8000c90 <bno055_init+0x220>)
 8000bb6:	631a      	str	r2, [r3, #48]	; 0x30
    imu->acc = &bno055_acc;
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a36      	ldr	r2, [pc, #216]	; (8000c94 <bno055_init+0x224>)
 8000bbc:	635a      	str	r2, [r3, #52]	; 0x34
    imu->linear_acc_x = &bno055_linear_acc_x;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a35      	ldr	r2, [pc, #212]	; (8000c98 <bno055_init+0x228>)
 8000bc2:	639a      	str	r2, [r3, #56]	; 0x38
    imu->linear_acc_y = &bno055_linear_acc_y;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	4a35      	ldr	r2, [pc, #212]	; (8000c9c <bno055_init+0x22c>)
 8000bc8:	63da      	str	r2, [r3, #60]	; 0x3c
    imu->linear_acc_z = &bno055_linear_acc_z;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a34      	ldr	r2, [pc, #208]	; (8000ca0 <bno055_init+0x230>)
 8000bce:	641a      	str	r2, [r3, #64]	; 0x40
    imu->linear_acc = &bno055_linear_acc;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a34      	ldr	r2, [pc, #208]	; (8000ca4 <bno055_init+0x234>)
 8000bd4:	645a      	str	r2, [r3, #68]	; 0x44
    imu->gyro_x = &bno055_gyro_x;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a33      	ldr	r2, [pc, #204]	; (8000ca8 <bno055_init+0x238>)
 8000bda:	649a      	str	r2, [r3, #72]	; 0x48
    imu->gyro_y = &bno055_gyro_y;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a33      	ldr	r2, [pc, #204]	; (8000cac <bno055_init+0x23c>)
 8000be0:	64da      	str	r2, [r3, #76]	; 0x4c
    imu->gyro_z = &bno055_gyro_z;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a32      	ldr	r2, [pc, #200]	; (8000cb0 <bno055_init+0x240>)
 8000be6:	651a      	str	r2, [r3, #80]	; 0x50
    imu->gyro = &bno055_gyro;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a32      	ldr	r2, [pc, #200]	; (8000cb4 <bno055_init+0x244>)
 8000bec:	655a      	str	r2, [r3, #84]	; 0x54
    imu->mag_x = &bno055_mag_x;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a31      	ldr	r2, [pc, #196]	; (8000cb8 <bno055_init+0x248>)
 8000bf2:	659a      	str	r2, [r3, #88]	; 0x58
    imu->mag_y = &bno055_mag_y;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a31      	ldr	r2, [pc, #196]	; (8000cbc <bno055_init+0x24c>)
 8000bf8:	65da      	str	r2, [r3, #92]	; 0x5c
    imu->mag_z = &bno055_mag_z;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a30      	ldr	r2, [pc, #192]	; (8000cc0 <bno055_init+0x250>)
 8000bfe:	661a      	str	r2, [r3, #96]	; 0x60
    imu->mag = &bno055_mag;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a30      	ldr	r2, [pc, #192]	; (8000cc4 <bno055_init+0x254>)
 8000c04:	665a      	str	r2, [r3, #100]	; 0x64
    imu->gravity_x = &bno055_gravity_x;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a2f      	ldr	r2, [pc, #188]	; (8000cc8 <bno055_init+0x258>)
 8000c0a:	669a      	str	r2, [r3, #104]	; 0x68
    imu->gravity_y = &bno055_gravity_y;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a2f      	ldr	r2, [pc, #188]	; (8000ccc <bno055_init+0x25c>)
 8000c10:	66da      	str	r2, [r3, #108]	; 0x6c
    imu->gravity_z = &bno055_gravity_z;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a2e      	ldr	r2, [pc, #184]	; (8000cd0 <bno055_init+0x260>)
 8000c16:	671a      	str	r2, [r3, #112]	; 0x70
    imu->gravity = &bno055_gravity;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4a2e      	ldr	r2, [pc, #184]	; (8000cd4 <bno055_init+0x264>)
 8000c1c:	675a      	str	r2, [r3, #116]	; 0x74
    imu->euler_yaw = &bno055_euler_yaw;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a2d      	ldr	r2, [pc, #180]	; (8000cd8 <bno055_init+0x268>)
 8000c22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    imu->euler_roll = &bno055_euler_roll;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a2c      	ldr	r2, [pc, #176]	; (8000cdc <bno055_init+0x26c>)
 8000c2a:	679a      	str	r2, [r3, #120]	; 0x78
    imu->euler_pitch = &bno055_euler_pitch;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a2c      	ldr	r2, [pc, #176]	; (8000ce0 <bno055_init+0x270>)
 8000c30:	67da      	str	r2, [r3, #124]	; 0x7c
    imu->euler = &bno055_euler;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4a2b      	ldr	r2, [pc, #172]	; (8000ce4 <bno055_init+0x274>)
 8000c36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    imu->quaternion_w = &bno055_quaternion_w;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4a2a      	ldr	r2, [pc, #168]	; (8000ce8 <bno055_init+0x278>)
 8000c3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    imu->quaternion_x = &bno055_quaternion_x;
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4a29      	ldr	r2, [pc, #164]	; (8000cec <bno055_init+0x27c>)
 8000c46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    imu->quaternion_y = &bno055_quaternion_y;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a28      	ldr	r2, [pc, #160]	; (8000cf0 <bno055_init+0x280>)
 8000c4e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    imu->quaternion_z = &bno055_quaternion_z;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a27      	ldr	r2, [pc, #156]	; (8000cf4 <bno055_init+0x284>)
 8000c56:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    imu->quaternion = &bno055_quaternion;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a26      	ldr	r2, [pc, #152]	; (8000cf8 <bno055_init+0x288>)
 8000c5e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    imu->acc_config = &bno055_acc_conf;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a25      	ldr	r2, [pc, #148]	; (8000cfc <bno055_init+0x28c>)
 8000c66:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    imu->gyr_config = &bno055_gyr_conf;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a24      	ldr	r2, [pc, #144]	; (8000d00 <bno055_init+0x290>)
 8000c6e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    imu->mag_config = &bno055_mag_conf;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a23      	ldr	r2, [pc, #140]	; (8000d04 <bno055_init+0x294>)
 8000c76:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    return BNO_OK;
 8000c7a:	2300      	movs	r3, #0
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	371c      	adds	r7, #28
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	08000d09 	.word	0x08000d09
 8000c88:	08000d85 	.word	0x08000d85
 8000c8c:	08000e19 	.word	0x08000e19
 8000c90:	08000ead 	.word	0x08000ead
 8000c94:	08000f41 	.word	0x08000f41
 8000c98:	08001021 	.word	0x08001021
 8000c9c:	080010b5 	.word	0x080010b5
 8000ca0:	08001149 	.word	0x08001149
 8000ca4:	080011dd 	.word	0x080011dd
 8000ca8:	080012bd 	.word	0x080012bd
 8000cac:	08001351 	.word	0x08001351
 8000cb0:	080013e5 	.word	0x080013e5
 8000cb4:	08001479 	.word	0x08001479
 8000cb8:	08001559 	.word	0x08001559
 8000cbc:	080015db 	.word	0x080015db
 8000cc0:	0800165d 	.word	0x0800165d
 8000cc4:	080016df 	.word	0x080016df
 8000cc8:	080017a9 	.word	0x080017a9
 8000ccc:	08001841 	.word	0x08001841
 8000cd0:	080018d9 	.word	0x080018d9
 8000cd4:	08001971 	.word	0x08001971
 8000cd8:	08001a51 	.word	0x08001a51
 8000cdc:	08001ae9 	.word	0x08001ae9
 8000ce0:	08001b81 	.word	0x08001b81
 8000ce4:	08001c19 	.word	0x08001c19
 8000ce8:	08001cf9 	.word	0x08001cf9
 8000cec:	08001d81 	.word	0x08001d81
 8000cf0:	08001e09 	.word	0x08001e09
 8000cf4:	08001e91 	.word	0x08001e91
 8000cf8:	08001f19 	.word	0x08001f19
 8000cfc:	0800200d 	.word	0x0800200d
 8000d00:	080020dd 	.word	0x080020dd
 8000d04:	080021ab 	.word	0x080021ab

08000d08 <bno055_temperature>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, `BNO_ERR_X` else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_temperature(bno055_t* imu, s8* buf) {
 8000d08:	b590      	push	{r4, r7, lr}
 8000d0a:	b0af      	sub	sp, #188	; 0xbc
 8000d0c:	af2a      	add	r7, sp, #168	; 0xa8
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000d12:	2100      	movs	r1, #0
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f001 fc50 	bl	80025ba <bno055_set_page>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	73fb      	strb	r3, [r7, #15]
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <bno055_temperature+0x20>
        return err;
 8000d24:	7bfb      	ldrb	r3, [r7, #15]
 8000d26:	e029      	b.n	8000d7c <bno055_temperature+0x74>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_read_regs(*imu, BNO_TEMP, &data, 1)) != BNO_OK) {
 8000d2c:	687c      	ldr	r4, [r7, #4]
 8000d2e:	2301      	movs	r3, #1
 8000d30:	9329      	str	r3, [sp, #164]	; 0xa4
 8000d32:	f107 030e 	add.w	r3, r7, #14
 8000d36:	9328      	str	r3, [sp, #160]	; 0xa0
 8000d38:	2334      	movs	r3, #52	; 0x34
 8000d3a:	9327      	str	r3, [sp, #156]	; 0x9c
 8000d3c:	4668      	mov	r0, sp
 8000d3e:	f104 0310 	add.w	r3, r4, #16
 8000d42:	229c      	movs	r2, #156	; 0x9c
 8000d44:	4619      	mov	r1, r3
 8000d46:	f008 fc85 	bl	8009654 <memcpy>
 8000d4a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d4e:	f001 fbd1 	bl	80024f4 <bno055_read_regs>
 8000d52:	4603      	mov	r3, r0
 8000d54:	73fb      	strb	r3, [r7, #15]
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <bno055_temperature+0x58>
        return err;
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	e00d      	b.n	8000d7c <bno055_temperature+0x74>
    }
    *buf = (imu->_temp_unit) ? data * 2 : data;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	7bdb      	ldrb	r3, [r3, #15]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d004      	beq.n	8000d72 <bno055_temperature+0x6a>
 8000d68:	7bbb      	ldrb	r3, [r7, #14]
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	b2db      	uxtb	r3, r3
 8000d6e:	b25b      	sxtb	r3, r3
 8000d70:	e001      	b.n	8000d76 <bno055_temperature+0x6e>
 8000d72:	7bbb      	ldrb	r3, [r7, #14]
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	683a      	ldr	r2, [r7, #0]
 8000d78:	7013      	strb	r3, [r2, #0]
    return BNO_OK;
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd90      	pop	{r4, r7, pc}

08000d84 <bno055_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_x(bno055_t* imu, f32* buf) {
 8000d84:	b590      	push	{r4, r7, lr}
 8000d86:	b0af      	sub	sp, #188	; 0xbc
 8000d88:	af2a      	add	r7, sp, #168	; 0xa8
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000d8e:	2100      	movs	r1, #0
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f001 fc12 	bl	80025ba <bno055_set_page>
 8000d96:	4603      	mov	r3, r0
 8000d98:	73fb      	strb	r3, [r7, #15]
 8000d9a:	7bfb      	ldrb	r3, [r7, #15]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <bno055_acc_x+0x20>
        return err;
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	e033      	b.n	8000e0c <bno055_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 2)) != BNO_OK) {
 8000da4:	687c      	ldr	r4, [r7, #4]
 8000da6:	2302      	movs	r3, #2
 8000da8:	9329      	str	r3, [sp, #164]	; 0xa4
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	9328      	str	r3, [sp, #160]	; 0xa0
 8000db0:	2308      	movs	r3, #8
 8000db2:	9327      	str	r3, [sp, #156]	; 0x9c
 8000db4:	4668      	mov	r0, sp
 8000db6:	f104 0310 	add.w	r3, r4, #16
 8000dba:	229c      	movs	r2, #156	; 0x9c
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	f008 fc49 	bl	8009654 <memcpy>
 8000dc2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dc6:	f001 fb95 	bl	80024f4 <bno055_read_regs>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	73fb      	strb	r3, [r7, #15]
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <bno055_acc_x+0x54>
        return err;
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	e019      	b.n	8000e0c <bno055_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000dd8:	7b7b      	ldrb	r3, [r7, #13]
 8000dda:	021b      	lsls	r3, r3, #8
 8000ddc:	b21a      	sxth	r2, r3
 8000dde:	7b3b      	ldrb	r3, [r7, #12]
 8000de0:	b21b      	sxth	r3, r3
 8000de2:	4313      	orrs	r3, r2
 8000de4:	b21b      	sxth	r3, r3
 8000de6:	ee07 3a90 	vmov	s15, r3
 8000dea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d102      	bne.n	8000dfc <bno055_acc_x+0x78>
 8000df6:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000e14 <bno055_acc_x+0x90>
 8000dfa:	e001      	b.n	8000e00 <bno055_acc_x+0x7c>
 8000dfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e0a:	2300      	movs	r3, #0
};
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd90      	pop	{r4, r7, pc}
 8000e14:	42c80000 	.word	0x42c80000

08000e18 <bno055_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_y(bno055_t* imu, f32* buf) {
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b0af      	sub	sp, #188	; 0xbc
 8000e1c:	af2a      	add	r7, sp, #168	; 0xa8
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000e22:	2100      	movs	r1, #0
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f001 fbc8 	bl	80025ba <bno055_set_page>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	73fb      	strb	r3, [r7, #15]
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <bno055_acc_y+0x20>
        return err;
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	e033      	b.n	8000ea0 <bno055_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8000e38:	687c      	ldr	r4, [r7, #4]
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	9328      	str	r3, [sp, #160]	; 0xa0
 8000e44:	230a      	movs	r3, #10
 8000e46:	9327      	str	r3, [sp, #156]	; 0x9c
 8000e48:	4668      	mov	r0, sp
 8000e4a:	f104 0310 	add.w	r3, r4, #16
 8000e4e:	229c      	movs	r2, #156	; 0x9c
 8000e50:	4619      	mov	r1, r3
 8000e52:	f008 fbff 	bl	8009654 <memcpy>
 8000e56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e5a:	f001 fb4b 	bl	80024f4 <bno055_read_regs>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	73fb      	strb	r3, [r7, #15]
 8000e62:	7bfb      	ldrb	r3, [r7, #15]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <bno055_acc_y+0x54>
        return err;
 8000e68:	7bfb      	ldrb	r3, [r7, #15]
 8000e6a:	e019      	b.n	8000ea0 <bno055_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e6c:	7b7b      	ldrb	r3, [r7, #13]
 8000e6e:	021b      	lsls	r3, r3, #8
 8000e70:	b21a      	sxth	r2, r3
 8000e72:	7b3b      	ldrb	r3, [r7, #12]
 8000e74:	b21b      	sxth	r3, r3
 8000e76:	4313      	orrs	r3, r2
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	ee07 3a90 	vmov	s15, r3
 8000e7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d102      	bne.n	8000e90 <bno055_acc_y+0x78>
 8000e8a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000ea8 <bno055_acc_y+0x90>
 8000e8e:	e001      	b.n	8000e94 <bno055_acc_y+0x7c>
 8000e90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000e94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000e9e:	2300      	movs	r3, #0
};
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd90      	pop	{r4, r7, pc}
 8000ea8:	42c80000 	.word	0x42c80000

08000eac <bno055_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc_z(bno055_t* imu, f32* buf) {
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b0af      	sub	sp, #188	; 0xbc
 8000eb0:	af2a      	add	r7, sp, #168	; 0xa8
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	6878      	ldr	r0, [r7, #4]
 8000eba:	f001 fb7e 	bl	80025ba <bno055_set_page>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	73fb      	strb	r3, [r7, #15]
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <bno055_acc_z+0x20>
        return err;
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	e033      	b.n	8000f34 <bno055_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8000ecc:	687c      	ldr	r4, [r7, #4]
 8000ece:	2302      	movs	r3, #2
 8000ed0:	9329      	str	r3, [sp, #164]	; 0xa4
 8000ed2:	f107 030c 	add.w	r3, r7, #12
 8000ed6:	9328      	str	r3, [sp, #160]	; 0xa0
 8000ed8:	230c      	movs	r3, #12
 8000eda:	9327      	str	r3, [sp, #156]	; 0x9c
 8000edc:	4668      	mov	r0, sp
 8000ede:	f104 0310 	add.w	r3, r4, #16
 8000ee2:	229c      	movs	r2, #156	; 0x9c
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f008 fbb5 	bl	8009654 <memcpy>
 8000eea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000eee:	f001 fb01 	bl	80024f4 <bno055_read_regs>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	73fb      	strb	r3, [r7, #15]
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <bno055_acc_z+0x54>
        return err;
 8000efc:	7bfb      	ldrb	r3, [r7, #15]
 8000efe:	e019      	b.n	8000f34 <bno055_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8000f00:	7b7b      	ldrb	r3, [r7, #13]
 8000f02:	021b      	lsls	r3, r3, #8
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	7b3b      	ldrb	r3, [r7, #12]
 8000f08:	b21b      	sxth	r3, r3
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	ee07 3a90 	vmov	s15, r3
 8000f12:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d102      	bne.n	8000f24 <bno055_acc_z+0x78>
 8000f1e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000f3c <bno055_acc_z+0x90>
 8000f22:	e001      	b.n	8000f28 <bno055_acc_z+0x7c>
 8000f24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8000f28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8000f32:	2300      	movs	r3, #0
};
 8000f34:	4618      	mov	r0, r3
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd90      	pop	{r4, r7, pc}
 8000f3c:	42c80000 	.word	0x42c80000

08000f40 <bno055_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 8000f40:	b590      	push	{r4, r7, lr}
 8000f42:	b0b1      	sub	sp, #196	; 0xc4
 8000f44:	af2a      	add	r7, sp, #168	; 0xa8
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	6878      	ldr	r0, [r7, #4]
 8000f4e:	f001 fb34 	bl	80025ba <bno055_set_page>
 8000f52:	4603      	mov	r3, r0
 8000f54:	75fb      	strb	r3, [r7, #23]
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <bno055_acc+0x20>
        return err;
 8000f5c:	7dfb      	ldrb	r3, [r7, #23]
 8000f5e:	e059      	b.n	8001014 <bno055_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_ACC_DATA_X_LSB, data, 6)) != BNO_OK) {
 8000f60:	687c      	ldr	r4, [r7, #4]
 8000f62:	2306      	movs	r3, #6
 8000f64:	9329      	str	r3, [sp, #164]	; 0xa4
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	9327      	str	r3, [sp, #156]	; 0x9c
 8000f70:	4668      	mov	r0, sp
 8000f72:	f104 0310 	add.w	r3, r4, #16
 8000f76:	229c      	movs	r2, #156	; 0x9c
 8000f78:	4619      	mov	r1, r3
 8000f7a:	f008 fb6b 	bl	8009654 <memcpy>
 8000f7e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000f82:	f001 fab7 	bl	80024f4 <bno055_read_regs>
 8000f86:	4603      	mov	r3, r0
 8000f88:	75fb      	strb	r3, [r7, #23]
 8000f8a:	7dfb      	ldrb	r3, [r7, #23]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <bno055_acc+0x54>
        return err;
 8000f90:	7dfb      	ldrb	r3, [r7, #23]
 8000f92:	e03f      	b.n	8001014 <bno055_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d101      	bne.n	8000fa0 <bno055_acc+0x60>
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	; (800101c <bno055_acc+0xdc>)
 8000f9e:	e001      	b.n	8000fa4 <bno055_acc+0x64>
 8000fa0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8000fa4:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8000fa6:	7a7b      	ldrb	r3, [r7, #9]
 8000fa8:	021b      	lsls	r3, r3, #8
 8000faa:	b21a      	sxth	r2, r3
 8000fac:	7a3b      	ldrb	r3, [r7, #8]
 8000fae:	b21b      	sxth	r3, r3
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	b21b      	sxth	r3, r3
 8000fb4:	ee07 3a90 	vmov	s15, r3
 8000fb8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fbc:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8000fca:	7afb      	ldrb	r3, [r7, #11]
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	b21a      	sxth	r2, r3
 8000fd0:	7abb      	ldrb	r3, [r7, #10]
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	b21b      	sxth	r3, r3
 8000fd8:	ee07 3a90 	vmov	s15, r3
 8000fdc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000fe0:	ed97 7a04 	vldr	s14, [r7, #16]
 8000fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8000fee:	7b7b      	ldrb	r3, [r7, #13]
 8000ff0:	021b      	lsls	r3, r3, #8
 8000ff2:	b21a      	sxth	r2, r3
 8000ff4:	7b3b      	ldrb	r3, [r7, #12]
 8000ff6:	b21b      	sxth	r3, r3
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	b21b      	sxth	r3, r3
 8000ffc:	ee07 3a90 	vmov	s15, r3
 8001000:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001004:	ed97 7a04 	vldr	s14, [r7, #16]
 8001008:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 8001012:	2300      	movs	r3, #0
};
 8001014:	4618      	mov	r0, r3
 8001016:	371c      	adds	r7, #28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd90      	pop	{r4, r7, pc}
 800101c:	42c80000 	.word	0x42c80000

08001020 <bno055_linear_acc_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_x(bno055_t* imu, f32* buf) {
 8001020:	b590      	push	{r4, r7, lr}
 8001022:	b0af      	sub	sp, #188	; 0xbc
 8001024:	af2a      	add	r7, sp, #168	; 0xa8
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800102a:	2100      	movs	r1, #0
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f001 fac4 	bl	80025ba <bno055_set_page>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <bno055_linear_acc_x+0x20>
        return err;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	e033      	b.n	80010a8 <bno055_linear_acc_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001040:	687c      	ldr	r4, [r7, #4]
 8001042:	2302      	movs	r3, #2
 8001044:	9329      	str	r3, [sp, #164]	; 0xa4
 8001046:	f107 030c 	add.w	r3, r7, #12
 800104a:	9328      	str	r3, [sp, #160]	; 0xa0
 800104c:	2328      	movs	r3, #40	; 0x28
 800104e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001050:	4668      	mov	r0, sp
 8001052:	f104 0310 	add.w	r3, r4, #16
 8001056:	229c      	movs	r2, #156	; 0x9c
 8001058:	4619      	mov	r1, r3
 800105a:	f008 fafb 	bl	8009654 <memcpy>
 800105e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001062:	f001 fa47 	bl	80024f4 <bno055_read_regs>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <bno055_linear_acc_x+0x54>
        return err;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	e019      	b.n	80010a8 <bno055_linear_acc_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	021b      	lsls	r3, r3, #8
 8001078:	b21a      	sxth	r2, r3
 800107a:	7b3b      	ldrb	r3, [r7, #12]
 800107c:	b21b      	sxth	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b21b      	sxth	r3, r3
 8001082:	ee07 3a90 	vmov	s15, r3
 8001086:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 800108e:	2b00      	cmp	r3, #0
 8001090:	d102      	bne.n	8001098 <bno055_linear_acc_x+0x78>
 8001092:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80010b0 <bno055_linear_acc_x+0x90>
 8001096:	e001      	b.n	800109c <bno055_linear_acc_x+0x7c>
 8001098:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80010a6:	2300      	movs	r3, #0
};
 80010a8:	4618      	mov	r0, r3
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd90      	pop	{r4, r7, pc}
 80010b0:	42c80000 	.word	0x42c80000

080010b4 <bno055_linear_acc_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_y(bno055_t* imu, f32* buf) {
 80010b4:	b590      	push	{r4, r7, lr}
 80010b6:	b0af      	sub	sp, #188	; 0xbc
 80010b8:	af2a      	add	r7, sp, #168	; 0xa8
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80010be:	2100      	movs	r1, #0
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f001 fa7a 	bl	80025ba <bno055_set_page>
 80010c6:	4603      	mov	r3, r0
 80010c8:	73fb      	strb	r3, [r7, #15]
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <bno055_linear_acc_y+0x20>
        return err;
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	e033      	b.n	800113c <bno055_linear_acc_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80010d4:	687c      	ldr	r4, [r7, #4]
 80010d6:	2302      	movs	r3, #2
 80010d8:	9329      	str	r3, [sp, #164]	; 0xa4
 80010da:	f107 030c 	add.w	r3, r7, #12
 80010de:	9328      	str	r3, [sp, #160]	; 0xa0
 80010e0:	232a      	movs	r3, #42	; 0x2a
 80010e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80010e4:	4668      	mov	r0, sp
 80010e6:	f104 0310 	add.w	r3, r4, #16
 80010ea:	229c      	movs	r2, #156	; 0x9c
 80010ec:	4619      	mov	r1, r3
 80010ee:	f008 fab1 	bl	8009654 <memcpy>
 80010f2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010f6:	f001 f9fd 	bl	80024f4 <bno055_read_regs>
 80010fa:	4603      	mov	r3, r0
 80010fc:	73fb      	strb	r3, [r7, #15]
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <bno055_linear_acc_y+0x54>
        return err;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	e019      	b.n	800113c <bno055_linear_acc_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001108:	7b7b      	ldrb	r3, [r7, #13]
 800110a:	021b      	lsls	r3, r3, #8
 800110c:	b21a      	sxth	r2, r3
 800110e:	7b3b      	ldrb	r3, [r7, #12]
 8001110:	b21b      	sxth	r3, r3
 8001112:	4313      	orrs	r3, r2
 8001114:	b21b      	sxth	r3, r3
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 8001122:	2b00      	cmp	r3, #0
 8001124:	d102      	bne.n	800112c <bno055_linear_acc_y+0x78>
 8001126:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001144 <bno055_linear_acc_y+0x90>
 800112a:	e001      	b.n	8001130 <bno055_linear_acc_y+0x7c>
 800112c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800113a:	2300      	movs	r3, #0
};
 800113c:	4618      	mov	r0, r3
 800113e:	3714      	adds	r7, #20
 8001140:	46bd      	mov	sp, r7
 8001142:	bd90      	pop	{r4, r7, pc}
 8001144:	42c80000 	.word	0x42c80000

08001148 <bno055_linear_acc_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc_z(bno055_t* imu, f32* buf) {
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b0af      	sub	sp, #188	; 0xbc
 800114c:	af2a      	add	r7, sp, #168	; 0xa8
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001152:	2100      	movs	r1, #0
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f001 fa30 	bl	80025ba <bno055_set_page>
 800115a:	4603      	mov	r3, r0
 800115c:	73fb      	strb	r3, [r7, #15]
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <bno055_linear_acc_z+0x20>
        return err;
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	e033      	b.n	80011d0 <bno055_linear_acc_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001168:	687c      	ldr	r4, [r7, #4]
 800116a:	2302      	movs	r3, #2
 800116c:	9329      	str	r3, [sp, #164]	; 0xa4
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	9328      	str	r3, [sp, #160]	; 0xa0
 8001174:	232c      	movs	r3, #44	; 0x2c
 8001176:	9327      	str	r3, [sp, #156]	; 0x9c
 8001178:	4668      	mov	r0, sp
 800117a:	f104 0310 	add.w	r3, r4, #16
 800117e:	229c      	movs	r2, #156	; 0x9c
 8001180:	4619      	mov	r1, r3
 8001182:	f008 fa67 	bl	8009654 <memcpy>
 8001186:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800118a:	f001 f9b3 	bl	80024f4 <bno055_read_regs>
 800118e:	4603      	mov	r3, r0
 8001190:	73fb      	strb	r3, [r7, #15]
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <bno055_linear_acc_z+0x54>
        return err;
 8001198:	7bfb      	ldrb	r3, [r7, #15]
 800119a:	e019      	b.n	80011d0 <bno055_linear_acc_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 800119c:	7b7b      	ldrb	r3, [r7, #13]
 800119e:	021b      	lsls	r3, r3, #8
 80011a0:	b21a      	sxth	r2, r3
 80011a2:	7b3b      	ldrb	r3, [r7, #12]
 80011a4:	b21b      	sxth	r3, r3
 80011a6:	4313      	orrs	r3, r2
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	ee07 3a90 	vmov	s15, r3
 80011ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7b9b      	ldrb	r3, [r3, #14]
                                                     : BNO_ACC_SCALE_MG);
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d102      	bne.n	80011c0 <bno055_linear_acc_z+0x78>
 80011ba:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80011d8 <bno055_linear_acc_z+0x90>
 80011be:	e001      	b.n	80011c4 <bno055_linear_acc_z+0x7c>
 80011c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
    *buf = (s16)((data[1] << 8) | data[0]) /
 80011c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80011ce:	2300      	movs	r3, #0
};
 80011d0:	4618      	mov	r0, r3
 80011d2:	3714      	adds	r7, #20
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd90      	pop	{r4, r7, pc}
 80011d8:	42c80000 	.word	0x42c80000

080011dc <bno055_linear_acc>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_linear_acc(bno055_t* imu, bno055_vec3_t* xyz) {
 80011dc:	b590      	push	{r4, r7, lr}
 80011de:	b0b1      	sub	sp, #196	; 0xc4
 80011e0:	af2a      	add	r7, sp, #168	; 0xa8
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80011e6:	2100      	movs	r1, #0
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f001 f9e6 	bl	80025ba <bno055_set_page>
 80011ee:	4603      	mov	r3, r0
 80011f0:	75fb      	strb	r3, [r7, #23]
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <bno055_linear_acc+0x20>
        return err;
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	e059      	b.n	80012b0 <bno055_linear_acc+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_LIA_DATA_X_LSB, data, 6)) != BNO_OK) {
 80011fc:	687c      	ldr	r4, [r7, #4]
 80011fe:	2306      	movs	r3, #6
 8001200:	9329      	str	r3, [sp, #164]	; 0xa4
 8001202:	f107 0308 	add.w	r3, r7, #8
 8001206:	9328      	str	r3, [sp, #160]	; 0xa0
 8001208:	2328      	movs	r3, #40	; 0x28
 800120a:	9327      	str	r3, [sp, #156]	; 0x9c
 800120c:	4668      	mov	r0, sp
 800120e:	f104 0310 	add.w	r3, r4, #16
 8001212:	229c      	movs	r2, #156	; 0x9c
 8001214:	4619      	mov	r1, r3
 8001216:	f008 fa1d 	bl	8009654 <memcpy>
 800121a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800121e:	f001 f969 	bl	80024f4 <bno055_read_regs>
 8001222:	4603      	mov	r3, r0
 8001224:	75fb      	strb	r3, [r7, #23]
 8001226:	7dfb      	ldrb	r3, [r7, #23]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <bno055_linear_acc+0x54>
        return err;
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	e03f      	b.n	80012b0 <bno055_linear_acc+0xd4>
    }
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	7b9b      	ldrb	r3, [r3, #14]
                                                           : BNO_ACC_SCALE_MG;
 8001234:	2b00      	cmp	r3, #0
 8001236:	d101      	bne.n	800123c <bno055_linear_acc+0x60>
 8001238:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <bno055_linear_acc+0xdc>)
 800123a:	e001      	b.n	8001240 <bno055_linear_acc+0x64>
 800123c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    float scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001240:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 8001242:	7a7b      	ldrb	r3, [r7, #9]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b21a      	sxth	r2, r3
 8001248:	7a3b      	ldrb	r3, [r7, #8]
 800124a:	b21b      	sxth	r3, r3
 800124c:	4313      	orrs	r3, r2
 800124e:	b21b      	sxth	r3, r3
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001258:	ed97 7a04 	vldr	s14, [r7, #16]
 800125c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001266:	7afb      	ldrb	r3, [r7, #11]
 8001268:	021b      	lsls	r3, r3, #8
 800126a:	b21a      	sxth	r2, r3
 800126c:	7abb      	ldrb	r3, [r7, #10]
 800126e:	b21b      	sxth	r3, r3
 8001270:	4313      	orrs	r3, r2
 8001272:	b21b      	sxth	r3, r3
 8001274:	ee07 3a90 	vmov	s15, r3
 8001278:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800127c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001280:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 800128a:	7b7b      	ldrb	r3, [r7, #13]
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21a      	sxth	r2, r3
 8001290:	7b3b      	ldrb	r3, [r7, #12]
 8001292:	b21b      	sxth	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	b21b      	sxth	r3, r3
 8001298:	ee07 3a90 	vmov	s15, r3
 800129c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80012a0:	ed97 7a04 	vldr	s14, [r7, #16]
 80012a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 80012ae:	2300      	movs	r3, #0
};
 80012b0:	4618      	mov	r0, r3
 80012b2:	371c      	adds	r7, #28
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd90      	pop	{r4, r7, pc}
 80012b8:	42c80000 	.word	0x42c80000

080012bc <bno055_gyro_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_x(bno055_t* imu, f32* buf) {
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b0af      	sub	sp, #188	; 0xbc
 80012c0:	af2a      	add	r7, sp, #168	; 0xa8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80012c6:	2100      	movs	r1, #0
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f001 f976 	bl	80025ba <bno055_set_page>
 80012ce:	4603      	mov	r3, r0
 80012d0:	73fb      	strb	r3, [r7, #15]
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <bno055_gyro_x+0x20>
        return err;
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	e033      	b.n	8001344 <bno055_gyro_x+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 2)) != BNO_OK) {
 80012dc:	687c      	ldr	r4, [r7, #4]
 80012de:	2302      	movs	r3, #2
 80012e0:	9329      	str	r3, [sp, #164]	; 0xa4
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80012e8:	2314      	movs	r3, #20
 80012ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80012ec:	4668      	mov	r0, sp
 80012ee:	f104 0310 	add.w	r3, r4, #16
 80012f2:	229c      	movs	r2, #156	; 0x9c
 80012f4:	4619      	mov	r1, r3
 80012f6:	f008 f9ad 	bl	8009654 <memcpy>
 80012fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80012fe:	f001 f8f9 	bl	80024f4 <bno055_read_regs>
 8001302:	4603      	mov	r3, r0
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <bno055_gyro_x+0x54>
        return err;
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	e019      	b.n	8001344 <bno055_gyro_x+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001310:	7b7b      	ldrb	r3, [r7, #13]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21a      	sxth	r2, r3
 8001316:	7b3b      	ldrb	r3, [r7, #12]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21b      	sxth	r3, r3
 800131e:	ee07 3a90 	vmov	s15, r3
 8001322:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 800132a:	2b00      	cmp	r3, #0
 800132c:	d102      	bne.n	8001334 <bno055_gyro_x+0x78>
 800132e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001332:	e001      	b.n	8001338 <bno055_gyro_x+0x7c>
 8001334:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800134c <bno055_gyro_x+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001338:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001342:	2300      	movs	r3, #0
};
 8001344:	4618      	mov	r0, r3
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bd90      	pop	{r4, r7, pc}
 800134c:	44610000 	.word	0x44610000

08001350 <bno055_gyro_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_y(bno055_t* imu, f32* buf) {
 8001350:	b590      	push	{r4, r7, lr}
 8001352:	b0af      	sub	sp, #188	; 0xbc
 8001354:	af2a      	add	r7, sp, #168	; 0xa8
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800135a:	2100      	movs	r1, #0
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f001 f92c 	bl	80025ba <bno055_set_page>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	7bfb      	ldrb	r3, [r7, #15]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <bno055_gyro_y+0x20>
        return err;
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	e033      	b.n	80013d8 <bno055_gyro_y+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001370:	687c      	ldr	r4, [r7, #4]
 8001372:	2302      	movs	r3, #2
 8001374:	9329      	str	r3, [sp, #164]	; 0xa4
 8001376:	f107 030c 	add.w	r3, r7, #12
 800137a:	9328      	str	r3, [sp, #160]	; 0xa0
 800137c:	2316      	movs	r3, #22
 800137e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001380:	4668      	mov	r0, sp
 8001382:	f104 0310 	add.w	r3, r4, #16
 8001386:	229c      	movs	r2, #156	; 0x9c
 8001388:	4619      	mov	r1, r3
 800138a:	f008 f963 	bl	8009654 <memcpy>
 800138e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001392:	f001 f8af 	bl	80024f4 <bno055_read_regs>
 8001396:	4603      	mov	r3, r0
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <bno055_gyro_y+0x54>
        return err;
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	e019      	b.n	80013d8 <bno055_gyro_y+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 80013a4:	7b7b      	ldrb	r3, [r7, #13]
 80013a6:	021b      	lsls	r3, r3, #8
 80013a8:	b21a      	sxth	r2, r3
 80013aa:	7b3b      	ldrb	r3, [r7, #12]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	ee07 3a90 	vmov	s15, r3
 80013b6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d102      	bne.n	80013c8 <bno055_gyro_y+0x78>
 80013c2:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80013c6:	e001      	b.n	80013cc <bno055_gyro_y+0x7c>
 80013c8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80013e0 <bno055_gyro_y+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 80013cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80013d6:	2300      	movs	r3, #0
};
 80013d8:	4618      	mov	r0, r3
 80013da:	3714      	adds	r7, #20
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd90      	pop	{r4, r7, pc}
 80013e0:	44610000 	.word	0x44610000

080013e4 <bno055_gyro_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro_z(bno055_t* imu, f32* buf) {
 80013e4:	b590      	push	{r4, r7, lr}
 80013e6:	b0af      	sub	sp, #188	; 0xbc
 80013e8:	af2a      	add	r7, sp, #168	; 0xa8
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80013ee:	2100      	movs	r1, #0
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f001 f8e2 	bl	80025ba <bno055_set_page>
 80013f6:	4603      	mov	r3, r0
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	7bfb      	ldrb	r3, [r7, #15]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <bno055_gyro_z+0x20>
        return err;
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	e033      	b.n	800146c <bno055_gyro_z+0x88>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001404:	687c      	ldr	r4, [r7, #4]
 8001406:	2302      	movs	r3, #2
 8001408:	9329      	str	r3, [sp, #164]	; 0xa4
 800140a:	f107 030c 	add.w	r3, r7, #12
 800140e:	9328      	str	r3, [sp, #160]	; 0xa0
 8001410:	2318      	movs	r3, #24
 8001412:	9327      	str	r3, [sp, #156]	; 0x9c
 8001414:	4668      	mov	r0, sp
 8001416:	f104 0310 	add.w	r3, r4, #16
 800141a:	229c      	movs	r2, #156	; 0x9c
 800141c:	4619      	mov	r1, r3
 800141e:	f008 f919 	bl	8009654 <memcpy>
 8001422:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001426:	f001 f865 	bl	80024f4 <bno055_read_regs>
 800142a:	4603      	mov	r3, r0
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <bno055_gyro_z+0x54>
        return err;
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	e019      	b.n	800146c <bno055_gyro_z+0x88>
    }

    *buf = (s16)((data[1] << 8) | data[0]) /
 8001438:	7b7b      	ldrb	r3, [r7, #13]
 800143a:	021b      	lsls	r3, r3, #8
 800143c:	b21a      	sxth	r2, r3
 800143e:	7b3b      	ldrb	r3, [r7, #12]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	ee07 3a90 	vmov	s15, r3
 800144a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
           ((imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	7c1b      	ldrb	r3, [r3, #16]
                                                 : BNO_GYR_SCALE_RPS);
 8001452:	2b00      	cmp	r3, #0
 8001454:	d102      	bne.n	800145c <bno055_gyro_z+0x78>
 8001456:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800145a:	e001      	b.n	8001460 <bno055_gyro_z+0x7c>
 800145c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001474 <bno055_gyro_z+0x90>
    *buf = (s16)((data[1] << 8) | data[0]) /
 8001460:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 800146a:	2300      	movs	r3, #0
};
 800146c:	4618      	mov	r0, r3
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bd90      	pop	{r4, r7, pc}
 8001474:	44610000 	.word	0x44610000

08001478 <bno055_gyro>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gyro(bno055_t* imu, bno055_vec3_t* xyz) {
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b0b1      	sub	sp, #196	; 0xc4
 800147c:	af2a      	add	r7, sp, #168	; 0xa8
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001482:	2100      	movs	r1, #0
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f001 f898 	bl	80025ba <bno055_set_page>
 800148a:	4603      	mov	r3, r0
 800148c:	75fb      	strb	r3, [r7, #23]
 800148e:	7dfb      	ldrb	r3, [r7, #23]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <bno055_gyro+0x20>
        return err;
 8001494:	7dfb      	ldrb	r3, [r7, #23]
 8001496:	e059      	b.n	800154c <bno055_gyro+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GYR_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001498:	687c      	ldr	r4, [r7, #4]
 800149a:	2306      	movs	r3, #6
 800149c:	9329      	str	r3, [sp, #164]	; 0xa4
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80014a4:	2314      	movs	r3, #20
 80014a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80014a8:	4668      	mov	r0, sp
 80014aa:	f104 0310 	add.w	r3, r4, #16
 80014ae:	229c      	movs	r2, #156	; 0x9c
 80014b0:	4619      	mov	r1, r3
 80014b2:	f008 f8cf 	bl	8009654 <memcpy>
 80014b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80014ba:	f001 f81b 	bl	80024f4 <bno055_read_regs>
 80014be:	4603      	mov	r3, r0
 80014c0:	75fb      	strb	r3, [r7, #23]
 80014c2:	7dfb      	ldrb	r3, [r7, #23]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <bno055_gyro+0x54>
        return err;
 80014c8:	7dfb      	ldrb	r3, [r7, #23]
 80014ca:	e03f      	b.n	800154c <bno055_gyro+0xd4>
    }

    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	7c1b      	ldrb	r3, [r3, #16]
                                                     : BNO_GYR_SCALE_RPS;
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d102      	bne.n	80014da <bno055_gyro+0x62>
 80014d4:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 80014d8:	e000      	b.n	80014dc <bno055_gyro+0x64>
 80014da:	4b1e      	ldr	r3, [pc, #120]	; (8001554 <bno055_gyro+0xdc>)
    f32 scale = (imu->_gyr_unit == BNO_GYR_UNIT_DPS) ? BNO_GYR_SCALE_DPS
 80014dc:	613b      	str	r3, [r7, #16]
    xyz->x = (s16)((data[1] << 8) | data[0]) / scale;
 80014de:	7a7b      	ldrb	r3, [r7, #9]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b21a      	sxth	r2, r3
 80014e4:	7a3b      	ldrb	r3, [r7, #8]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	ee07 3a90 	vmov	s15, r3
 80014f0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014f4:	ed97 7a04 	vldr	s14, [r7, #16]
 80014f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / scale;
 8001502:	7afb      	ldrb	r3, [r7, #11]
 8001504:	021b      	lsls	r3, r3, #8
 8001506:	b21a      	sxth	r2, r3
 8001508:	7abb      	ldrb	r3, [r7, #10]
 800150a:	b21b      	sxth	r3, r3
 800150c:	4313      	orrs	r3, r2
 800150e:	b21b      	sxth	r3, r3
 8001510:	ee07 3a90 	vmov	s15, r3
 8001514:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001518:	ed97 7a04 	vldr	s14, [r7, #16]
 800151c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / scale;
 8001526:	7b7b      	ldrb	r3, [r7, #13]
 8001528:	021b      	lsls	r3, r3, #8
 800152a:	b21a      	sxth	r2, r3
 800152c:	7b3b      	ldrb	r3, [r7, #12]
 800152e:	b21b      	sxth	r3, r3
 8001530:	4313      	orrs	r3, r2
 8001532:	b21b      	sxth	r3, r3
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800153c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001540:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800154a:	2300      	movs	r3, #0
}
 800154c:	4618      	mov	r0, r3
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd90      	pop	{r4, r7, pc}
 8001554:	44610000 	.word	0x44610000

08001558 <bno055_mag_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_x(bno055_t* imu, f32* buf) {
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b0af      	sub	sp, #188	; 0xbc
 800155c:	af2a      	add	r7, sp, #168	; 0xa8
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001562:	2100      	movs	r1, #0
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f001 f828 	bl	80025ba <bno055_set_page>
 800156a:	4603      	mov	r3, r0
 800156c:	73fb      	strb	r3, [r7, #15]
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <bno055_mag_x+0x20>
        return err;
 8001574:	7bfb      	ldrb	r3, [r7, #15]
 8001576:	e02c      	b.n	80015d2 <bno055_mag_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001578:	687c      	ldr	r4, [r7, #4]
 800157a:	2302      	movs	r3, #2
 800157c:	9329      	str	r3, [sp, #164]	; 0xa4
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	9328      	str	r3, [sp, #160]	; 0xa0
 8001584:	230e      	movs	r3, #14
 8001586:	9327      	str	r3, [sp, #156]	; 0x9c
 8001588:	4668      	mov	r0, sp
 800158a:	f104 0310 	add.w	r3, r4, #16
 800158e:	229c      	movs	r2, #156	; 0x9c
 8001590:	4619      	mov	r1, r3
 8001592:	f008 f85f 	bl	8009654 <memcpy>
 8001596:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800159a:	f000 ffab 	bl	80024f4 <bno055_read_regs>
 800159e:	4603      	mov	r3, r0
 80015a0:	73fb      	strb	r3, [r7, #15]
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <bno055_mag_x+0x54>
        return err;
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	e012      	b.n	80015d2 <bno055_mag_x+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80015ac:	7b7b      	ldrb	r3, [r7, #13]
 80015ae:	021b      	lsls	r3, r3, #8
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7b3b      	ldrb	r3, [r7, #12]
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	4313      	orrs	r3, r2
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015c2:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80015c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd90      	pop	{r4, r7, pc}

080015da <bno055_mag_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_y(bno055_t* imu, f32* buf) {
 80015da:	b590      	push	{r4, r7, lr}
 80015dc:	b0af      	sub	sp, #188	; 0xbc
 80015de:	af2a      	add	r7, sp, #168	; 0xa8
 80015e0:	6078      	str	r0, [r7, #4]
 80015e2:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80015e4:	2100      	movs	r1, #0
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 ffe7 	bl	80025ba <bno055_set_page>
 80015ec:	4603      	mov	r3, r0
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <bno055_mag_y+0x20>
        return err;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	e02c      	b.n	8001654 <bno055_mag_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Y_LSB, data, 2)) != BNO_OK) {
 80015fa:	687c      	ldr	r4, [r7, #4]
 80015fc:	2302      	movs	r3, #2
 80015fe:	9329      	str	r3, [sp, #164]	; 0xa4
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	9328      	str	r3, [sp, #160]	; 0xa0
 8001606:	2310      	movs	r3, #16
 8001608:	9327      	str	r3, [sp, #156]	; 0x9c
 800160a:	4668      	mov	r0, sp
 800160c:	f104 0310 	add.w	r3, r4, #16
 8001610:	229c      	movs	r2, #156	; 0x9c
 8001612:	4619      	mov	r1, r3
 8001614:	f008 f81e 	bl	8009654 <memcpy>
 8001618:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800161c:	f000 ff6a 	bl	80024f4 <bno055_read_regs>
 8001620:	4603      	mov	r3, r0
 8001622:	73fb      	strb	r3, [r7, #15]
 8001624:	7bfb      	ldrb	r3, [r7, #15]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <bno055_mag_y+0x54>
        return err;
 800162a:	7bfb      	ldrb	r3, [r7, #15]
 800162c:	e012      	b.n	8001654 <bno055_mag_y+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 800162e:	7b7b      	ldrb	r3, [r7, #13]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	b21a      	sxth	r2, r3
 8001634:	7b3b      	ldrb	r3, [r7, #12]
 8001636:	b21b      	sxth	r3, r3
 8001638:	4313      	orrs	r3, r2
 800163a:	b21b      	sxth	r3, r3
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001644:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001648:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	bd90      	pop	{r4, r7, pc}

0800165c <bno055_mag_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag_z(bno055_t* imu, f32* buf) {
 800165c:	b590      	push	{r4, r7, lr}
 800165e:	b0af      	sub	sp, #188	; 0xbc
 8001660:	af2a      	add	r7, sp, #168	; 0xa8
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001666:	2100      	movs	r1, #0
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 ffa6 	bl	80025ba <bno055_set_page>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]
 8001672:	7bfb      	ldrb	r3, [r7, #15]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <bno055_mag_z+0x20>
        return err;
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	e02c      	b.n	80016d6 <bno055_mag_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_Z_LSB, data, 2)) != BNO_OK) {
 800167c:	687c      	ldr	r4, [r7, #4]
 800167e:	2302      	movs	r3, #2
 8001680:	9329      	str	r3, [sp, #164]	; 0xa4
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	9328      	str	r3, [sp, #160]	; 0xa0
 8001688:	2312      	movs	r3, #18
 800168a:	9327      	str	r3, [sp, #156]	; 0x9c
 800168c:	4668      	mov	r0, sp
 800168e:	f104 0310 	add.w	r3, r4, #16
 8001692:	229c      	movs	r2, #156	; 0x9c
 8001694:	4619      	mov	r1, r3
 8001696:	f007 ffdd 	bl	8009654 <memcpy>
 800169a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800169e:	f000 ff29 	bl	80024f4 <bno055_read_regs>
 80016a2:	4603      	mov	r3, r0
 80016a4:	73fb      	strb	r3, [r7, #15]
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <bno055_mag_z+0x54>
        return err;
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	e012      	b.n	80016d6 <bno055_mag_z+0x7a>
    }

    *buf = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 80016b0:	7b7b      	ldrb	r3, [r7, #13]
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	b21a      	sxth	r2, r3
 80016b6:	7b3b      	ldrb	r3, [r7, #12]
 80016b8:	b21b      	sxth	r3, r3
 80016ba:	4313      	orrs	r3, r2
 80016bc:	b21b      	sxth	r3, r3
 80016be:	ee07 3a90 	vmov	s15, r3
 80016c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016c6:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80016ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd90      	pop	{r4, r7, pc}

080016de <bno055_mag>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_mag(bno055_t* imu, bno055_vec3_t* xyz) {
 80016de:	b590      	push	{r4, r7, lr}
 80016e0:	b0af      	sub	sp, #188	; 0xbc
 80016e2:	af2a      	add	r7, sp, #168	; 0xa8
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80016e8:	2100      	movs	r1, #0
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f000 ff65 	bl	80025ba <bno055_set_page>
 80016f0:	4603      	mov	r3, r0
 80016f2:	73fb      	strb	r3, [r7, #15]
 80016f4:	7bfb      	ldrb	r3, [r7, #15]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <bno055_mag+0x20>
        return err;
 80016fa:	7bfb      	ldrb	r3, [r7, #15]
 80016fc:	e050      	b.n	80017a0 <bno055_mag+0xc2>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_MAG_DATA_X_LSB, data, 6)) != BNO_OK) {
 80016fe:	687c      	ldr	r4, [r7, #4]
 8001700:	2306      	movs	r3, #6
 8001702:	9329      	str	r3, [sp, #164]	; 0xa4
 8001704:	f107 0308 	add.w	r3, r7, #8
 8001708:	9328      	str	r3, [sp, #160]	; 0xa0
 800170a:	230e      	movs	r3, #14
 800170c:	9327      	str	r3, [sp, #156]	; 0x9c
 800170e:	4668      	mov	r0, sp
 8001710:	f104 0310 	add.w	r3, r4, #16
 8001714:	229c      	movs	r2, #156	; 0x9c
 8001716:	4619      	mov	r1, r3
 8001718:	f007 ff9c 	bl	8009654 <memcpy>
 800171c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001720:	f000 fee8 	bl	80024f4 <bno055_read_regs>
 8001724:	4603      	mov	r3, r0
 8001726:	73fb      	strb	r3, [r7, #15]
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <bno055_mag+0x54>
        return err;
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	e036      	b.n	80017a0 <bno055_mag+0xc2>
    }

    xyz->x = (s16)((data[1] << 8) | data[0]) / BNO_MAG_SCALE;
 8001732:	7a7b      	ldrb	r3, [r7, #9]
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	b21a      	sxth	r2, r3
 8001738:	7a3b      	ldrb	r3, [r7, #8]
 800173a:	b21b      	sxth	r3, r3
 800173c:	4313      	orrs	r3, r2
 800173e:	b21b      	sxth	r3, r3
 8001740:	ee07 3a90 	vmov	s15, r3
 8001744:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001748:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800174c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	edc3 7a00 	vstr	s15, [r3]
    xyz->y = (s16)((data[3] << 8) | data[2]) / BNO_MAG_SCALE;
 8001756:	7afb      	ldrb	r3, [r7, #11]
 8001758:	021b      	lsls	r3, r3, #8
 800175a:	b21a      	sxth	r2, r3
 800175c:	7abb      	ldrb	r3, [r7, #10]
 800175e:	b21b      	sxth	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	b21b      	sxth	r3, r3
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800176c:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001770:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	edc3 7a01 	vstr	s15, [r3, #4]
    xyz->z = (s16)((data[5] << 8) | data[4]) / BNO_MAG_SCALE;
 800177a:	7b7b      	ldrb	r3, [r7, #13]
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	b21a      	sxth	r2, r3
 8001780:	7b3b      	ldrb	r3, [r7, #12]
 8001782:	b21b      	sxth	r3, r3
 8001784:	4313      	orrs	r3, r2
 8001786:	b21b      	sxth	r3, r3
 8001788:	ee07 3a90 	vmov	s15, r3
 800178c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001790:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001794:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	edc3 7a02 	vstr	s15, [r3, #8]

    return BNO_OK;
 800179e:	2300      	movs	r3, #0
};
 80017a0:	4618      	mov	r0, r3
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd90      	pop	{r4, r7, pc}

080017a8 <bno055_gravity_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_x(bno055_t* imu, f32* buf) {
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b0b1      	sub	sp, #196	; 0xc4
 80017ac:	af2a      	add	r7, sp, #168	; 0xa8
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80017b2:	2100      	movs	r1, #0
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 ff00 	bl	80025ba <bno055_set_page>
 80017ba:	4603      	mov	r3, r0
 80017bc:	75fb      	strb	r3, [r7, #23]
 80017be:	7dfb      	ldrb	r3, [r7, #23]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <bno055_gravity_x+0x20>
        return err;
 80017c4:	7dfb      	ldrb	r3, [r7, #23]
 80017c6:	e035      	b.n	8001834 <bno055_gravity_x+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 2)) != BNO_OK) {
 80017c8:	687c      	ldr	r4, [r7, #4]
 80017ca:	2302      	movs	r3, #2
 80017cc:	9329      	str	r3, [sp, #164]	; 0xa4
 80017ce:	f107 030c 	add.w	r3, r7, #12
 80017d2:	9328      	str	r3, [sp, #160]	; 0xa0
 80017d4:	232e      	movs	r3, #46	; 0x2e
 80017d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80017d8:	4668      	mov	r0, sp
 80017da:	f104 0310 	add.w	r3, r4, #16
 80017de:	229c      	movs	r2, #156	; 0x9c
 80017e0:	4619      	mov	r1, r3
 80017e2:	f007 ff37 	bl	8009654 <memcpy>
 80017e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80017ea:	f000 fe83 	bl	80024f4 <bno055_read_regs>
 80017ee:	4603      	mov	r3, r0
 80017f0:	75fb      	strb	r3, [r7, #23]
 80017f2:	7dfb      	ldrb	r3, [r7, #23]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <bno055_gravity_x+0x54>
        return err;
 80017f8:	7dfb      	ldrb	r3, [r7, #23]
 80017fa:	e01b      	b.n	8001834 <bno055_gravity_x+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <bno055_gravity_x+0x60>
 8001804:	4b0d      	ldr	r3, [pc, #52]	; (800183c <bno055_gravity_x+0x94>)
 8001806:	e001      	b.n	800180c <bno055_gravity_x+0x64>
 8001808:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800180c:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800180e:	7b7b      	ldrb	r3, [r7, #13]
 8001810:	021b      	lsls	r3, r3, #8
 8001812:	b21a      	sxth	r2, r3
 8001814:	7b3b      	ldrb	r3, [r7, #12]
 8001816:	b21b      	sxth	r3, r3
 8001818:	4313      	orrs	r3, r2
 800181a:	b21b      	sxth	r3, r3
 800181c:	ee07 3a90 	vmov	s15, r3
 8001820:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001824:	ed97 7a04 	vldr	s14, [r7, #16]
 8001828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001832:	2300      	movs	r3, #0
}
 8001834:	4618      	mov	r0, r3
 8001836:	371c      	adds	r7, #28
 8001838:	46bd      	mov	sp, r7
 800183a:	bd90      	pop	{r4, r7, pc}
 800183c:	42c80000 	.word	0x42c80000

08001840 <bno055_gravity_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_y(bno055_t* imu, f32* buf) {
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b0b1      	sub	sp, #196	; 0xc4
 8001844:	af2a      	add	r7, sp, #168	; 0xa8
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800184a:	2100      	movs	r1, #0
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f000 feb4 	bl	80025ba <bno055_set_page>
 8001852:	4603      	mov	r3, r0
 8001854:	75fb      	strb	r3, [r7, #23]
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <bno055_gravity_y+0x20>
        return err;
 800185c:	7dfb      	ldrb	r3, [r7, #23]
 800185e:	e035      	b.n	80018cc <bno055_gravity_y+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001860:	687c      	ldr	r4, [r7, #4]
 8001862:	2302      	movs	r3, #2
 8001864:	9329      	str	r3, [sp, #164]	; 0xa4
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	9328      	str	r3, [sp, #160]	; 0xa0
 800186c:	2330      	movs	r3, #48	; 0x30
 800186e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001870:	4668      	mov	r0, sp
 8001872:	f104 0310 	add.w	r3, r4, #16
 8001876:	229c      	movs	r2, #156	; 0x9c
 8001878:	4619      	mov	r1, r3
 800187a:	f007 feeb 	bl	8009654 <memcpy>
 800187e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001882:	f000 fe37 	bl	80024f4 <bno055_read_regs>
 8001886:	4603      	mov	r3, r0
 8001888:	75fb      	strb	r3, [r7, #23]
 800188a:	7dfb      	ldrb	r3, [r7, #23]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <bno055_gravity_y+0x54>
        return err;
 8001890:	7dfb      	ldrb	r3, [r7, #23]
 8001892:	e01b      	b.n	80018cc <bno055_gravity_y+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <bno055_gravity_y+0x60>
 800189c:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <bno055_gravity_y+0x94>)
 800189e:	e001      	b.n	80018a4 <bno055_gravity_y+0x64>
 80018a0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80018a4:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 80018a6:	7b7b      	ldrb	r3, [r7, #13]
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	b21a      	sxth	r2, r3
 80018ac:	7b3b      	ldrb	r3, [r7, #12]
 80018ae:	b21b      	sxth	r3, r3
 80018b0:	4313      	orrs	r3, r2
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	ee07 3a90 	vmov	s15, r3
 80018b8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80018c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	371c      	adds	r7, #28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd90      	pop	{r4, r7, pc}
 80018d4:	42c80000 	.word	0x42c80000

080018d8 <bno055_gravity_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity_z(bno055_t* imu, f32* buf) {
 80018d8:	b590      	push	{r4, r7, lr}
 80018da:	b0b1      	sub	sp, #196	; 0xc4
 80018dc:	af2a      	add	r7, sp, #168	; 0xa8
 80018de:	6078      	str	r0, [r7, #4]
 80018e0:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80018e2:	2100      	movs	r1, #0
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f000 fe68 	bl	80025ba <bno055_set_page>
 80018ea:	4603      	mov	r3, r0
 80018ec:	75fb      	strb	r3, [r7, #23]
 80018ee:	7dfb      	ldrb	r3, [r7, #23]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <bno055_gravity_z+0x20>
        return err;
 80018f4:	7dfb      	ldrb	r3, [r7, #23]
 80018f6:	e035      	b.n	8001964 <bno055_gravity_z+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_Z_LSB, data, 2)) != BNO_OK) {
 80018f8:	687c      	ldr	r4, [r7, #4]
 80018fa:	2302      	movs	r3, #2
 80018fc:	9329      	str	r3, [sp, #164]	; 0xa4
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	9328      	str	r3, [sp, #160]	; 0xa0
 8001904:	2332      	movs	r3, #50	; 0x32
 8001906:	9327      	str	r3, [sp, #156]	; 0x9c
 8001908:	4668      	mov	r0, sp
 800190a:	f104 0310 	add.w	r3, r4, #16
 800190e:	229c      	movs	r2, #156	; 0x9c
 8001910:	4619      	mov	r1, r3
 8001912:	f007 fe9f 	bl	8009654 <memcpy>
 8001916:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800191a:	f000 fdeb 	bl	80024f4 <bno055_read_regs>
 800191e:	4603      	mov	r3, r0
 8001920:	75fb      	strb	r3, [r7, #23]
 8001922:	7dfb      	ldrb	r3, [r7, #23]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <bno055_gravity_z+0x54>
        return err;
 8001928:	7dfb      	ldrb	r3, [r7, #23]
 800192a:	e01b      	b.n	8001964 <bno055_gravity_z+0x8c>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <bno055_gravity_z+0x60>
 8001934:	4b0d      	ldr	r3, [pc, #52]	; (800196c <bno055_gravity_z+0x94>)
 8001936:	e001      	b.n	800193c <bno055_gravity_z+0x64>
 8001938:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 800193c:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 800193e:	7b7b      	ldrb	r3, [r7, #13]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b21a      	sxth	r2, r3
 8001944:	7b3b      	ldrb	r3, [r7, #12]
 8001946:	b21b      	sxth	r3, r3
 8001948:	4313      	orrs	r3, r2
 800194a:	b21b      	sxth	r3, r3
 800194c:	ee07 3a90 	vmov	s15, r3
 8001950:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001954:	ed97 7a04 	vldr	s14, [r7, #16]
 8001958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	371c      	adds	r7, #28
 8001968:	46bd      	mov	sp, r7
 800196a:	bd90      	pop	{r4, r7, pc}
 800196c:	42c80000 	.word	0x42c80000

08001970 <bno055_gravity>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_gravity(bno055_t* imu, bno055_vec3_t* buf) {
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	b0b1      	sub	sp, #196	; 0xc4
 8001974:	af2a      	add	r7, sp, #168	; 0xa8
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 800197a:	2100      	movs	r1, #0
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fe1c 	bl	80025ba <bno055_set_page>
 8001982:	4603      	mov	r3, r0
 8001984:	75fb      	strb	r3, [r7, #23]
 8001986:	7dfb      	ldrb	r3, [r7, #23]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <bno055_gravity+0x20>
        return err;
 800198c:	7dfb      	ldrb	r3, [r7, #23]
 800198e:	e059      	b.n	8001a44 <bno055_gravity+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_GRV_DATA_X_LSB, data, 6)) != BNO_OK) {
 8001990:	687c      	ldr	r4, [r7, #4]
 8001992:	2306      	movs	r3, #6
 8001994:	9329      	str	r3, [sp, #164]	; 0xa4
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	9328      	str	r3, [sp, #160]	; 0xa0
 800199c:	232e      	movs	r3, #46	; 0x2e
 800199e:	9327      	str	r3, [sp, #156]	; 0x9c
 80019a0:	4668      	mov	r0, sp
 80019a2:	f104 0310 	add.w	r3, r4, #16
 80019a6:	229c      	movs	r2, #156	; 0x9c
 80019a8:	4619      	mov	r1, r3
 80019aa:	f007 fe53 	bl	8009654 <memcpy>
 80019ae:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019b2:	f000 fd9f 	bl	80024f4 <bno055_read_regs>
 80019b6:	4603      	mov	r3, r0
 80019b8:	75fb      	strb	r3, [r7, #23]
 80019ba:	7dfb      	ldrb	r3, [r7, #23]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <bno055_gravity+0x54>
        return err;
 80019c0:	7dfb      	ldrb	r3, [r7, #23]
 80019c2:	e03f      	b.n	8001a44 <bno055_gravity+0xd4>
    }
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	7b9b      	ldrb	r3, [r3, #14]
                                                         : BNO_ACC_SCALE_MG;
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <bno055_gravity+0x60>
 80019cc:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <bno055_gravity+0xdc>)
 80019ce:	e001      	b.n	80019d4 <bno055_gravity+0x64>
 80019d0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
    f32 scale = (imu->_acc_unit == BNO_ACC_UNITSEL_M_S2) ? BNO_ACC_SCALE_M_2
 80019d4:	613b      	str	r3, [r7, #16]
    buf->x = (s16)((data[1] << 8) | data[0]) / scale;
 80019d6:	7a7b      	ldrb	r3, [r7, #9]
 80019d8:	021b      	lsls	r3, r3, #8
 80019da:	b21a      	sxth	r2, r3
 80019dc:	7a3b      	ldrb	r3, [r7, #8]
 80019de:	b21b      	sxth	r3, r3
 80019e0:	4313      	orrs	r3, r2
 80019e2:	b21b      	sxth	r3, r3
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80019ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80019f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[3] << 8) | data[2]) / scale;
 80019fa:	7afb      	ldrb	r3, [r7, #11]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	b21a      	sxth	r2, r3
 8001a00:	7abb      	ldrb	r3, [r7, #10]
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	4313      	orrs	r3, r2
 8001a06:	b21b      	sxth	r3, r3
 8001a08:	ee07 3a90 	vmov	s15, r3
 8001a0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a10:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->x = (s16)((data[5] << 8) | data[4]) / scale;
 8001a1e:	7b7b      	ldrb	r3, [r7, #13]
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	b21a      	sxth	r2, r3
 8001a24:	7b3b      	ldrb	r3, [r7, #12]
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	b21b      	sxth	r3, r3
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a34:	ed97 7a04 	vldr	s14, [r7, #16]
 8001a38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	371c      	adds	r7, #28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd90      	pop	{r4, r7, pc}
 8001a4c:	42c80000 	.word	0x42c80000

08001a50 <bno055_euler_yaw>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_yaw(bno055_t* imu, f32* buf) {
 8001a50:	b590      	push	{r4, r7, lr}
 8001a52:	b0b1      	sub	sp, #196	; 0xc4
 8001a54:	af2a      	add	r7, sp, #168	; 0xa8
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 fdac 	bl	80025ba <bno055_set_page>
 8001a62:	4603      	mov	r3, r0
 8001a64:	75fb      	strb	r3, [r7, #23]
 8001a66:	7dfb      	ldrb	r3, [r7, #23]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <bno055_euler_yaw+0x20>
        return err;
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
 8001a6e:	e035      	b.n	8001adc <bno055_euler_yaw+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 2)) !=
 8001a70:	687c      	ldr	r4, [r7, #4]
 8001a72:	2302      	movs	r3, #2
 8001a74:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a76:	f107 030c 	add.w	r3, r7, #12
 8001a7a:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a7c:	231a      	movs	r3, #26
 8001a7e:	9327      	str	r3, [sp, #156]	; 0x9c
 8001a80:	4668      	mov	r0, sp
 8001a82:	f104 0310 	add.w	r3, r4, #16
 8001a86:	229c      	movs	r2, #156	; 0x9c
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f007 fde3 	bl	8009654 <memcpy>
 8001a8e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a92:	f000 fd2f 	bl	80024f4 <bno055_read_regs>
 8001a96:	4603      	mov	r3, r0
 8001a98:	75fb      	strb	r3, [r7, #23]
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <bno055_euler_yaw+0x54>
        BNO_OK) {
        return err;
 8001aa0:	7dfb      	ldrb	r3, [r7, #23]
 8001aa2:	e01b      	b.n	8001adc <bno055_euler_yaw+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <bno055_euler_yaw+0x62>
 8001aac:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001ab0:	e000      	b.n	8001ab4 <bno055_euler_yaw+0x64>
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <bno055_euler_yaw+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001ab4:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001ab6:	7b7b      	ldrb	r3, [r7, #13]
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	b21a      	sxth	r2, r3
 8001abc:	7b3b      	ldrb	r3, [r7, #12]
 8001abe:	b21b      	sxth	r3, r3
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b21b      	sxth	r3, r3
 8001ac4:	ee07 3a90 	vmov	s15, r3
 8001ac8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001acc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ad0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	371c      	adds	r7, #28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd90      	pop	{r4, r7, pc}
 8001ae4:	44610000 	.word	0x44610000

08001ae8 <bno055_euler_roll>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_roll(bno055_t* imu, f32* buf) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b0b1      	sub	sp, #196	; 0xc4
 8001aec:	af2a      	add	r7, sp, #168	; 0xa8
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001af2:	2100      	movs	r1, #0
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 fd60 	bl	80025ba <bno055_set_page>
 8001afa:	4603      	mov	r3, r0
 8001afc:	75fb      	strb	r3, [r7, #23]
 8001afe:	7dfb      	ldrb	r3, [r7, #23]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <bno055_euler_roll+0x20>
        return err;
 8001b04:	7dfb      	ldrb	r3, [r7, #23]
 8001b06:	e035      	b.n	8001b74 <bno055_euler_roll+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_ROLL_LSB, data, 2)) != BNO_OK) {
 8001b08:	687c      	ldr	r4, [r7, #4]
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	9328      	str	r3, [sp, #160]	; 0xa0
 8001b14:	231c      	movs	r3, #28
 8001b16:	9327      	str	r3, [sp, #156]	; 0x9c
 8001b18:	4668      	mov	r0, sp
 8001b1a:	f104 0310 	add.w	r3, r4, #16
 8001b1e:	229c      	movs	r2, #156	; 0x9c
 8001b20:	4619      	mov	r1, r3
 8001b22:	f007 fd97 	bl	8009654 <memcpy>
 8001b26:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b2a:	f000 fce3 	bl	80024f4 <bno055_read_regs>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	75fb      	strb	r3, [r7, #23]
 8001b32:	7dfb      	ldrb	r3, [r7, #23]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <bno055_euler_roll+0x54>
        return err;
 8001b38:	7dfb      	ldrb	r3, [r7, #23]
 8001b3a:	e01b      	b.n	8001b74 <bno055_euler_roll+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <bno055_euler_roll+0x62>
 8001b44:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001b48:	e000      	b.n	8001b4c <bno055_euler_roll+0x64>
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	; (8001b7c <bno055_euler_roll+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001b4c:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001b4e:	7b7b      	ldrb	r3, [r7, #13]
 8001b50:	021b      	lsls	r3, r3, #8
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	7b3b      	ldrb	r3, [r7, #12]
 8001b56:	b21b      	sxth	r3, r3
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	b21b      	sxth	r3, r3
 8001b5c:	ee07 3a90 	vmov	s15, r3
 8001b60:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001b64:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001b72:	2300      	movs	r3, #0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	371c      	adds	r7, #28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd90      	pop	{r4, r7, pc}
 8001b7c:	44610000 	.word	0x44610000

08001b80 <bno055_euler_pitch>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler_pitch(bno055_t* imu, f32* buf) {
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b0b1      	sub	sp, #196	; 0xc4
 8001b84:	af2a      	add	r7, sp, #168	; 0xa8
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f000 fd14 	bl	80025ba <bno055_set_page>
 8001b92:	4603      	mov	r3, r0
 8001b94:	75fb      	strb	r3, [r7, #23]
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <bno055_euler_pitch+0x20>
        return err;
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	e035      	b.n	8001c0c <bno055_euler_pitch+0x8c>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_EUL_PITCH_LSB, data, 2)) != BNO_OK) {
 8001ba0:	687c      	ldr	r4, [r7, #4]
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	9329      	str	r3, [sp, #164]	; 0xa4
 8001ba6:	f107 030c 	add.w	r3, r7, #12
 8001baa:	9328      	str	r3, [sp, #160]	; 0xa0
 8001bac:	231e      	movs	r3, #30
 8001bae:	9327      	str	r3, [sp, #156]	; 0x9c
 8001bb0:	4668      	mov	r0, sp
 8001bb2:	f104 0310 	add.w	r3, r4, #16
 8001bb6:	229c      	movs	r2, #156	; 0x9c
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f007 fd4b 	bl	8009654 <memcpy>
 8001bbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bc2:	f000 fc97 	bl	80024f4 <bno055_read_regs>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	75fb      	strb	r3, [r7, #23]
 8001bca:	7dfb      	ldrb	r3, [r7, #23]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <bno055_euler_pitch+0x54>
        return err;
 8001bd0:	7dfb      	ldrb	r3, [r7, #23]
 8001bd2:	e01b      	b.n	8001c0c <bno055_euler_pitch+0x8c>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d102      	bne.n	8001be2 <bno055_euler_pitch+0x62>
 8001bdc:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001be0:	e000      	b.n	8001be4 <bno055_euler_pitch+0x64>
 8001be2:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <bno055_euler_pitch+0x94>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001be4:	613b      	str	r3, [r7, #16]
    *buf = (s16)((data[1] << 8) | data[0]) / scale;
 8001be6:	7b7b      	ldrb	r3, [r7, #13]
 8001be8:	021b      	lsls	r3, r3, #8
 8001bea:	b21a      	sxth	r2, r3
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	b21b      	sxth	r3, r3
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	b21b      	sxth	r3, r3
 8001bf4:	ee07 3a90 	vmov	s15, r3
 8001bf8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bfc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	371c      	adds	r7, #28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd90      	pop	{r4, r7, pc}
 8001c14:	44610000 	.word	0x44610000

08001c18 <bno055_euler>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_euler(bno055_t* imu, bno055_euler_t* buf) {
 8001c18:	b590      	push	{r4, r7, lr}
 8001c1a:	b0b1      	sub	sp, #196	; 0xc4
 8001c1c:	af2a      	add	r7, sp, #168	; 0xa8
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001c22:	2100      	movs	r1, #0
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 fcc8 	bl	80025ba <bno055_set_page>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	75fb      	strb	r3, [r7, #23]
 8001c2e:	7dfb      	ldrb	r3, [r7, #23]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <bno055_euler+0x20>
        return err;
 8001c34:	7dfb      	ldrb	r3, [r7, #23]
 8001c36:	e059      	b.n	8001cec <bno055_euler+0xd4>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[6];
    if ((err = bno055_read_regs(*imu, BNO_EUL_HEADING_LSB, data, 6)) !=
 8001c38:	687c      	ldr	r4, [r7, #4]
 8001c3a:	2306      	movs	r3, #6
 8001c3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	9328      	str	r3, [sp, #160]	; 0xa0
 8001c44:	231a      	movs	r3, #26
 8001c46:	9327      	str	r3, [sp, #156]	; 0x9c
 8001c48:	4668      	mov	r0, sp
 8001c4a:	f104 0310 	add.w	r3, r4, #16
 8001c4e:	229c      	movs	r2, #156	; 0x9c
 8001c50:	4619      	mov	r1, r3
 8001c52:	f007 fcff 	bl	8009654 <memcpy>
 8001c56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c5a:	f000 fc4b 	bl	80024f4 <bno055_read_regs>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	75fb      	strb	r3, [r7, #23]
 8001c62:	7dfb      	ldrb	r3, [r7, #23]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <bno055_euler+0x54>
        BNO_OK) {
        return err;
 8001c68:	7dfb      	ldrb	r3, [r7, #23]
 8001c6a:	e03f      	b.n	8001cec <bno055_euler+0xd4>
    }
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	7c5b      	ldrb	r3, [r3, #17]
                                                     : BNO_EUL_SCALE_RAD;
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d102      	bne.n	8001c7a <bno055_euler+0x62>
 8001c74:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8001c78:	e000      	b.n	8001c7c <bno055_euler+0x64>
 8001c7a:	4b1e      	ldr	r3, [pc, #120]	; (8001cf4 <bno055_euler+0xdc>)
    f32 scale = (imu->_eul_unit == BNO_EUL_UNIT_DEG) ? BNO_EUL_SCALE_DEG
 8001c7c:	613b      	str	r3, [r7, #16]
    buf->yaw = (s16)((data[1] << 8) | data[0]) / scale;
 8001c7e:	7a7b      	ldrb	r3, [r7, #9]
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	7a3b      	ldrb	r3, [r7, #8]
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001c94:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	edc3 7a02 	vstr	s15, [r3, #8]
    buf->roll = (s16)((data[3] << 8) | data[2]) / scale;
 8001ca2:	7afb      	ldrb	r3, [r7, #11]
 8001ca4:	021b      	lsls	r3, r3, #8
 8001ca6:	b21a      	sxth	r2, r3
 8001ca8:	7abb      	ldrb	r3, [r7, #10]
 8001caa:	b21b      	sxth	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	ee07 3a90 	vmov	s15, r3
 8001cb4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cb8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cbc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
    buf->pitch = (s16)((data[5] << 8) | data[4]) / scale;
 8001cc6:	7b7b      	ldrb	r3, [r7, #13]
 8001cc8:	021b      	lsls	r3, r3, #8
 8001cca:	b21a      	sxth	r2, r3
 8001ccc:	7b3b      	ldrb	r3, [r7, #12]
 8001cce:	b21b      	sxth	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	ee07 3a90 	vmov	s15, r3
 8001cd8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001cdc:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ce0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	edc3 7a01 	vstr	s15, [r3, #4]
    return BNO_OK;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	371c      	adds	r7, #28
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd90      	pop	{r4, r7, pc}
 8001cf4:	44610000 	.word	0x44610000

08001cf8 <bno055_quaternion_w>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_w(bno055_t* imu, f32* buf) {
 8001cf8:	b590      	push	{r4, r7, lr}
 8001cfa:	b0af      	sub	sp, #188	; 0xbc
 8001cfc:	af2a      	add	r7, sp, #168	; 0xa8
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001d02:	2100      	movs	r1, #0
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 fc58 	bl	80025ba <bno055_set_page>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	73fb      	strb	r3, [r7, #15]
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <bno055_quaternion_w+0x20>
        return err;
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	e02c      	b.n	8001d72 <bno055_quaternion_w+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 2)) != BNO_OK) {
 8001d18:	687c      	ldr	r4, [r7, #4]
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	9328      	str	r3, [sp, #160]	; 0xa0
 8001d24:	2320      	movs	r3, #32
 8001d26:	9327      	str	r3, [sp, #156]	; 0x9c
 8001d28:	4668      	mov	r0, sp
 8001d2a:	f104 0310 	add.w	r3, r4, #16
 8001d2e:	229c      	movs	r2, #156	; 0x9c
 8001d30:	4619      	mov	r1, r3
 8001d32:	f007 fc8f 	bl	8009654 <memcpy>
 8001d36:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d3a:	f000 fbdb 	bl	80024f4 <bno055_read_regs>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	73fb      	strb	r3, [r7, #15]
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <bno055_quaternion_w+0x54>
        return err;
 8001d48:	7bfb      	ldrb	r3, [r7, #15]
 8001d4a:	e012      	b.n	8001d72 <bno055_quaternion_w+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001d4c:	7b7b      	ldrb	r3, [r7, #13]
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	b21a      	sxth	r2, r3
 8001d52:	7b3b      	ldrb	r3, [r7, #12]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	4313      	orrs	r3, r2
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d62:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001d7c <bno055_quaternion_w+0x84>
 8001d66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd90      	pop	{r4, r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	46800000 	.word	0x46800000

08001d80 <bno055_quaternion_x>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_x(bno055_t* imu, f32* buf) {
 8001d80:	b590      	push	{r4, r7, lr}
 8001d82:	b0af      	sub	sp, #188	; 0xbc
 8001d84:	af2a      	add	r7, sp, #168	; 0xa8
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f000 fc14 	bl	80025ba <bno055_set_page>
 8001d92:	4603      	mov	r3, r0
 8001d94:	73fb      	strb	r3, [r7, #15]
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <bno055_quaternion_x+0x20>
        return err;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	e02c      	b.n	8001dfa <bno055_quaternion_x+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_X_LSB, data, 2)) != BNO_OK) {
 8001da0:	687c      	ldr	r4, [r7, #4]
 8001da2:	2302      	movs	r3, #2
 8001da4:	9329      	str	r3, [sp, #164]	; 0xa4
 8001da6:	f107 030c 	add.w	r3, r7, #12
 8001daa:	9328      	str	r3, [sp, #160]	; 0xa0
 8001dac:	2322      	movs	r3, #34	; 0x22
 8001dae:	9327      	str	r3, [sp, #156]	; 0x9c
 8001db0:	4668      	mov	r0, sp
 8001db2:	f104 0310 	add.w	r3, r4, #16
 8001db6:	229c      	movs	r2, #156	; 0x9c
 8001db8:	4619      	mov	r1, r3
 8001dba:	f007 fc4b 	bl	8009654 <memcpy>
 8001dbe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dc2:	f000 fb97 	bl	80024f4 <bno055_read_regs>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	73fb      	strb	r3, [r7, #15]
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <bno055_quaternion_x+0x54>
        return err;
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	e012      	b.n	8001dfa <bno055_quaternion_x+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001dd4:	7b7b      	ldrb	r3, [r7, #13]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	7b3b      	ldrb	r3, [r7, #12]
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	4313      	orrs	r3, r2
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	ee07 3a90 	vmov	s15, r3
 8001de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dea:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001e04 <bno055_quaternion_x+0x84>
 8001dee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd90      	pop	{r4, r7, pc}
 8001e02:	bf00      	nop
 8001e04:	46800000 	.word	0x46800000

08001e08 <bno055_quaternion_y>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_y(bno055_t* imu, f32* buf) {
 8001e08:	b590      	push	{r4, r7, lr}
 8001e0a:	b0af      	sub	sp, #188	; 0xbc
 8001e0c:	af2a      	add	r7, sp, #168	; 0xa8
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001e12:	2100      	movs	r1, #0
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 fbd0 	bl	80025ba <bno055_set_page>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	73fb      	strb	r3, [r7, #15]
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <bno055_quaternion_y+0x20>
        return err;
 8001e24:	7bfb      	ldrb	r3, [r7, #15]
 8001e26:	e02c      	b.n	8001e82 <bno055_quaternion_y+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Y_LSB, data, 2)) != BNO_OK) {
 8001e28:	687c      	ldr	r4, [r7, #4]
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001e2e:	f107 030c 	add.w	r3, r7, #12
 8001e32:	9328      	str	r3, [sp, #160]	; 0xa0
 8001e34:	2324      	movs	r3, #36	; 0x24
 8001e36:	9327      	str	r3, [sp, #156]	; 0x9c
 8001e38:	4668      	mov	r0, sp
 8001e3a:	f104 0310 	add.w	r3, r4, #16
 8001e3e:	229c      	movs	r2, #156	; 0x9c
 8001e40:	4619      	mov	r1, r3
 8001e42:	f007 fc07 	bl	8009654 <memcpy>
 8001e46:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e4a:	f000 fb53 	bl	80024f4 <bno055_read_regs>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	73fb      	strb	r3, [r7, #15]
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <bno055_quaternion_y+0x54>
        return err;
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	e012      	b.n	8001e82 <bno055_quaternion_y+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001e5c:	7b7b      	ldrb	r3, [r7, #13]
 8001e5e:	021b      	lsls	r3, r3, #8
 8001e60:	b21a      	sxth	r2, r3
 8001e62:	7b3b      	ldrb	r3, [r7, #12]
 8001e64:	b21b      	sxth	r3, r3
 8001e66:	4313      	orrs	r3, r2
 8001e68:	b21b      	sxth	r3, r3
 8001e6a:	ee07 3a90 	vmov	s15, r3
 8001e6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e72:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001e8c <bno055_quaternion_y+0x84>
 8001e76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3714      	adds	r7, #20
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd90      	pop	{r4, r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	46800000 	.word	0x46800000

08001e90 <bno055_quaternion_z>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion_z(bno055_t* imu, f32* buf) {
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b0af      	sub	sp, #188	; 0xbc
 8001e94:	af2a      	add	r7, sp, #168	; 0xa8
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 fb8c 	bl	80025ba <bno055_set_page>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	73fb      	strb	r3, [r7, #15]
 8001ea6:	7bfb      	ldrb	r3, [r7, #15]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <bno055_quaternion_z+0x20>
        return err;
 8001eac:	7bfb      	ldrb	r3, [r7, #15]
 8001eae:	e02c      	b.n	8001f0a <bno055_quaternion_z+0x7a>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[2];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_Z_LSB, data, 2)) != BNO_OK) {
 8001eb0:	687c      	ldr	r4, [r7, #4]
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	9329      	str	r3, [sp, #164]	; 0xa4
 8001eb6:	f107 030c 	add.w	r3, r7, #12
 8001eba:	9328      	str	r3, [sp, #160]	; 0xa0
 8001ebc:	2326      	movs	r3, #38	; 0x26
 8001ebe:	9327      	str	r3, [sp, #156]	; 0x9c
 8001ec0:	4668      	mov	r0, sp
 8001ec2:	f104 0310 	add.w	r3, r4, #16
 8001ec6:	229c      	movs	r2, #156	; 0x9c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f007 fbc3 	bl	8009654 <memcpy>
 8001ece:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ed2:	f000 fb0f 	bl	80024f4 <bno055_read_regs>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	73fb      	strb	r3, [r7, #15]
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <bno055_quaternion_z+0x54>
        return err;
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
 8001ee2:	e012      	b.n	8001f0a <bno055_quaternion_z+0x7a>
    }
    *buf = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001ee4:	7b7b      	ldrb	r3, [r7, #13]
 8001ee6:	021b      	lsls	r3, r3, #8
 8001ee8:	b21a      	sxth	r2, r3
 8001eea:	7b3b      	ldrb	r3, [r7, #12]
 8001eec:	b21b      	sxth	r3, r3
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	ee07 3a90 	vmov	s15, r3
 8001ef6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efa:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001f14 <bno055_quaternion_z+0x84>
 8001efe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	edc3 7a00 	vstr	s15, [r3]
    return BNO_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd90      	pop	{r4, r7, pc}
 8001f12:	bf00      	nop
 8001f14:	46800000 	.word	0x46800000

08001f18 <bno055_quaternion>:
 *
 * Return:
 *     > `error_bno`: `BNO_OK` on success, errorcode else.
 * ----------------------------------------------------------------------
 */
error_bno bno055_quaternion(bno055_t* imu, bno055_vec4_t* buf) {
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b0b1      	sub	sp, #196	; 0xc4
 8001f1c:	af2a      	add	r7, sp, #168	; 0xa8
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8001f22:	2100      	movs	r1, #0
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 fb48 	bl	80025ba <bno055_set_page>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	75fb      	strb	r3, [r7, #23]
 8001f2e:	7dfb      	ldrb	r3, [r7, #23]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <bno055_quaternion+0x20>
        return err;
 8001f34:	7dfb      	ldrb	r3, [r7, #23]
 8001f36:	e062      	b.n	8001ffe <bno055_quaternion+0xe6>
    }
#endif  // BNO_AUTO_PAGE_SET
    u8 data[8];
    if ((err = bno055_read_regs(*imu, BNO_QUA_DATA_W_LSB, data, 8)) != BNO_OK) {
 8001f38:	687c      	ldr	r4, [r7, #4]
 8001f3a:	2308      	movs	r3, #8
 8001f3c:	9329      	str	r3, [sp, #164]	; 0xa4
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	9328      	str	r3, [sp, #160]	; 0xa0
 8001f44:	2320      	movs	r3, #32
 8001f46:	9327      	str	r3, [sp, #156]	; 0x9c
 8001f48:	4668      	mov	r0, sp
 8001f4a:	f104 0310 	add.w	r3, r4, #16
 8001f4e:	229c      	movs	r2, #156	; 0x9c
 8001f50:	4619      	mov	r1, r3
 8001f52:	f007 fb7f 	bl	8009654 <memcpy>
 8001f56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f5a:	f000 facb 	bl	80024f4 <bno055_read_regs>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	75fb      	strb	r3, [r7, #23]
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <bno055_quaternion+0x54>
        return err;
 8001f68:	7dfb      	ldrb	r3, [r7, #23]
 8001f6a:	e048      	b.n	8001ffe <bno055_quaternion+0xe6>
    }
    buf->w = (s16)((data[1] << 8) | data[0]) / (f32)BNO_QUA_SCALE;
 8001f6c:	7b7b      	ldrb	r3, [r7, #13]
 8001f6e:	021b      	lsls	r3, r3, #8
 8001f70:	b21a      	sxth	r2, r3
 8001f72:	7b3b      	ldrb	r3, [r7, #12]
 8001f74:	b21b      	sxth	r3, r3
 8001f76:	4313      	orrs	r3, r2
 8001f78:	b21b      	sxth	r3, r3
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f82:	eddf 6a21 	vldr	s13, [pc, #132]	; 8002008 <bno055_quaternion+0xf0>
 8001f86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	edc3 7a03 	vstr	s15, [r3, #12]
    buf->x = (s16)((data[3] << 8) | data[2]) / (f32)BNO_QUA_SCALE;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
 8001f92:	021b      	lsls	r3, r3, #8
 8001f94:	b21a      	sxth	r2, r3
 8001f96:	7bbb      	ldrb	r3, [r7, #14]
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b21b      	sxth	r3, r3
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fa6:	eddf 6a18 	vldr	s13, [pc, #96]	; 8002008 <bno055_quaternion+0xf0>
 8001faa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	edc3 7a00 	vstr	s15, [r3]
    buf->y = (s16)((data[5] << 8) | data[4]) / (f32)BNO_QUA_SCALE;
 8001fb4:	7c7b      	ldrb	r3, [r7, #17]
 8001fb6:	021b      	lsls	r3, r3, #8
 8001fb8:	b21a      	sxth	r2, r3
 8001fba:	7c3b      	ldrb	r3, [r7, #16]
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	b21b      	sxth	r3, r3
 8001fc2:	ee07 3a90 	vmov	s15, r3
 8001fc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fca:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002008 <bno055_quaternion+0xf0>
 8001fce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	edc3 7a01 	vstr	s15, [r3, #4]
    buf->z = (s16)((data[7] << 8) | data[6]) / (f32)BNO_QUA_SCALE;
 8001fd8:	7cfb      	ldrb	r3, [r7, #19]
 8001fda:	021b      	lsls	r3, r3, #8
 8001fdc:	b21a      	sxth	r2, r3
 8001fde:	7cbb      	ldrb	r3, [r7, #18]
 8001fe0:	b21b      	sxth	r3, r3
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	b21b      	sxth	r3, r3
 8001fe6:	ee07 3a90 	vmov	s15, r3
 8001fea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fee:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002008 <bno055_quaternion+0xf0>
 8001ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	edc3 7a02 	vstr	s15, [r3, #8]
    return BNO_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	371c      	adds	r7, #28
 8002002:	46bd      	mov	sp, r7
 8002004:	bd90      	pop	{r4, r7, pc}
 8002006:	bf00      	nop
 8002008:	46800000 	.word	0x46800000

0800200c <bno055_acc_conf>:

error_bno bno055_acc_conf(bno055_t* bno, const bno055_acc_range_t range,
                          const bno055_acc_band_t bandwidth,
                          const bno055_acc_mode_t mode) {
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	b0af      	sub	sp, #188	; 0xbc
 8002010:	af2a      	add	r7, sp, #168	; 0xa8
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	4608      	mov	r0, r1
 8002016:	4611      	mov	r1, r2
 8002018:	461a      	mov	r2, r3
 800201a:	4603      	mov	r3, r0
 800201c:	70fb      	strb	r3, [r7, #3]
 800201e:	460b      	mov	r3, r1
 8002020:	70bb      	strb	r3, [r7, #2]
 8002022:	4613      	mov	r3, r2
 8002024:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 8002026:	2101      	movs	r1, #1
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f000 fac6 	bl	80025ba <bno055_set_page>
 800202e:	4603      	mov	r3, r0
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	7bfb      	ldrb	r3, [r7, #15]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <bno055_acc_conf+0x30>
        return err;
 8002038:	7bfb      	ldrb	r3, [r7, #15]
 800203a:	e04b      	b.n	80020d4 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800203c:	2100      	movs	r1, #0
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f91b 	bl	800227a <bno055_set_opmode>
 8002044:	4603      	mov	r3, r0
 8002046:	73fb      	strb	r3, [r7, #15]
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <bno055_acc_conf+0x46>
        return err;
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	e040      	b.n	80020d4 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002052:	200c      	movs	r0, #12
 8002054:	f001 f956 	bl	8003304 <HAL_Delay>
    u8 config = range | bandwidth | mode;
 8002058:	78fa      	ldrb	r2, [r7, #3]
 800205a:	78bb      	ldrb	r3, [r7, #2]
 800205c:	4313      	orrs	r3, r2
 800205e:	b2da      	uxtb	r2, r3
 8002060:	787b      	ldrb	r3, [r7, #1]
 8002062:	4313      	orrs	r3, r2
 8002064:	b2db      	uxtb	r3, r3
 8002066:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_ACC_CONFIG, &config, 1)) != BNO_OK) {
 8002068:	687c      	ldr	r4, [r7, #4]
 800206a:	2301      	movs	r3, #1
 800206c:	9329      	str	r3, [sp, #164]	; 0xa4
 800206e:	f107 030e 	add.w	r3, r7, #14
 8002072:	9328      	str	r3, [sp, #160]	; 0xa0
 8002074:	2308      	movs	r3, #8
 8002076:	9327      	str	r3, [sp, #156]	; 0x9c
 8002078:	4668      	mov	r0, sp
 800207a:	f104 0310 	add.w	r3, r4, #16
 800207e:	229c      	movs	r2, #156	; 0x9c
 8002080:	4619      	mov	r1, r3
 8002082:	f007 fae7 	bl	8009654 <memcpy>
 8002086:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800208a:	f000 fa69 	bl	8002560 <bno055_write_regs>
 800208e:	4603      	mov	r3, r0
 8002090:	73fb      	strb	r3, [r7, #15]
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <bno055_acc_conf+0x90>
        return err;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
 800209a:	e01b      	b.n	80020d4 <bno055_acc_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	791b      	ldrb	r3, [r3, #4]
 80020a0:	4619      	mov	r1, r3
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f8e9 	bl	800227a <bno055_set_opmode>
 80020a8:	4603      	mov	r3, r0
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	7bfb      	ldrb	r3, [r7, #15]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <bno055_acc_conf+0xaa>
        return err;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
 80020b4:	e00e      	b.n	80020d4 <bno055_acc_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80020b6:	2018      	movs	r0, #24
 80020b8:	f001 f924 	bl	8003304 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 80020bc:	2100      	movs	r1, #0
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 fa7b 	bl	80025ba <bno055_set_page>
 80020c4:	4603      	mov	r3, r0
 80020c6:	73fb      	strb	r3, [r7, #15]
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <bno055_acc_conf+0xc6>
        return err;
 80020ce:	7bfb      	ldrb	r3, [r7, #15]
 80020d0:	e000      	b.n	80020d4 <bno055_acc_conf+0xc8>
    }
    return BNO_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd90      	pop	{r4, r7, pc}

080020dc <bno055_gyr_conf>:

error_bno bno055_gyr_conf(bno055_t* bno, const bno055_gyr_range_t range,
                          const bno055_gyr_band_t bandwidth,
                          const bno055_gyr_mode_t mode) {
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b0af      	sub	sp, #188	; 0xbc
 80020e0:	af2a      	add	r7, sp, #168	; 0xa8
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	4608      	mov	r0, r1
 80020e6:	4611      	mov	r1, r2
 80020e8:	461a      	mov	r2, r3
 80020ea:	4603      	mov	r3, r0
 80020ec:	70fb      	strb	r3, [r7, #3]
 80020ee:	460b      	mov	r3, r1
 80020f0:	70bb      	strb	r3, [r7, #2]
 80020f2:	4613      	mov	r3, r2
 80020f4:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 80020f6:	2101      	movs	r1, #1
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 fa5e 	bl	80025ba <bno055_set_page>
 80020fe:	4603      	mov	r3, r0
 8002100:	73fb      	strb	r3, [r7, #15]
 8002102:	7bfb      	ldrb	r3, [r7, #15]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <bno055_gyr_conf+0x30>
        return err;
 8002108:	7bfb      	ldrb	r3, [r7, #15]
 800210a:	e04a      	b.n	80021a2 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 800210c:	2100      	movs	r1, #0
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f8b3 	bl	800227a <bno055_set_opmode>
 8002114:	4603      	mov	r3, r0
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	7bfb      	ldrb	r3, [r7, #15]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <bno055_gyr_conf+0x46>
        return err;
 800211e:	7bfb      	ldrb	r3, [r7, #15]
 8002120:	e03f      	b.n	80021a2 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 8002122:	200c      	movs	r0, #12
 8002124:	f001 f8ee 	bl	8003304 <HAL_Delay>
    u8 config[2] = {range | bandwidth, mode};
 8002128:	78fa      	ldrb	r2, [r7, #3]
 800212a:	78bb      	ldrb	r3, [r7, #2]
 800212c:	4313      	orrs	r3, r2
 800212e:	b2db      	uxtb	r3, r3
 8002130:	733b      	strb	r3, [r7, #12]
 8002132:	787b      	ldrb	r3, [r7, #1]
 8002134:	737b      	strb	r3, [r7, #13]
    if ((err = bno055_write_regs(*bno, BNO_GYR_CONFIG_0, config, 2)) !=
 8002136:	687c      	ldr	r4, [r7, #4]
 8002138:	2302      	movs	r3, #2
 800213a:	9329      	str	r3, [sp, #164]	; 0xa4
 800213c:	f107 030c 	add.w	r3, r7, #12
 8002140:	9328      	str	r3, [sp, #160]	; 0xa0
 8002142:	230a      	movs	r3, #10
 8002144:	9327      	str	r3, [sp, #156]	; 0x9c
 8002146:	4668      	mov	r0, sp
 8002148:	f104 0310 	add.w	r3, r4, #16
 800214c:	229c      	movs	r2, #156	; 0x9c
 800214e:	4619      	mov	r1, r3
 8002150:	f007 fa80 	bl	8009654 <memcpy>
 8002154:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002158:	f000 fa02 	bl	8002560 <bno055_write_regs>
 800215c:	4603      	mov	r3, r0
 800215e:	73fb      	strb	r3, [r7, #15]
 8002160:	7bfb      	ldrb	r3, [r7, #15]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <bno055_gyr_conf+0x8e>
        BNO_OK) {
        return err;
 8002166:	7bfb      	ldrb	r3, [r7, #15]
 8002168:	e01b      	b.n	80021a2 <bno055_gyr_conf+0xc6>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	791b      	ldrb	r3, [r3, #4]
 800216e:	4619      	mov	r1, r3
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f882 	bl	800227a <bno055_set_opmode>
 8002176:	4603      	mov	r3, r0
 8002178:	73fb      	strb	r3, [r7, #15]
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <bno055_gyr_conf+0xa8>
        return err;
 8002180:	7bfb      	ldrb	r3, [r7, #15]
 8002182:	e00e      	b.n	80021a2 <bno055_gyr_conf+0xc6>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8002184:	2018      	movs	r0, #24
 8002186:	f001 f8bd 	bl	8003304 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800218a:	2100      	movs	r1, #0
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f000 fa14 	bl	80025ba <bno055_set_page>
 8002192:	4603      	mov	r3, r0
 8002194:	73fb      	strb	r3, [r7, #15]
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <bno055_gyr_conf+0xc4>
        return err;
 800219c:	7bfb      	ldrb	r3, [r7, #15]
 800219e:	e000      	b.n	80021a2 <bno055_gyr_conf+0xc6>
    }
    return BNO_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd90      	pop	{r4, r7, pc}

080021aa <bno055_mag_conf>:
error_bno bno055_mag_conf(bno055_t* bno, const bno055_mag_rate_t out_rate,
                          const bno055_mag_pwr_t pwr_mode,
                          const bno055_mag_mode_t mode) {
 80021aa:	b590      	push	{r4, r7, lr}
 80021ac:	b0af      	sub	sp, #188	; 0xbc
 80021ae:	af2a      	add	r7, sp, #168	; 0xa8
 80021b0:	6078      	str	r0, [r7, #4]
 80021b2:	4608      	mov	r0, r1
 80021b4:	4611      	mov	r1, r2
 80021b6:	461a      	mov	r2, r3
 80021b8:	4603      	mov	r3, r0
 80021ba:	70fb      	strb	r3, [r7, #3]
 80021bc:	460b      	mov	r3, r1
 80021be:	70bb      	strb	r3, [r7, #2]
 80021c0:	4613      	mov	r3, r2
 80021c2:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_page(bno, BNO_PAGE_1)) != BNO_OK) {
 80021c4:	2101      	movs	r1, #1
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f9f7 	bl	80025ba <bno055_set_page>
 80021cc:	4603      	mov	r3, r0
 80021ce:	73fb      	strb	r3, [r7, #15]
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <bno055_mag_conf+0x30>
        return err;
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	e04b      	b.n	8002272 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80021da:	2100      	movs	r1, #0
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f84c 	bl	800227a <bno055_set_opmode>
 80021e2:	4603      	mov	r3, r0
 80021e4:	73fb      	strb	r3, [r7, #15]
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <bno055_mag_conf+0x46>
        return err;
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
 80021ee:	e040      	b.n	8002272 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_CONFIG_TIME_DELAY + 5);
 80021f0:	200c      	movs	r0, #12
 80021f2:	f001 f887 	bl	8003304 <HAL_Delay>
    u8 config = out_rate | pwr_mode | mode;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	78bb      	ldrb	r3, [r7, #2]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	787b      	ldrb	r3, [r7, #1]
 8002200:	4313      	orrs	r3, r2
 8002202:	b2db      	uxtb	r3, r3
 8002204:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_MAG_CONFIG, &config, 1)) != BNO_OK) {
 8002206:	687c      	ldr	r4, [r7, #4]
 8002208:	2301      	movs	r3, #1
 800220a:	9329      	str	r3, [sp, #164]	; 0xa4
 800220c:	f107 030e 	add.w	r3, r7, #14
 8002210:	9328      	str	r3, [sp, #160]	; 0xa0
 8002212:	2309      	movs	r3, #9
 8002214:	9327      	str	r3, [sp, #156]	; 0x9c
 8002216:	4668      	mov	r0, sp
 8002218:	f104 0310 	add.w	r3, r4, #16
 800221c:	229c      	movs	r2, #156	; 0x9c
 800221e:	4619      	mov	r1, r3
 8002220:	f007 fa18 	bl	8009654 <memcpy>
 8002224:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002228:	f000 f99a 	bl	8002560 <bno055_write_regs>
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <bno055_mag_conf+0x90>
        return err;
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	e01b      	b.n	8002272 <bno055_mag_conf+0xc8>
    }
    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	791b      	ldrb	r3, [r3, #4]
 800223e:	4619      	mov	r1, r3
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f000 f81a 	bl	800227a <bno055_set_opmode>
 8002246:	4603      	mov	r3, r0
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	7bfb      	ldrb	r3, [r7, #15]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <bno055_mag_conf+0xaa>
        return err;
 8002250:	7bfb      	ldrb	r3, [r7, #15]
 8002252:	e00e      	b.n	8002272 <bno055_mag_conf+0xc8>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 8002254:	2018      	movs	r0, #24
 8002256:	f001 f855 	bl	8003304 <HAL_Delay>
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800225a:	2100      	movs	r1, #0
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f000 f9ac 	bl	80025ba <bno055_set_page>
 8002262:	4603      	mov	r3, r0
 8002264:	73fb      	strb	r3, [r7, #15]
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <bno055_mag_conf+0xc6>
        return err;
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	e000      	b.n	8002272 <bno055_mag_conf+0xc8>
    }
    return BNO_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	bd90      	pop	{r4, r7, pc}

0800227a <bno055_set_opmode>:

error_bno bno055_set_opmode(bno055_t* imu, const bno055_opmode_t opmode) {
 800227a:	b590      	push	{r4, r7, lr}
 800227c:	b0af      	sub	sp, #188	; 0xbc
 800227e:	af2a      	add	r7, sp, #168	; 0xa8
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	460b      	mov	r3, r1
 8002284:	70fb      	strb	r3, [r7, #3]
    error_bno err;
#ifdef BNO_AUTO_PAGE_SET
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002286:	2100      	movs	r1, #0
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f996 	bl	80025ba <bno055_set_page>
 800228e:	4603      	mov	r3, r0
 8002290:	73fb      	strb	r3, [r7, #15]
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <bno055_set_opmode+0x22>
        return err;
 8002298:	7bfb      	ldrb	r3, [r7, #15]
 800229a:	e01c      	b.n	80022d6 <bno055_set_opmode+0x5c>
    }
#endif  // BNO_AUTO_PAGE_SET
    if ((err = bno055_write_regs(*imu, BNO_OPR_MODE, (u8*)&opmode, 1)) !=
 800229c:	687c      	ldr	r4, [r7, #4]
 800229e:	2301      	movs	r3, #1
 80022a0:	9329      	str	r3, [sp, #164]	; 0xa4
 80022a2:	1cfb      	adds	r3, r7, #3
 80022a4:	9328      	str	r3, [sp, #160]	; 0xa0
 80022a6:	233d      	movs	r3, #61	; 0x3d
 80022a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80022aa:	4668      	mov	r0, sp
 80022ac:	f104 0310 	add.w	r3, r4, #16
 80022b0:	229c      	movs	r2, #156	; 0x9c
 80022b2:	4619      	mov	r1, r3
 80022b4:	f007 f9ce 	bl	8009654 <memcpy>
 80022b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022bc:	f000 f950 	bl	8002560 <bno055_write_regs>
 80022c0:	4603      	mov	r3, r0
 80022c2:	73fb      	strb	r3, [r7, #15]
 80022c4:	7bfb      	ldrb	r3, [r7, #15]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <bno055_set_opmode+0x54>
        BNO_OK) {
        return err;
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	e003      	b.n	80022d6 <bno055_set_opmode+0x5c>
    }
    HAL_Delay(BNO_ANY_TIME_DELAY + 5);
 80022ce:	2018      	movs	r0, #24
 80022d0:	f001 f818 	bl	8003304 <HAL_Delay>
    return BNO_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd90      	pop	{r4, r7, pc}

080022de <bno055_set_unit>:

error_bno bno055_set_unit(bno055_t* bno, const bno055_temp_unitsel_t t_unit,
                          const bno055_gyr_unitsel_t g_unit,
                          const bno055_acc_unitsel_t a_unit,
                          const bno055_eul_unitsel_t e_unit) {
 80022de:	b590      	push	{r4, r7, lr}
 80022e0:	b0af      	sub	sp, #188	; 0xbc
 80022e2:	af2a      	add	r7, sp, #168	; 0xa8
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	4608      	mov	r0, r1
 80022e8:	4611      	mov	r1, r2
 80022ea:	461a      	mov	r2, r3
 80022ec:	4603      	mov	r3, r0
 80022ee:	70fb      	strb	r3, [r7, #3]
 80022f0:	460b      	mov	r3, r1
 80022f2:	70bb      	strb	r3, [r7, #2]
 80022f4:	4613      	mov	r3, r2
 80022f6:	707b      	strb	r3, [r7, #1]
    error_bno err;
    if ((err = bno055_set_opmode(bno, BNO_MODE_CONFIG)) != BNO_OK) {
 80022f8:	2100      	movs	r1, #0
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f7ff ffbd 	bl	800227a <bno055_set_opmode>
 8002300:	4603      	mov	r3, r0
 8002302:	73fb      	strb	r3, [r7, #15]
 8002304:	7bfb      	ldrb	r3, [r7, #15]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <bno055_set_unit+0x30>
        return err;
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	e04b      	b.n	80023a6 <bno055_set_unit+0xc8>
    }
    if ((err = bno055_set_page(bno, BNO_PAGE_0)) != BNO_OK) {
 800230e:	2100      	movs	r1, #0
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f952 	bl	80025ba <bno055_set_page>
 8002316:	4603      	mov	r3, r0
 8002318:	73fb      	strb	r3, [r7, #15]
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <bno055_set_unit+0x46>
        return err;
 8002320:	7bfb      	ldrb	r3, [r7, #15]
 8002322:	e040      	b.n	80023a6 <bno055_set_unit+0xc8>
    }
    uint8_t data = t_unit | g_unit | a_unit | e_unit;
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	78bb      	ldrb	r3, [r7, #2]
 8002328:	4313      	orrs	r3, r2
 800232a:	b2da      	uxtb	r2, r3
 800232c:	787b      	ldrb	r3, [r7, #1]
 800232e:	4313      	orrs	r3, r2
 8002330:	b2da      	uxtb	r2, r3
 8002332:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002336:	4313      	orrs	r3, r2
 8002338:	b2db      	uxtb	r3, r3
 800233a:	73bb      	strb	r3, [r7, #14]
    if ((err = bno055_write_regs(*bno, BNO_UNIT_SEL, &data, 1)) != BNO_OK) {
 800233c:	687c      	ldr	r4, [r7, #4]
 800233e:	2301      	movs	r3, #1
 8002340:	9329      	str	r3, [sp, #164]	; 0xa4
 8002342:	f107 030e 	add.w	r3, r7, #14
 8002346:	9328      	str	r3, [sp, #160]	; 0xa0
 8002348:	233b      	movs	r3, #59	; 0x3b
 800234a:	9327      	str	r3, [sp, #156]	; 0x9c
 800234c:	4668      	mov	r0, sp
 800234e:	f104 0310 	add.w	r3, r4, #16
 8002352:	229c      	movs	r2, #156	; 0x9c
 8002354:	4619      	mov	r1, r3
 8002356:	f007 f97d 	bl	8009654 <memcpy>
 800235a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800235e:	f000 f8ff 	bl	8002560 <bno055_write_regs>
 8002362:	4603      	mov	r3, r0
 8002364:	73fb      	strb	r3, [r7, #15]
 8002366:	7bfb      	ldrb	r3, [r7, #15]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <bno055_set_unit+0x92>
        return err;
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	e01a      	b.n	80023a6 <bno055_set_unit+0xc8>
    }
    bno->_gyr_unit = g_unit;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	78ba      	ldrb	r2, [r7, #2]
 8002374:	741a      	strb	r2, [r3, #16]
    bno->_acc_unit = a_unit;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	787a      	ldrb	r2, [r7, #1]
 800237a:	739a      	strb	r2, [r3, #14]
    bno->_eul_unit = e_unit;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002382:	745a      	strb	r2, [r3, #17]
    bno->_temp_unit = t_unit;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	78fa      	ldrb	r2, [r7, #3]
 8002388:	73da      	strb	r2, [r3, #15]

    if ((err = bno055_set_opmode(bno, bno->mode)) != BNO_OK) {
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	791b      	ldrb	r3, [r3, #4]
 800238e:	4619      	mov	r1, r3
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff ff72 	bl	800227a <bno055_set_opmode>
 8002396:	4603      	mov	r3, r0
 8002398:	73fb      	strb	r3, [r7, #15]
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <bno055_set_unit+0xc6>
        return err;
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
 80023a2:	e000      	b.n	80023a6 <bno055_set_unit+0xc8>
    }
    return BNO_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3714      	adds	r7, #20
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd90      	pop	{r4, r7, pc}

080023ae <bno055_set_pwr_mode>:

error_bno bno055_set_pwr_mode(bno055_t* imu, bno055_pwr_t pwr_mode) {
 80023ae:	b590      	push	{r4, r7, lr}
 80023b0:	b0af      	sub	sp, #188	; 0xbc
 80023b2:	af2a      	add	r7, sp, #168	; 0xa8
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	460b      	mov	r3, r1
 80023b8:	70fb      	strb	r3, [r7, #3]
    if (imu == NULL) {
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <bno055_set_pwr_mode+0x16>
        return BNO_ERR_NULL_PTR;
 80023c0:	2304      	movs	r3, #4
 80023c2:	e04d      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    error_bno err;
    if ((err = bno055_set_opmode(imu, BNO_MODE_CONFIG)) != BNO_OK) {
 80023c4:	2100      	movs	r1, #0
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f7ff ff57 	bl	800227a <bno055_set_opmode>
 80023cc:	4603      	mov	r3, r0
 80023ce:	73fb      	strb	r3, [r7, #15]
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <bno055_set_pwr_mode+0x2c>
        return err;
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
 80023d8:	e042      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 80023da:	2100      	movs	r1, #0
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 f8ec 	bl	80025ba <bno055_set_page>
 80023e2:	4603      	mov	r3, r0
 80023e4:	73fb      	strb	r3, [r7, #15]
 80023e6:	7bfb      	ldrb	r3, [r7, #15]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d001      	beq.n	80023f0 <bno055_set_pwr_mode+0x42>
        return err;
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
 80023ee:	e037      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_write_regs(*imu, BNO_PWR_MODE, (u8*)&pwr_mode, 1)) !=
 80023f0:	687c      	ldr	r4, [r7, #4]
 80023f2:	2301      	movs	r3, #1
 80023f4:	9329      	str	r3, [sp, #164]	; 0xa4
 80023f6:	1cfb      	adds	r3, r7, #3
 80023f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80023fa:	233e      	movs	r3, #62	; 0x3e
 80023fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80023fe:	4668      	mov	r0, sp
 8002400:	f104 0310 	add.w	r3, r4, #16
 8002404:	229c      	movs	r2, #156	; 0x9c
 8002406:	4619      	mov	r1, r3
 8002408:	f007 f924 	bl	8009654 <memcpy>
 800240c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002410:	f000 f8a6 	bl	8002560 <bno055_write_regs>
 8002414:	4603      	mov	r3, r0
 8002416:	73fb      	strb	r3, [r7, #15]
 8002418:	7bfb      	ldrb	r3, [r7, #15]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <bno055_set_pwr_mode+0x74>
        BNO_OK) {
        return err;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	e01e      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    imu->_pwr_mode = pwr_mode;
 8002422:	78fa      	ldrb	r2, [r7, #3]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	731a      	strb	r2, [r3, #12]
    if ((err = bno055_set_page(imu, BNO_PAGE_0)) != BNO_OK) {
 8002428:	2100      	movs	r1, #0
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f8c5 	bl	80025ba <bno055_set_page>
 8002430:	4603      	mov	r3, r0
 8002432:	73fb      	strb	r3, [r7, #15]
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <bno055_set_pwr_mode+0x90>
        return err;
 800243a:	7bfb      	ldrb	r3, [r7, #15]
 800243c:	e010      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    if ((err = bno055_set_opmode(imu, imu->mode)) != BNO_OK) {
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	791b      	ldrb	r3, [r3, #4]
 8002442:	4619      	mov	r1, r3
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7ff ff18 	bl	800227a <bno055_set_opmode>
 800244a:	4603      	mov	r3, r0
 800244c:	73fb      	strb	r3, [r7, #15]
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <bno055_set_pwr_mode+0xaa>
        return err;
 8002454:	7bfb      	ldrb	r3, [r7, #15]
 8002456:	e003      	b.n	8002460 <bno055_set_pwr_mode+0xb2>
    }
    HAL_Delay(2);
 8002458:	2002      	movs	r0, #2
 800245a:	f000 ff53 	bl	8003304 <HAL_Delay>
    return BNO_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bd90      	pop	{r4, r7, pc}

08002468 <bno055_reset>:

error_bno bno055_reset(bno055_t* imu) {
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b0af      	sub	sp, #188	; 0xbc
 800246c:	af2a      	add	r7, sp, #168	; 0xa8
 800246e:	6078      	str	r0, [r7, #4]
    u8 data = 0x20U;
 8002470:	2320      	movs	r3, #32
 8002472:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 8002474:	687c      	ldr	r4, [r7, #4]
 8002476:	2301      	movs	r3, #1
 8002478:	9329      	str	r3, [sp, #164]	; 0xa4
 800247a:	f107 030f 	add.w	r3, r7, #15
 800247e:	9328      	str	r3, [sp, #160]	; 0xa0
 8002480:	233f      	movs	r3, #63	; 0x3f
 8002482:	9327      	str	r3, [sp, #156]	; 0x9c
 8002484:	4668      	mov	r0, sp
 8002486:	f104 0310 	add.w	r3, r4, #16
 800248a:	229c      	movs	r2, #156	; 0x9c
 800248c:	4619      	mov	r1, r3
 800248e:	f007 f8e1 	bl	8009654 <memcpy>
 8002492:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002496:	f000 f863 	bl	8002560 <bno055_write_regs>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d001      	beq.n	80024a4 <bno055_reset+0x3c>
        return BNO_ERR_I2C;
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <bno055_reset+0x3e>
    }
    return BNO_OK;
 80024a4:	2300      	movs	r3, #0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3714      	adds	r7, #20
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd90      	pop	{r4, r7, pc}

080024ae <bno055_on>:

error_bno bno055_on(bno055_t* imu) {
 80024ae:	b590      	push	{r4, r7, lr}
 80024b0:	b0af      	sub	sp, #188	; 0xbc
 80024b2:	af2a      	add	r7, sp, #168	; 0xa8
 80024b4:	6078      	str	r0, [r7, #4]
    u8 data = 0x00U;
 80024b6:	2300      	movs	r3, #0
 80024b8:	73fb      	strb	r3, [r7, #15]
    if (bno055_write_regs(*imu, BNO_SYS_TRIGGER, &data, 1) != BNO_OK) {
 80024ba:	687c      	ldr	r4, [r7, #4]
 80024bc:	2301      	movs	r3, #1
 80024be:	9329      	str	r3, [sp, #164]	; 0xa4
 80024c0:	f107 030f 	add.w	r3, r7, #15
 80024c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80024c6:	233f      	movs	r3, #63	; 0x3f
 80024c8:	9327      	str	r3, [sp, #156]	; 0x9c
 80024ca:	4668      	mov	r0, sp
 80024cc:	f104 0310 	add.w	r3, r4, #16
 80024d0:	229c      	movs	r2, #156	; 0x9c
 80024d2:	4619      	mov	r1, r3
 80024d4:	f007 f8be 	bl	8009654 <memcpy>
 80024d8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80024dc:	f000 f840 	bl	8002560 <bno055_write_regs>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <bno055_on+0x3c>
        return BNO_ERR_I2C;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <bno055_on+0x3e>
    }
    return BNO_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd90      	pop	{r4, r7, pc}

080024f4 <bno055_read_regs>:

error_bno bno055_read_regs(bno055_t imu, u8 addr, uint8_t* buf,
                           uint32_t buf_size) {
 80024f4:	b084      	sub	sp, #16
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b084      	sub	sp, #16
 80024fa:	af02      	add	r7, sp, #8
 80024fc:	f107 0c10 	add.w	ip, r7, #16
 8002500:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    // err = HAL_I2C_Mem_Read(imu.i2c, imu.addr, addr, I2C_MEMADD_SIZE_8BIT,
    // buf,
    //                        buf_size, HAL_MAX_DELAY);
    err = HAL_I2C_Master_Transmit(imu.i2c, imu.addr, &addr, 1, HAL_MAX_DELAY);
 8002504:	6938      	ldr	r0, [r7, #16]
 8002506:	7dbb      	ldrb	r3, [r7, #22]
 8002508:	b299      	uxth	r1, r3
 800250a:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 800250e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	2301      	movs	r3, #1
 8002516:	f003 fd6b 	bl	8005ff0 <HAL_I2C_Master_Transmit>
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <bno055_read_regs+0x34>
        return BNO_ERR_I2C;
 8002524:	2301      	movs	r3, #1
 8002526:	e014      	b.n	8002552 <bno055_read_regs+0x5e>
    }
    err =
        HAL_I2C_Master_Receive(imu.i2c, imu.addr, buf, buf_size, HAL_MAX_DELAY);
 8002528:	6938      	ldr	r0, [r7, #16]
 800252a:	7dbb      	ldrb	r3, [r7, #22]
 800252c:	b299      	uxth	r1, r3
 800252e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002532:	b29b      	uxth	r3, r3
 8002534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002538:	9200      	str	r2, [sp, #0]
 800253a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800253e:	f003 fe4b 	bl	80061d8 <HAL_I2C_Master_Receive>
 8002542:	4603      	mov	r3, r0
 8002544:	71fb      	strb	r3, [r7, #7]
    if (err != HAL_OK) {
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <bno055_read_regs+0x5c>
        return BNO_ERR_I2C;
 800254c:	2301      	movs	r3, #1
 800254e:	e000      	b.n	8002552 <bno055_read_regs+0x5e>
    }
    return BNO_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800255c:	b004      	add	sp, #16
 800255e:	4770      	bx	lr

08002560 <bno055_write_regs>:

error_bno bno055_write_regs(bno055_t imu, uint32_t addr, uint8_t* buf,
                            uint32_t buf_size) {
 8002560:	b084      	sub	sp, #16
 8002562:	b5b0      	push	{r4, r5, r7, lr}
 8002564:	b086      	sub	sp, #24
 8002566:	af04      	add	r7, sp, #16
 8002568:	f107 0418 	add.w	r4, r7, #24
 800256c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_StatusTypeDef err;
    err = HAL_I2C_Mem_Write(imu.i2c, imu.addr, addr, buf_size, buf, buf_size,
 8002570:	69b8      	ldr	r0, [r7, #24]
 8002572:	7fbb      	ldrb	r3, [r7, #30]
 8002574:	b299      	uxth	r1, r3
 8002576:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800257a:	b29a      	uxth	r2, r3
 800257c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002580:	b29c      	uxth	r4, r3
 8002582:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002586:	b29b      	uxth	r3, r3
 8002588:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800258c:	9502      	str	r5, [sp, #8]
 800258e:	9301      	str	r3, [sp, #4]
 8002590:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	4623      	mov	r3, r4
 8002598:	f003 ff14 	bl	80063c4 <HAL_I2C_Mem_Write>
 800259c:	4603      	mov	r3, r0
 800259e:	71fb      	strb	r3, [r7, #7]
                            HAL_MAX_DELAY);
    if (err != HAL_OK) {
 80025a0:	79fb      	ldrb	r3, [r7, #7]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <bno055_write_regs+0x4a>
        return BNO_ERR_I2C;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <bno055_write_regs+0x4c>
    }
    return BNO_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3708      	adds	r7, #8
 80025b0:	46bd      	mov	sp, r7
 80025b2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80025b6:	b004      	add	sp, #16
 80025b8:	4770      	bx	lr

080025ba <bno055_set_page>:

error_bno bno055_set_page(bno055_t* imu, const bno055_page_t page) {
 80025ba:	b590      	push	{r4, r7, lr}
 80025bc:	b0af      	sub	sp, #188	; 0xbc
 80025be:	af2a      	add	r7, sp, #168	; 0xa8
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	70fb      	strb	r3, [r7, #3]
    if (imu->_page != page) {
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	7b5a      	ldrb	r2, [r3, #13]
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d001      	beq.n	80025d4 <bno055_set_page+0x1a>
        return BNO_OK;
 80025d0:	2300      	movs	r3, #0
 80025d2:	e024      	b.n	800261e <bno055_set_page+0x64>
    }
    if (page > 0x01) {
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d901      	bls.n	80025de <bno055_set_page+0x24>
        return BNO_ERR_PAGE_TOO_HIGH;
 80025da:	2302      	movs	r3, #2
 80025dc:	e01f      	b.n	800261e <bno055_set_page+0x64>
    }
    error_bno err;
    err = bno055_write_regs(*imu, BNO_PAGE_ID, (u8*)&page, 1);
 80025de:	687c      	ldr	r4, [r7, #4]
 80025e0:	2301      	movs	r3, #1
 80025e2:	9329      	str	r3, [sp, #164]	; 0xa4
 80025e4:	1cfb      	adds	r3, r7, #3
 80025e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80025e8:	2307      	movs	r3, #7
 80025ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80025ec:	4668      	mov	r0, sp
 80025ee:	f104 0310 	add.w	r3, r4, #16
 80025f2:	229c      	movs	r2, #156	; 0x9c
 80025f4:	4619      	mov	r1, r3
 80025f6:	f007 f82d 	bl	8009654 <memcpy>
 80025fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80025fe:	f7ff ffaf 	bl	8002560 <bno055_write_regs>
 8002602:	4603      	mov	r3, r0
 8002604:	73fb      	strb	r3, [r7, #15]
    if (err != BNO_OK) {
 8002606:	7bfb      	ldrb	r3, [r7, #15]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <bno055_set_page+0x56>
        return err;
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	e006      	b.n	800261e <bno055_set_page+0x64>
    }
    imu->_page = page;
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	735a      	strb	r2, [r3, #13]
    HAL_Delay(2);
 8002616:	2002      	movs	r0, #2
 8002618:	f000 fe74 	bl	8003304 <HAL_Delay>
    return BNO_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	bd90      	pop	{r4, r7, pc}

08002626 <comm_controller_init>:
#include "commcontroller.h"
#include <string.h>



void comm_controller_init(FDCAN_HandleTypeDef* fdcan, CommController *comm){
 8002626:	b580      	push	{r7, lr}
 8002628:	b084      	sub	sp, #16
 800262a:	af02      	add	r7, sp, #8
 800262c:	6078      	str	r0, [r7, #4]
 800262e:	6039      	str	r1, [r7, #0]

	comm->fdcan = *fdcan;
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	3350      	adds	r3, #80	; 0x50
 8002636:	4611      	mov	r1, r2
 8002638:	2264      	movs	r2, #100	; 0x64
 800263a:	4618      	mov	r0, r3
 800263c:	f007 f80a 	bl	8009654 <memcpy>
	comm->device_id = 0x13;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	2213      	movs	r2, #19
 8002644:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
//	set_device_address(comm);
	comm->send_message = false;
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
	comm->received_message = false;
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2200      	movs	r2, #0
 8002652:	705a      	strb	r2, [r3, #1]

	comm->TxHeader.Identifier = comm->device_id;
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 800265a:	461a      	mov	r2, r3
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	605a      	str	r2, [r3, #4]
	comm->TxHeader.IdType=FDCAN_STANDARD_ID;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
	comm->TxHeader.TxFrameType=FDCAN_DATA_FRAME;
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2200      	movs	r2, #0
 800266a:	60da      	str	r2, [r3, #12]
	comm->TxHeader.DataLength=FDCAN_DLC_BYTES_64;  //8 uint32_t values = 32 bytes
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
 8002672:	611a      	str	r2, [r3, #16]
	comm->TxHeader.ErrorStateIndicator=FDCAN_ESI_ACTIVE;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	2200      	movs	r2, #0
 8002678:	615a      	str	r2, [r3, #20]
	comm->TxHeader.BitRateSwitch=FDCAN_BRS_OFF;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2200      	movs	r2, #0
 800267e:	619a      	str	r2, [r3, #24]
	comm->TxHeader.FDFormat=FDCAN_FD_CAN;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002686:	61da      	str	r2, [r3, #28]
	comm->TxHeader.TxEventFifoControl=FDCAN_NO_TX_EVENTS;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	2200      	movs	r2, #0
 800268c:	621a      	str	r2, [r3, #32]
	comm->TxHeader.MessageMarker=0;
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2200      	movs	r2, #0
 8002692:	625a      	str	r2, [r3, #36]	; 0x24

	// Set number of extended ID filters to 1

	comm->filter.IdType = FDCAN_STANDARD_ID;
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	comm->filter.FilterIndex = 0;
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	2200      	movs	r2, #0
 80026a0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	comm->filter.FilterType = FDCAN_FILTER_MASK;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	2202      	movs	r2, #2
 80026a8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	comm->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	comm->filter.FilterID1 = comm->device_id;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	f8b3 310c 	ldrh.w	r3, [r3, #268]	; 0x10c
 80026ba:	461a      	mov	r2, r3
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	comm->filter.FilterID2 = 0x7FF;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80026c8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	HAL_FDCAN_ConfigFilter(&comm->fdcan, &comm->filter);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	f103 0250 	add.w	r2, r3, #80	; 0x50
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	33b4      	adds	r3, #180	; 0xb4
 80026d6:	4619      	mov	r1, r3
 80026d8:	4610      	mov	r0, r2
 80026da:	f002 fd1d 	bl	8005118 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&comm->fdcan, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	f103 0050 	add.w	r0, r3, #80	; 0x50
 80026e4:	2301      	movs	r3, #1
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	2301      	movs	r3, #1
 80026ea:	2202      	movs	r2, #2
 80026ec:	2102      	movs	r1, #2
 80026ee:	f002 fd6d 	bl	80051cc <HAL_FDCAN_ConfigGlobalFilter>

	memset(comm->RxData , 0 , RX_BUFFER_SIZE);
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	33cc      	adds	r3, #204	; 0xcc
 80026f6:	2240      	movs	r2, #64	; 0x40
 80026f8:	2100      	movs	r1, #0
 80026fa:	4618      	mov	r0, r3
 80026fc:	f006 ff66 	bl	80095cc <memset>

	HAL_FDCAN_Start(&comm->fdcan);
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	3350      	adds	r3, #80	; 0x50
 8002704:	4618      	mov	r0, r3
 8002706:	f002 fd92 	bl	800522e <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&comm->fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,0);
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	3350      	adds	r3, #80	; 0x50
 800270e:	2200      	movs	r2, #0
 8002710:	2101      	movs	r1, #1
 8002712:	4618      	mov	r0, r3
 8002714:	f002 fed2 	bl	80054bc <HAL_FDCAN_ActivateNotification>

}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <send_message>:


void send_message(CommController *comm , uint8_t *payload) {
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
	if(HAL_FDCAN_AddMessageToTxFifoQ(&comm->fdcan, &comm->TxHeader, payload) != HAL_OK)//
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3304      	adds	r3, #4
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	4619      	mov	r1, r3
 8002738:	f002 fda1 	bl	800527e <HAL_FDCAN_AddMessageToTxFifoQ>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <send_message+0x26>
		{
		  Error_Handler();
 8002742:	f000 fb5b 	bl	8002dfc <Error_Handler>
		}
}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}

0800274e <process_received_message>:

int process_received_message(CommController *comm) {
 800274e:	b480      	push	{r7}
 8002750:	b085      	sub	sp, #20
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]

	int flag = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
	if (comm->RxHeader.Identifier == comm->device_id) {  //simple logic for now, its a flag to send a message back from the device
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	f8b2 210c 	ldrh.w	r2, [r2, #268]	; 0x10c
 8002764:	4293      	cmp	r3, r2
 8002766:	d101      	bne.n	800276c <process_received_message+0x1e>
		flag = 1;
 8002768:	2301      	movs	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
	}
	return flag;
 800276c:	68fb      	ldr	r3, [r7, #12]
}
 800276e:	4618      	mov	r0, r3
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <ADC_init>:
#include "contact_sensors.h"
#include "configuration.h"
#include "adc.h"
#include "dma.h"

void ADC_init(ADC_HandleTypeDef *adc, ContactSensors *sensors){
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	6039      	str	r1, [r7, #0]
	sensors->adc = adc;
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	621a      	str	r2, [r3, #32]
	memset(sensors->adcValues , 0 , sizeof(sensors->adcValues));
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	2220      	movs	r2, #32
 800278e:	2100      	movs	r1, #0
 8002790:	4618      	mov	r0, r3
 8002792:	f006 ff1b 	bl	80095cc <memset>
	HAL_ADC_Start_DMA(sensors->adc, sensors->adcValues, NUMBER_OF_SENSORS);
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	6839      	ldr	r1, [r7, #0]
 800279c:	2208      	movs	r2, #8
 800279e:	4618      	mov	r0, r3
 80027a0:	f001 f9b6 	bl	8003b10 <HAL_ADC_Start_DMA>
}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <ADC_update_payload>:


void ADC_update_payload(ContactSensors *sensors) {
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
    // Pointer to the current position in the payload
    uint8_t *payloadPtr = sensors->payload;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	3324      	adds	r3, #36	; 0x24
 80027b8:	60fb      	str	r3, [r7, #12]

    // Iterate through each ADC value
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 80027ba:	2300      	movs	r3, #0
 80027bc:	60bb      	str	r3, [r7, #8]
 80027be:	e02d      	b.n	800281c <ADC_update_payload+0x70>
        // Extract each byte from the 32-bit ADC value and flip the MSB for the most significant byte
        *payloadPtr++ = ((sensors->adcValues[i] >> 24) & 0xFF) ^ 0x80;  // MSB with flipped bit
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68ba      	ldr	r2, [r7, #8]
 80027c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c8:	0e1b      	lsrs	r3, r3, #24
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	1c51      	adds	r1, r2, #1
 80027d0:	60f9      	str	r1, [r7, #12]
 80027d2:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 80027d6:	43db      	mvns	r3, r3
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	7013      	strb	r3, [r2, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 16) & 0xFF;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e4:	0c19      	lsrs	r1, r3, #16
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	60fa      	str	r2, [r7, #12]
 80027ec:	b2ca      	uxtb	r2, r1
 80027ee:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = (sensors->adcValues[i] >> 8) & 0xFF;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f8:	0a19      	lsrs	r1, r3, #8
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	1c5a      	adds	r2, r3, #1
 80027fe:	60fa      	str	r2, [r7, #12]
 8002800:	b2ca      	uxtb	r2, r1
 8002802:	701a      	strb	r2, [r3, #0]
        *payloadPtr++ = sensors->adcValues[i] & 0xFF;                    // LSB
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1c5a      	adds	r2, r3, #1
 8002810:	60fa      	str	r2, [r7, #12]
 8002812:	b2ca      	uxtb	r2, r1
 8002814:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUMBER_OF_SENSORS; i++) {
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	3301      	adds	r3, #1
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	2b07      	cmp	r3, #7
 8002820:	ddce      	ble.n	80027c0 <ADC_update_payload+0x14>
    }
}
 8002822:	bf00      	nop
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002836:	4b12      	ldr	r3, [pc, #72]	; (8002880 <MX_DMA_Init+0x50>)
 8002838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800283a:	4a11      	ldr	r2, [pc, #68]	; (8002880 <MX_DMA_Init+0x50>)
 800283c:	f043 0304 	orr.w	r3, r3, #4
 8002840:	6493      	str	r3, [r2, #72]	; 0x48
 8002842:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <MX_DMA_Init+0x50>)
 8002844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002846:	f003 0304 	and.w	r3, r3, #4
 800284a:	607b      	str	r3, [r7, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800284e:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <MX_DMA_Init+0x50>)
 8002850:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002852:	4a0b      	ldr	r2, [pc, #44]	; (8002880 <MX_DMA_Init+0x50>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6493      	str	r3, [r2, #72]	; 0x48
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <MX_DMA_Init+0x50>)
 800285c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	2100      	movs	r1, #0
 800286a:	200b      	movs	r0, #11
 800286c:	f002 f853 	bl	8004916 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002870:	200b      	movs	r0, #11
 8002872:	f002 f86a 	bl	800494a <HAL_NVIC_EnableIRQ>

}
 8002876:	bf00      	nop
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000

08002884 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002888:	4b20      	ldr	r3, [pc, #128]	; (800290c <MX_FDCAN1_Init+0x88>)
 800288a:	4a21      	ldr	r2, [pc, #132]	; (8002910 <MX_FDCAN1_Init+0x8c>)
 800288c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800288e:	4b1f      	ldr	r3, [pc, #124]	; (800290c <MX_FDCAN1_Init+0x88>)
 8002890:	2200      	movs	r2, #0
 8002892:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8002894:	4b1d      	ldr	r3, [pc, #116]	; (800290c <MX_FDCAN1_Init+0x88>)
 8002896:	f44f 7280 	mov.w	r2, #256	; 0x100
 800289a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800289c:	4b1b      	ldr	r3, [pc, #108]	; (800290c <MX_FDCAN1_Init+0x88>)
 800289e:	2200      	movs	r2, #0
 80028a0:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80028a2:	4b1a      	ldr	r3, [pc, #104]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80028a8:	4b18      	ldr	r3, [pc, #96]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80028ae:	4b17      	ldr	r3, [pc, #92]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80028b4:	4b15      	ldr	r3, [pc, #84]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028b6:	2201      	movs	r2, #1
 80028b8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80028ba:	4b14      	ldr	r3, [pc, #80]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028bc:	2202      	movs	r2, #2
 80028be:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 107;
 80028c0:	4b12      	ldr	r3, [pc, #72]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028c2:	226b      	movs	r2, #107	; 0x6b
 80028c4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 36;
 80028c6:	4b11      	ldr	r3, [pc, #68]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028c8:	2224      	movs	r2, #36	; 0x24
 80028ca:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 6;
 80028cc:	4b0f      	ldr	r3, [pc, #60]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028ce:	2206      	movs	r2, #6
 80028d0:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 9;
 80028d2:	4b0e      	ldr	r3, [pc, #56]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028d4:	2209      	movs	r2, #9
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 15;
 80028d8:	4b0c      	ldr	r3, [pc, #48]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028da:	220f      	movs	r2, #15
 80028dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 9;
 80028de:	4b0b      	ldr	r3, [pc, #44]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028e0:	2209      	movs	r2, #9
 80028e2:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80028e4:	4b09      	ldr	r3, [pc, #36]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80028ea:	4b08      	ldr	r3, [pc, #32]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80028f0:	4b06      	ldr	r3, [pc, #24]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80028f6:	4805      	ldr	r0, [pc, #20]	; (800290c <MX_FDCAN1_Init+0x88>)
 80028f8:	f002 fab4 	bl	8004e64 <HAL_FDCAN_Init>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8002902:	f000 fa7b 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000144 	.word	0x20000144
 8002910:	40006400 	.word	0x40006400

08002914 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b09e      	sub	sp, #120	; 0x78
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800291c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]
 8002928:	60da      	str	r2, [r3, #12]
 800292a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800292c:	f107 0310 	add.w	r3, r7, #16
 8002930:	2254      	movs	r2, #84	; 0x54
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f006 fe49 	bl	80095cc <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a24      	ldr	r2, [pc, #144]	; (80029d0 <HAL_FDCAN_MspInit+0xbc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d141      	bne.n	80029c8 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002948:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800294a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800294e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002950:	f107 0310 	add.w	r3, r7, #16
 8002954:	4618      	mov	r0, r3
 8002956:	f004 ff85 	bl	8007864 <HAL_RCCEx_PeriphCLKConfig>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002960:	f000 fa4c 	bl	8002dfc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002964:	4b1b      	ldr	r3, [pc, #108]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 8002966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002968:	4a1a      	ldr	r2, [pc, #104]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 800296a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800296e:	6593      	str	r3, [r2, #88]	; 0x58
 8002970:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 8002972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800297c:	4b15      	ldr	r3, [pc, #84]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 800297e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002980:	4a14      	ldr	r2, [pc, #80]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002988:	4b12      	ldr	r3, [pc, #72]	; (80029d4 <HAL_FDCAN_MspInit+0xc0>)
 800298a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002994:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002998:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80029a6:	2309      	movs	r3, #9
 80029a8:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80029ae:	4619      	mov	r1, r3
 80029b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b4:	f003 f8f2 	bl	8005b9c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80029b8:	2200      	movs	r2, #0
 80029ba:	2100      	movs	r1, #0
 80029bc:	2015      	movs	r0, #21
 80029be:	f001 ffaa 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80029c2:	2015      	movs	r0, #21
 80029c4:	f001 ffc1 	bl	800494a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 80029c8:	bf00      	nop
 80029ca:	3778      	adds	r7, #120	; 0x78
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40006400 	.word	0x40006400
 80029d4:	40021000 	.word	0x40021000

080029d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b088      	sub	sp, #32
 80029dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029de:	f107 030c 	add.w	r3, r7, #12
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	605a      	str	r2, [r3, #4]
 80029e8:	609a      	str	r2, [r3, #8]
 80029ea:	60da      	str	r2, [r3, #12]
 80029ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ee:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <MX_GPIO_Init+0xac>)
 80029f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f2:	4a24      	ldr	r2, [pc, #144]	; (8002a84 <MX_GPIO_Init+0xac>)
 80029f4:	f043 0304 	orr.w	r3, r3, #4
 80029f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029fa:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <MX_GPIO_Init+0xac>)
 80029fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fe:	f003 0304 	and.w	r3, r3, #4
 8002a02:	60bb      	str	r3, [r7, #8]
 8002a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a06:	4b1f      	ldr	r3, [pc, #124]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a0a:	4a1e      	ldr	r2, [pc, #120]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a0c:	f043 0301 	orr.w	r3, r3, #1
 8002a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a12:	4b1c      	ldr	r3, [pc, #112]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	607b      	str	r3, [r7, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1e:	4b19      	ldr	r3, [pc, #100]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a22:	4a18      	ldr	r2, [pc, #96]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a24:	f043 0302 	orr.w	r3, r3, #2
 8002a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a2a:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <MX_GPIO_Init+0xac>)
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2e:	f003 0302 	and.w	r3, r3, #2
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 8002a36:	2200      	movs	r2, #0
 8002a38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a3c:	4812      	ldr	r0, [pc, #72]	; (8002a88 <MX_GPIO_Init+0xb0>)
 8002a3e:	f003 fa2f 	bl	8005ea0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8002a42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8002a54:	f107 030c 	add.w	r3, r7, #12
 8002a58:	4619      	mov	r1, r3
 8002a5a:	480b      	ldr	r0, [pc, #44]	; (8002a88 <MX_GPIO_Init+0xb0>)
 8002a5c:	f003 f89e 	bl	8005b9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FootPin0_Pin|FootPin1_Pin|FootPIn2_Pin;
 8002a60:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6e:	f107 030c 	add.w	r3, r7, #12
 8002a72:	4619      	mov	r1, r3
 8002a74:	4804      	ldr	r0, [pc, #16]	; (8002a88 <MX_GPIO_Init+0xb0>)
 8002a76:	f003 f891 	bl	8005b9c <HAL_GPIO_Init>

}
 8002a7a:	bf00      	nop
 8002a7c:	3720      	adds	r7, #32
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40021000 	.word	0x40021000
 8002a88:	48000800 	.word	0x48000800

08002a8c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a90:	4b1b      	ldr	r3, [pc, #108]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002a92:	4a1c      	ldr	r2, [pc, #112]	; (8002b04 <MX_I2C1_Init+0x78>)
 8002a94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002a96:	4b1a      	ldr	r3, [pc, #104]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002a98:	4a1b      	ldr	r2, [pc, #108]	; (8002b08 <MX_I2C1_Init+0x7c>)
 8002a9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a9c:	4b18      	ldr	r3, [pc, #96]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002aa2:	4b17      	ldr	r3, [pc, #92]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002aa8:	4b15      	ldr	r3, [pc, #84]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002aae:	4b14      	ldr	r3, [pc, #80]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ab4:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002aba:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ac0:	4b0f      	ldr	r3, [pc, #60]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ac6:	480e      	ldr	r0, [pc, #56]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002ac8:	f003 fa02 	bl	8005ed0 <HAL_I2C_Init>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ad2:	f000 f993 	bl	8002dfc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4809      	ldr	r0, [pc, #36]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002ada:	f004 f853 	bl	8006b84 <HAL_I2CEx_ConfigAnalogFilter>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ae4:	f000 f98a 	bl	8002dfc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4805      	ldr	r0, [pc, #20]	; (8002b00 <MX_I2C1_Init+0x74>)
 8002aec:	f004 f895 	bl	8006c1a <HAL_I2CEx_ConfigDigitalFilter>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002af6:	f000 f981 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	200001a8 	.word	0x200001a8
 8002b04:	40005400 	.word	0x40005400
 8002b08:	00303d5b 	.word	0x00303d5b

08002b0c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b0a0      	sub	sp, #128	; 0x80
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b14:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b24:	f107 0318 	add.w	r3, r7, #24
 8002b28:	2254      	movs	r2, #84	; 0x54
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f006 fd4d 	bl	80095cc <memset>
  if(i2cHandle->Instance==I2C1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a2d      	ldr	r2, [pc, #180]	; (8002bec <HAL_I2C_MspInit+0xe0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d153      	bne.n	8002be4 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002b3c:	2340      	movs	r3, #64	; 0x40
 8002b3e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002b40:	2300      	movs	r3, #0
 8002b42:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b44:	f107 0318 	add.w	r3, r7, #24
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f004 fe8b 	bl	8007864 <HAL_RCCEx_PeriphCLKConfig>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002b54:	f000 f952 	bl	8002dfc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b58:	4b25      	ldr	r3, [pc, #148]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5c:	4a24      	ldr	r2, [pc, #144]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b64:	4b22      	ldr	r3, [pc, #136]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b70:	4b1f      	ldr	r3, [pc, #124]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b74:	4a1e      	ldr	r2, [pc, #120]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b76:	f043 0302 	orr.w	r3, r3, #2
 8002b7a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b7c:	4b1c      	ldr	r3, [pc, #112]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b8c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b8e:	2312      	movs	r3, #18
 8002b90:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b92:	2300      	movs	r3, #0
 8002b94:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b96:	2300      	movs	r3, #0
 8002b98:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b9a:	2304      	movs	r3, #4
 8002b9c:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b9e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ba8:	f002 fff8 	bl	8005b9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002bac:	2380      	movs	r3, #128	; 0x80
 8002bae:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bb0:	2312      	movs	r3, #18
 8002bb2:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002bbc:	2304      	movs	r3, #4
 8002bbe:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bc0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	480b      	ldr	r0, [pc, #44]	; (8002bf4 <HAL_I2C_MspInit+0xe8>)
 8002bc8:	f002 ffe8 	bl	8005b9c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd0:	4a07      	ldr	r2, [pc, #28]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002bd2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bd6:	6593      	str	r3, [r2, #88]	; 0x58
 8002bd8:	4b05      	ldr	r3, [pc, #20]	; (8002bf0 <HAL_I2C_MspInit+0xe4>)
 8002bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002be4:	bf00      	nop
 8002be6:	3780      	adds	r7, #128	; 0x80
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40005400 	.word	0x40005400
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	48000400 	.word	0x48000400

08002bf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002bfc:	f000 fb11 	bl	8003222 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c00:	f000 f86c 	bl	8002cdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c04:	f7ff fee8 	bl	80029d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c08:	f7ff fe12 	bl	8002830 <MX_DMA_Init>
  MX_ADC2_Init();
 8002c0c:	f7fd fdb8 	bl	8000780 <MX_ADC2_Init>
  MX_USART3_UART_Init();
 8002c10:	f000 fa24 	bl	800305c <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002c14:	f000 f9ac 	bl	8002f70 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 8002c18:	f7ff fe34 	bl	8002884 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8002c1c:	f7ff ff36 	bl	8002a8c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  soul_sense.imu = &imu;
 8002c20:	4b23      	ldr	r3, [pc, #140]	; (8002cb0 <main+0xb8>)
 8002c22:	4a24      	ldr	r2, [pc, #144]	; (8002cb4 <main+0xbc>)
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40
  soul_sense.contact_sensors = &contact_sensors;
 8002c26:	4b22      	ldr	r3, [pc, #136]	; (8002cb0 <main+0xb8>)
 8002c28:	4a23      	ldr	r2, [pc, #140]	; (8002cb8 <main+0xc0>)
 8002c2a:	645a      	str	r2, [r3, #68]	; 0x44
  soul_sense.version = &fw_version;
 8002c2c:	4b20      	ldr	r3, [pc, #128]	; (8002cb0 <main+0xb8>)
 8002c2e:	4a23      	ldr	r2, [pc, #140]	; (8002cbc <main+0xc4>)
 8002c30:	649a      	str	r2, [r3, #72]	; 0x48
  soul_init(&soul_sense , &hi2c1 , &hadc2); // inits the soulsense, imu, contact sensors
 8002c32:	4a23      	ldr	r2, [pc, #140]	; (8002cc0 <main+0xc8>)
 8002c34:	4923      	ldr	r1, [pc, #140]	; (8002cc4 <main+0xcc>)
 8002c36:	481e      	ldr	r0, [pc, #120]	; (8002cb0 <main+0xb8>)
 8002c38:	f7fd fd28 	bl	800068c <soul_init>
  comm_controller_init(&hfdcan1 , &comm_controller);
 8002c3c:	4922      	ldr	r1, [pc, #136]	; (8002cc8 <main+0xd0>)
 8002c3e:	4823      	ldr	r0, [pc, #140]	; (8002ccc <main+0xd4>)
 8002c40:	f7ff fcf1 	bl	8002626 <comm_controller_init>

  currentState = IDLE;
 8002c44:	4b22      	ldr	r3, [pc, #136]	; (8002cd0 <main+0xd8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim3); // starting timer IT
 8002c4a:	4822      	ldr	r0, [pc, #136]	; (8002cd4 <main+0xdc>)
 8002c4c:	f005 f8b0 	bl	8007db0 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  switch(currentState) {
 8002c50:	4b1f      	ldr	r3, [pc, #124]	; (8002cd0 <main+0xd8>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d00e      	beq.n	8002c76 <main+0x7e>
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	dc22      	bgt.n	8002ca2 <main+0xaa>
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d024      	beq.n	8002caa <main+0xb2>
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d11e      	bne.n	8002ca2 <main+0xaa>
	  	  case IDLE:
		  	  break;


	      case READ_IMU:
	    	  imu_read_data(soul_sense.imu);
 8002c64:	4b12      	ldr	r3, [pc, #72]	; (8002cb0 <main+0xb8>)
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7fd fc87 	bl	800057c <imu_read_data>
	    	  currentState = IDLE;
 8002c6e:	4b18      	ldr	r3, [pc, #96]	; (8002cd0 <main+0xd8>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	701a      	strb	r2, [r3, #0]
	          break;
 8002c74:	e01a      	b.n	8002cac <main+0xb4>


	      case RECEIVE_N_TRANSMIT:
	    	  //received a request to send data
	    	  if(process_received_message(&comm_controller)){
 8002c76:	4814      	ldr	r0, [pc, #80]	; (8002cc8 <main+0xd0>)
 8002c78:	f7ff fd69 	bl	800274e <process_received_message>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d006      	beq.n	8002c90 <main+0x98>
	    		  soul_update_payload(&soul_sense);  //converting the data into byte array
 8002c82:	480b      	ldr	r0, [pc, #44]	; (8002cb0 <main+0xb8>)
 8002c84:	f7fd fd23 	bl	80006ce <soul_update_payload>
				  send_message(&comm_controller, soul_sense.payload);  //sending the byte array
 8002c88:	4909      	ldr	r1, [pc, #36]	; (8002cb0 <main+0xb8>)
 8002c8a:	480f      	ldr	r0, [pc, #60]	; (8002cc8 <main+0xd0>)
 8002c8c:	f7ff fd48 	bl	8002720 <send_message>
	    	  }

	    	  memset(comm_controller.RxData, 0 , RX_BUFFER_SIZE);   //deleting used content from RxData buffer
 8002c90:	2240      	movs	r2, #64	; 0x40
 8002c92:	2100      	movs	r1, #0
 8002c94:	4810      	ldr	r0, [pc, #64]	; (8002cd8 <main+0xe0>)
 8002c96:	f006 fc99 	bl	80095cc <memset>
	    	  currentState = IDLE;
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <main+0xd8>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	701a      	strb	r2, [r3, #0]
	          break;
 8002ca0:	e004      	b.n	8002cac <main+0xb4>


	      default:
	    	  currentState = IDLE;
 8002ca2:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <main+0xd8>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
	          break;
 8002ca8:	e000      	b.n	8002cac <main+0xb4>
		  	  break;
 8002caa:	bf00      	nop
	  switch(currentState) {
 8002cac:	e7d0      	b.n	8002c50 <main+0x58>
 8002cae:	bf00      	nop
 8002cb0:	200001f8 	.word	0x200001f8
 8002cb4:	20000354 	.word	0x20000354
 8002cb8:	200003a0 	.word	0x200003a0
 8002cbc:	200003e4 	.word	0x200003e4
 8002cc0:	20000078 	.word	0x20000078
 8002cc4:	200001a8 	.word	0x200001a8
 8002cc8:	20000244 	.word	0x20000244
 8002ccc:	20000144 	.word	0x20000144
 8002cd0:	200001f4 	.word	0x200001f4
 8002cd4:	200003ec 	.word	0x200003ec
 8002cd8:	20000310 	.word	0x20000310

08002cdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b094      	sub	sp, #80	; 0x50
 8002ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ce2:	f107 0318 	add.w	r3, r7, #24
 8002ce6:	2238      	movs	r2, #56	; 0x38
 8002ce8:	2100      	movs	r1, #0
 8002cea:	4618      	mov	r0, r3
 8002cec:	f006 fc6e 	bl	80095cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cf0:	1d3b      	adds	r3, r7, #4
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	60da      	str	r2, [r3, #12]
 8002cfc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cfe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002d02:	f003 ffd7 	bl	8006cb4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d06:	2302      	movs	r3, #2
 8002d08:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d0e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d10:	2340      	movs	r3, #64	; 0x40
 8002d12:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d14:	2302      	movs	r3, #2
 8002d16:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d18:	2302      	movs	r3, #2
 8002d1a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 18;
 8002d20:	2312      	movs	r3, #18
 8002d22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d24:	2302      	movs	r3, #2
 8002d26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d30:	f107 0318 	add.w	r3, r7, #24
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 f861 	bl	8006dfc <HAL_RCC_OscConfig>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002d40:	f000 f85c 	bl	8002dfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d44:	230f      	movs	r3, #15
 8002d46:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d50:	2300      	movs	r3, #0
 8002d52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d58:	1d3b      	adds	r3, r7, #4
 8002d5a:	2104      	movs	r1, #4
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f004 fb65 	bl	800742c <HAL_RCC_ClockConfig>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002d68:	f000 f848 	bl	8002dfc <Error_Handler>
  }
}
 8002d6c:	bf00      	nop
 8002d6e:	3750      	adds	r7, #80	; 0x50
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) //fdcan callback IT
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
	if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00a      	beq.n	8002d9e <HAL_FDCAN_RxFifo0Callback+0x2a>
	{
		if (HAL_FDCAN_GetRxMessage(&comm_controller.fdcan, FDCAN_RX_FIFO0, &comm_controller.RxHeader, comm_controller.RxData) != HAL_OK)
 8002d88:	4b0d      	ldr	r3, [pc, #52]	; (8002dc0 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8002d8a:	4a0e      	ldr	r2, [pc, #56]	; (8002dc4 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8002d8c:	2140      	movs	r1, #64	; 0x40
 8002d8e:	480e      	ldr	r0, [pc, #56]	; (8002dc8 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002d90:	f002 faba 	bl	8005308 <HAL_FDCAN_GetRxMessage>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <HAL_FDCAN_RxFifo0Callback+0x2a>
		{
			Error_Handler();
 8002d9a:	f000 f82f 	bl	8002dfc <Error_Handler>
		}
	}
	currentState = RECEIVE_N_TRANSMIT;
 8002d9e:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <HAL_FDCAN_RxFifo0Callback+0x58>)
 8002da0:	2203      	movs	r2, #3
 8002da2:	701a      	strb	r2, [r3, #0]
	if (HAL_FDCAN_ActivateNotification(&comm_controller.fdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8002da4:	2200      	movs	r2, #0
 8002da6:	2101      	movs	r1, #1
 8002da8:	4807      	ldr	r0, [pc, #28]	; (8002dc8 <HAL_FDCAN_RxFifo0Callback+0x54>)
 8002daa:	f002 fb87 	bl	80054bc <HAL_FDCAN_ActivateNotification>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <HAL_FDCAN_RxFifo0Callback+0x44>
	{
		Error_Handler();
 8002db4:	f000 f822 	bl	8002dfc <Error_Handler>
	}
}
 8002db8:	bf00      	nop
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20000310 	.word	0x20000310
 8002dc4:	2000026c 	.word	0x2000026c
 8002dc8:	20000294 	.word	0x20000294
 8002dcc:	200001f4 	.word	0x200001f4

08002dd0 <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)   //timer callback IT
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a05      	ldr	r2, [pc, #20]	; (8002df4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d102      	bne.n	8002de8 <HAL_TIM_PeriodElapsedCallback+0x18>
		currentState = READ_IMU;
 8002de2:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002de4:	2201      	movs	r2, #1
 8002de6:	701a      	strb	r2, [r3, #0]
	}
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	40000400 	.word	0x40000400
 8002df8:	200001f4 	.word	0x200001f4

08002dfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e00:	b672      	cpsid	i
}
 8002e02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e04:	e7fe      	b.n	8002e04 <Error_Handler+0x8>
	...

08002e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	4b0f      	ldr	r3, [pc, #60]	; (8002e4c <HAL_MspInit+0x44>)
 8002e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e12:	4a0e      	ldr	r2, [pc, #56]	; (8002e4c <HAL_MspInit+0x44>)
 8002e14:	f043 0301 	orr.w	r3, r3, #1
 8002e18:	6613      	str	r3, [r2, #96]	; 0x60
 8002e1a:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <HAL_MspInit+0x44>)
 8002e1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	607b      	str	r3, [r7, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e26:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <HAL_MspInit+0x44>)
 8002e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e2a:	4a08      	ldr	r2, [pc, #32]	; (8002e4c <HAL_MspInit+0x44>)
 8002e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e30:	6593      	str	r3, [r2, #88]	; 0x58
 8002e32:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_MspInit+0x44>)
 8002e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40021000 	.word	0x40021000

08002e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e54:	e7fe      	b.n	8002e54 <NMI_Handler+0x4>

08002e56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e56:	b480      	push	{r7}
 8002e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e5a:	e7fe      	b.n	8002e5a <HardFault_Handler+0x4>

08002e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e60:	e7fe      	b.n	8002e60 <MemManage_Handler+0x4>

08002e62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e62:	b480      	push	{r7}
 8002e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e66:	e7fe      	b.n	8002e66 <BusFault_Handler+0x4>

08002e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e6c:	e7fe      	b.n	8002e6c <UsageFault_Handler+0x4>

08002e6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e8e:	bf00      	nop
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e9c:	f000 fa14 	bl	80032c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002ea8:	4802      	ldr	r0, [pc, #8]	; (8002eb4 <DMA1_Channel1_IRQHandler+0x10>)
 8002eaa:	f001 fe8c 	bl	8004bc6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	200000e4 	.word	0x200000e4

08002eb8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002ebc:	4802      	ldr	r0, [pc, #8]	; (8002ec8 <FDCAN1_IT0_IRQHandler+0x10>)
 8002ebe:	f002 fbe3 	bl	8005688 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000144 	.word	0x20000144

08002ecc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002ed0:	4802      	ldr	r0, [pc, #8]	; (8002edc <TIM3_IRQHandler+0x10>)
 8002ed2:	f004 ffe5 	bl	8007ea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	200003ec 	.word	0x200003ec

08002ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ee8:	4a14      	ldr	r2, [pc, #80]	; (8002f3c <_sbrk+0x5c>)
 8002eea:	4b15      	ldr	r3, [pc, #84]	; (8002f40 <_sbrk+0x60>)
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ef4:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <_sbrk+0x64>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d102      	bne.n	8002f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002efc:	4b11      	ldr	r3, [pc, #68]	; (8002f44 <_sbrk+0x64>)
 8002efe:	4a12      	ldr	r2, [pc, #72]	; (8002f48 <_sbrk+0x68>)
 8002f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f02:	4b10      	ldr	r3, [pc, #64]	; (8002f44 <_sbrk+0x64>)
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4413      	add	r3, r2
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d207      	bcs.n	8002f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f10:	f006 fb74 	bl	80095fc <__errno>
 8002f14:	4603      	mov	r3, r0
 8002f16:	220c      	movs	r2, #12
 8002f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f1e:	e009      	b.n	8002f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <_sbrk+0x64>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f26:	4b07      	ldr	r3, [pc, #28]	; (8002f44 <_sbrk+0x64>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	4a05      	ldr	r2, [pc, #20]	; (8002f44 <_sbrk+0x64>)
 8002f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f32:	68fb      	ldr	r3, [r7, #12]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	20020000 	.word	0x20020000
 8002f40:	00000400 	.word	0x00000400
 8002f44:	200003e8 	.word	0x200003e8
 8002f48:	20000618 	.word	0x20000618

08002f4c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f50:	4b06      	ldr	r3, [pc, #24]	; (8002f6c <SystemInit+0x20>)
 8002f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f56:	4a05      	ldr	r2, [pc, #20]	; (8002f6c <SystemInit+0x20>)
 8002f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f76:	f107 0310 	add.w	r3, r7, #16
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f84:	1d3b      	adds	r3, r7, #4
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	605a      	str	r2, [r3, #4]
 8002f8c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f8e:	4b1e      	ldr	r3, [pc, #120]	; (8003008 <MX_TIM3_Init+0x98>)
 8002f90:	4a1e      	ldr	r2, [pc, #120]	; (800300c <MX_TIM3_Init+0x9c>)
 8002f92:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 8002f94:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <MX_TIM3_Init+0x98>)
 8002f96:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8002f9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9c:	4b1a      	ldr	r3, [pc, #104]	; (8003008 <MX_TIM3_Init+0x98>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8002fa2:	4b19      	ldr	r3, [pc, #100]	; (8003008 <MX_TIM3_Init+0x98>)
 8002fa4:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002fa8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002faa:	4b17      	ldr	r3, [pc, #92]	; (8003008 <MX_TIM3_Init+0x98>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb0:	4b15      	ldr	r3, [pc, #84]	; (8003008 <MX_TIM3_Init+0x98>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fb6:	4814      	ldr	r0, [pc, #80]	; (8003008 <MX_TIM3_Init+0x98>)
 8002fb8:	f004 fea2 	bl	8007d00 <HAL_TIM_Base_Init>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8002fc2:	f7ff ff1b 	bl	8002dfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fcc:	f107 0310 	add.w	r3, r7, #16
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	480d      	ldr	r0, [pc, #52]	; (8003008 <MX_TIM3_Init+0x98>)
 8002fd4:	f005 f8e4 	bl	80081a0 <HAL_TIM_ConfigClockSource>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8002fde:	f7ff ff0d 	bl	8002dfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	4619      	mov	r1, r3
 8002fee:	4806      	ldr	r0, [pc, #24]	; (8003008 <MX_TIM3_Init+0x98>)
 8002ff0:	f005 fb58 	bl	80086a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002ffa:	f7ff feff 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002ffe:	bf00      	nop
 8003000:	3720      	adds	r7, #32
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	200003ec 	.word	0x200003ec
 800300c:	40000400 	.word	0x40000400

08003010 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a0d      	ldr	r2, [pc, #52]	; (8003054 <HAL_TIM_Base_MspInit+0x44>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d113      	bne.n	800304a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003022:	4b0d      	ldr	r3, [pc, #52]	; (8003058 <HAL_TIM_Base_MspInit+0x48>)
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	4a0c      	ldr	r2, [pc, #48]	; (8003058 <HAL_TIM_Base_MspInit+0x48>)
 8003028:	f043 0302 	orr.w	r3, r3, #2
 800302c:	6593      	str	r3, [r2, #88]	; 0x58
 800302e:	4b0a      	ldr	r3, [pc, #40]	; (8003058 <HAL_TIM_Base_MspInit+0x48>)
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	60fb      	str	r3, [r7, #12]
 8003038:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800303a:	2200      	movs	r2, #0
 800303c:	2100      	movs	r1, #0
 800303e:	201d      	movs	r0, #29
 8003040:	f001 fc69 	bl	8004916 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003044:	201d      	movs	r0, #29
 8003046:	f001 fc80 	bl	800494a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40000400 	.word	0x40000400
 8003058:	40021000 	.word	0x40021000

0800305c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003060:	4b22      	ldr	r3, [pc, #136]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003062:	4a23      	ldr	r2, [pc, #140]	; (80030f0 <MX_USART3_UART_Init+0x94>)
 8003064:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003066:	4b21      	ldr	r3, [pc, #132]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003068:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800306c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800306e:	4b1f      	ldr	r3, [pc, #124]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003070:	2200      	movs	r2, #0
 8003072:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003074:	4b1d      	ldr	r3, [pc, #116]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003076:	2200      	movs	r2, #0
 8003078:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800307a:	4b1c      	ldr	r3, [pc, #112]	; (80030ec <MX_USART3_UART_Init+0x90>)
 800307c:	2200      	movs	r2, #0
 800307e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003080:	4b1a      	ldr	r3, [pc, #104]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003082:	220c      	movs	r2, #12
 8003084:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003086:	4b19      	ldr	r3, [pc, #100]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003088:	2200      	movs	r2, #0
 800308a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800308c:	4b17      	ldr	r3, [pc, #92]	; (80030ec <MX_USART3_UART_Init+0x90>)
 800308e:	2200      	movs	r2, #0
 8003090:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003092:	4b16      	ldr	r3, [pc, #88]	; (80030ec <MX_USART3_UART_Init+0x90>)
 8003094:	2200      	movs	r2, #0
 8003096:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003098:	4b14      	ldr	r3, [pc, #80]	; (80030ec <MX_USART3_UART_Init+0x90>)
 800309a:	2200      	movs	r2, #0
 800309c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800309e:	4b13      	ldr	r3, [pc, #76]	; (80030ec <MX_USART3_UART_Init+0x90>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80030a4:	4811      	ldr	r0, [pc, #68]	; (80030ec <MX_USART3_UART_Init+0x90>)
 80030a6:	f005 fbd9 	bl	800885c <HAL_UART_Init>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80030b0:	f7ff fea4 	bl	8002dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030b4:	2100      	movs	r1, #0
 80030b6:	480d      	ldr	r0, [pc, #52]	; (80030ec <MX_USART3_UART_Init+0x90>)
 80030b8:	f006 f90a 	bl	80092d0 <HAL_UARTEx_SetTxFifoThreshold>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80030c2:	f7ff fe9b 	bl	8002dfc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80030c6:	2100      	movs	r1, #0
 80030c8:	4808      	ldr	r0, [pc, #32]	; (80030ec <MX_USART3_UART_Init+0x90>)
 80030ca:	f006 f93f 	bl	800934c <HAL_UARTEx_SetRxFifoThreshold>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80030d4:	f7ff fe92 	bl	8002dfc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80030d8:	4804      	ldr	r0, [pc, #16]	; (80030ec <MX_USART3_UART_Init+0x90>)
 80030da:	f006 f8c0 	bl	800925e <HAL_UARTEx_DisableFifoMode>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80030e4:	f7ff fe8a 	bl	8002dfc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000438 	.word	0x20000438
 80030f0:	40004800 	.word	0x40004800

080030f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b09e      	sub	sp, #120	; 0x78
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	60da      	str	r2, [r3, #12]
 800310a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800310c:	f107 0310 	add.w	r3, r7, #16
 8003110:	2254      	movs	r2, #84	; 0x54
 8003112:	2100      	movs	r1, #0
 8003114:	4618      	mov	r0, r3
 8003116:	f006 fa59 	bl	80095cc <memset>
  if(uartHandle->Instance==USART3)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a1f      	ldr	r2, [pc, #124]	; (800319c <HAL_UART_MspInit+0xa8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d136      	bne.n	8003192 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003124:	2304      	movs	r3, #4
 8003126:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003128:	2300      	movs	r3, #0
 800312a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800312c:	f107 0310 	add.w	r3, r7, #16
 8003130:	4618      	mov	r0, r3
 8003132:	f004 fb97 	bl	8007864 <HAL_RCCEx_PeriphCLKConfig>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800313c:	f7ff fe5e 	bl	8002dfc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003140:	4b17      	ldr	r3, [pc, #92]	; (80031a0 <HAL_UART_MspInit+0xac>)
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	4a16      	ldr	r2, [pc, #88]	; (80031a0 <HAL_UART_MspInit+0xac>)
 8003146:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800314a:	6593      	str	r3, [r2, #88]	; 0x58
 800314c:	4b14      	ldr	r3, [pc, #80]	; (80031a0 <HAL_UART_MspInit+0xac>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003154:	60fb      	str	r3, [r7, #12]
 8003156:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003158:	4b11      	ldr	r3, [pc, #68]	; (80031a0 <HAL_UART_MspInit+0xac>)
 800315a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315c:	4a10      	ldr	r2, [pc, #64]	; (80031a0 <HAL_UART_MspInit+0xac>)
 800315e:	f043 0302 	orr.w	r3, r3, #2
 8003162:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003164:	4b0e      	ldr	r3, [pc, #56]	; (80031a0 <HAL_UART_MspInit+0xac>)
 8003166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	60bb      	str	r3, [r7, #8]
 800316e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003170:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003174:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003176:	2302      	movs	r3, #2
 8003178:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317a:	2300      	movs	r3, #0
 800317c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800317e:	2300      	movs	r3, #0
 8003180:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003182:	2307      	movs	r3, #7
 8003184:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003186:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800318a:	4619      	mov	r1, r3
 800318c:	4805      	ldr	r0, [pc, #20]	; (80031a4 <HAL_UART_MspInit+0xb0>)
 800318e:	f002 fd05 	bl	8005b9c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003192:	bf00      	nop
 8003194:	3778      	adds	r7, #120	; 0x78
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40004800 	.word	0x40004800
 80031a0:	40021000 	.word	0x40021000
 80031a4:	48000400 	.word	0x48000400

080031a8 <version_init>:
 */


#include "version.h"

void version_init(FwVersion* version){
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	version->version[0] = HW_VERSION;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]
	version->version[1] = SW_MAJOR_VERSION;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	705a      	strb	r2, [r3, #1]
	version->version[2] = SW_MINOR_VERSION;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	709a      	strb	r2, [r3, #2]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
	...

080031d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031d0:	480d      	ldr	r0, [pc, #52]	; (8003208 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031d2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031d4:	480d      	ldr	r0, [pc, #52]	; (800320c <LoopForever+0x6>)
  ldr r1, =_edata
 80031d6:	490e      	ldr	r1, [pc, #56]	; (8003210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031d8:	4a0e      	ldr	r2, [pc, #56]	; (8003214 <LoopForever+0xe>)
  movs r3, #0
 80031da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80031dc:	e002      	b.n	80031e4 <LoopCopyDataInit>

080031de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031e2:	3304      	adds	r3, #4

080031e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031e8:	d3f9      	bcc.n	80031de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ea:	4a0b      	ldr	r2, [pc, #44]	; (8003218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031ec:	4c0b      	ldr	r4, [pc, #44]	; (800321c <LoopForever+0x16>)
  movs r3, #0
 80031ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f0:	e001      	b.n	80031f6 <LoopFillZerobss>

080031f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f4:	3204      	adds	r2, #4

080031f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031f8:	d3fb      	bcc.n	80031f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031fa:	f7ff fea7 	bl	8002f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031fe:	f006 fa03 	bl	8009608 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003202:	f7ff fcf9 	bl	8002bf8 <main>

08003206 <LoopForever>:

LoopForever:
    b LoopForever
 8003206:	e7fe      	b.n	8003206 <LoopForever>
  ldr   r0, =_estack
 8003208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800320c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003210:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8003214:	080096e8 	.word	0x080096e8
  ldr r2, =_sbss
 8003218:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800321c:	20000614 	.word	0x20000614

08003220 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003220:	e7fe      	b.n	8003220 <ADC1_2_IRQHandler>

08003222 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	b082      	sub	sp, #8
 8003226:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003228:	2300      	movs	r3, #0
 800322a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800322c:	2003      	movs	r0, #3
 800322e:	f001 fb67 	bl	8004900 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003232:	200f      	movs	r0, #15
 8003234:	f000 f80e 	bl	8003254 <HAL_InitTick>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	71fb      	strb	r3, [r7, #7]
 8003242:	e001      	b.n	8003248 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003244:	f7ff fde0 	bl	8002e08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003248:	79fb      	ldrb	r3, [r7, #7]

}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003260:	4b16      	ldr	r3, [pc, #88]	; (80032bc <HAL_InitTick+0x68>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d022      	beq.n	80032ae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003268:	4b15      	ldr	r3, [pc, #84]	; (80032c0 <HAL_InitTick+0x6c>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	4b13      	ldr	r3, [pc, #76]	; (80032bc <HAL_InitTick+0x68>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003274:	fbb1 f3f3 	udiv	r3, r1, r3
 8003278:	fbb2 f3f3 	udiv	r3, r2, r3
 800327c:	4618      	mov	r0, r3
 800327e:	f001 fb72 	bl	8004966 <HAL_SYSTICK_Config>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10f      	bne.n	80032a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b0f      	cmp	r3, #15
 800328c:	d809      	bhi.n	80032a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800328e:	2200      	movs	r2, #0
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003296:	f001 fb3e 	bl	8004916 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800329a:	4a0a      	ldr	r2, [pc, #40]	; (80032c4 <HAL_InitTick+0x70>)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	e007      	b.n	80032b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	73fb      	strb	r3, [r7, #15]
 80032a6:	e004      	b.n	80032b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	73fb      	strb	r3, [r7, #15]
 80032ac:	e001      	b.n	80032b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	20000008 	.word	0x20000008
 80032c0:	20000000 	.word	0x20000000
 80032c4:	20000004 	.word	0x20000004

080032c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032cc:	4b05      	ldr	r3, [pc, #20]	; (80032e4 <HAL_IncTick+0x1c>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <HAL_IncTick+0x20>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4413      	add	r3, r2
 80032d6:	4a03      	ldr	r2, [pc, #12]	; (80032e4 <HAL_IncTick+0x1c>)
 80032d8:	6013      	str	r3, [r2, #0]
}
 80032da:	bf00      	nop
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	200004c8 	.word	0x200004c8
 80032e8:	20000008 	.word	0x20000008

080032ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  return uwTick;
 80032f0:	4b03      	ldr	r3, [pc, #12]	; (8003300 <HAL_GetTick+0x14>)
 80032f2:	681b      	ldr	r3, [r3, #0]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	200004c8 	.word	0x200004c8

08003304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b084      	sub	sp, #16
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800330c:	f7ff ffee 	bl	80032ec <HAL_GetTick>
 8003310:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800331c:	d004      	beq.n	8003328 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800331e:	4b09      	ldr	r3, [pc, #36]	; (8003344 <HAL_Delay+0x40>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	4413      	add	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003328:	bf00      	nop
 800332a:	f7ff ffdf 	bl	80032ec <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	68fa      	ldr	r2, [r7, #12]
 8003336:	429a      	cmp	r2, r3
 8003338:	d8f7      	bhi.n	800332a <HAL_Delay+0x26>
  {
  }
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000008 	.word	0x20000008

08003348 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	431a      	orrs	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	609a      	str	r2, [r3, #8]
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
 8003376:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	431a      	orrs	r2, r3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	609a      	str	r2, [r3, #8]
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b087      	sub	sp, #28
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	60f8      	str	r0, [r7, #12]
 80033b8:	60b9      	str	r1, [r7, #8]
 80033ba:	607a      	str	r2, [r7, #4]
 80033bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	3360      	adds	r3, #96	; 0x60
 80033c2:	461a      	mov	r2, r3
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	4413      	add	r3, r2
 80033ca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	4b08      	ldr	r3, [pc, #32]	; (80033f4 <LL_ADC_SetOffset+0x44>)
 80033d2:	4013      	ands	r3, r2
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	4313      	orrs	r3, r2
 80033e0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80033e8:	bf00      	nop
 80033ea:	371c      	adds	r7, #28
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	03fff000 	.word	0x03fff000

080033f8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	3360      	adds	r3, #96	; 0x60
 8003406:	461a      	mov	r2, r3
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	009b      	lsls	r3, r3, #2
 800340c:	4413      	add	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003418:	4618      	mov	r0, r3
 800341a:	3714      	adds	r7, #20
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003424:	b480      	push	{r7}
 8003426:	b087      	sub	sp, #28
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	3360      	adds	r3, #96	; 0x60
 8003434:	461a      	mov	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	431a      	orrs	r2, r3
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800344e:	bf00      	nop
 8003450:	371c      	adds	r7, #28
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr

0800345a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800345a:	b480      	push	{r7}
 800345c:	b087      	sub	sp, #28
 800345e:	af00      	add	r7, sp, #0
 8003460:	60f8      	str	r0, [r7, #12]
 8003462:	60b9      	str	r1, [r7, #8]
 8003464:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	3360      	adds	r3, #96	; 0x60
 800346a:	461a      	mov	r2, r3
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	4413      	add	r3, r2
 8003472:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	431a      	orrs	r2, r3
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003484:	bf00      	nop
 8003486:	371c      	adds	r7, #28
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3360      	adds	r3, #96	; 0x60
 80034a0:	461a      	mov	r2, r3
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	431a      	orrs	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80034ba:	bf00      	nop
 80034bc:	371c      	adds	r7, #28
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr

080034c6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	431a      	orrs	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	615a      	str	r2, [r3, #20]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d101      	bne.n	8003504 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003500:	2301      	movs	r3, #1
 8003502:	e000      	b.n	8003506 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003512:	b480      	push	{r7}
 8003514:	b087      	sub	sp, #28
 8003516:	af00      	add	r7, sp, #0
 8003518:	60f8      	str	r0, [r7, #12]
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	3330      	adds	r3, #48	; 0x30
 8003522:	461a      	mov	r2, r3
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	0a1b      	lsrs	r3, r3, #8
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	f003 030c 	and.w	r3, r3, #12
 800352e:	4413      	add	r3, r2
 8003530:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	f003 031f 	and.w	r3, r3, #31
 800353c:	211f      	movs	r1, #31
 800353e:	fa01 f303 	lsl.w	r3, r1, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	401a      	ands	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	0e9b      	lsrs	r3, r3, #26
 800354a:	f003 011f 	and.w	r1, r3, #31
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	f003 031f 	and.w	r3, r3, #31
 8003554:	fa01 f303 	lsl.w	r3, r1, r3
 8003558:	431a      	orrs	r2, r3
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800355e:	bf00      	nop
 8003560:	371c      	adds	r7, #28
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800356a:	b480      	push	{r7}
 800356c:	b087      	sub	sp, #28
 800356e:	af00      	add	r7, sp, #0
 8003570:	60f8      	str	r0, [r7, #12]
 8003572:	60b9      	str	r1, [r7, #8]
 8003574:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	3314      	adds	r3, #20
 800357a:	461a      	mov	r2, r3
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	0e5b      	lsrs	r3, r3, #25
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	f003 0304 	and.w	r3, r3, #4
 8003586:	4413      	add	r3, r2
 8003588:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	0d1b      	lsrs	r3, r3, #20
 8003592:	f003 031f 	and.w	r3, r3, #31
 8003596:	2107      	movs	r1, #7
 8003598:	fa01 f303 	lsl.w	r3, r1, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	401a      	ands	r2, r3
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	0d1b      	lsrs	r3, r3, #20
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	431a      	orrs	r2, r3
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80035b4:	bf00      	nop
 80035b6:	371c      	adds	r7, #28
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr

080035c0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a0f      	ldr	r2, [pc, #60]	; (800360c <LL_ADC_SetChannelSingleDiff+0x4c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d10a      	bne.n	80035ea <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035e0:	431a      	orrs	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 80035e8:	e00a      	b.n	8003600 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035f6:	43db      	mvns	r3, r3
 80035f8:	401a      	ands	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003600:	bf00      	nop
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr
 800360c:	407f0000 	.word	0x407f0000

08003610 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 031f 	and.w	r3, r3, #31
}
 8003620:	4618      	mov	r0, r3
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800363c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6093      	str	r3, [r2, #8]
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003660:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003664:	d101      	bne.n	800366a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003666:	2301      	movs	r3, #1
 8003668:	e000      	b.n	800366c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003688:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800368c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036b4:	d101      	bne.n	80036ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036dc:	f043 0201 	orr.w	r2, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b083      	sub	sp, #12
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d101      	bne.n	8003708 <LL_ADC_IsEnabled+0x18>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <LL_ADC_IsEnabled+0x1a>
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003726:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800372a:	f043 0204 	orr.w	r2, r3, #4
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 0304 	and.w	r3, r3, #4
 800374e:	2b04      	cmp	r3, #4
 8003750:	d101      	bne.n	8003756 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 0308 	and.w	r3, r3, #8
 8003774:	2b08      	cmp	r3, #8
 8003776:	d101      	bne.n	800377c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003778:	2301      	movs	r3, #1
 800377a:	e000      	b.n	800377e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
	...

0800378c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800378c:	b590      	push	{r4, r7, lr}
 800378e:	b089      	sub	sp, #36	; 0x24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003794:	2300      	movs	r3, #0
 8003796:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003798:	2300      	movs	r3, #0
 800379a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e1af      	b.n	8003b06 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d109      	bne.n	80037c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7fd f8bd 	bl	8000934 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff ff3f 	bl	8003650 <LL_ADC_IsDeepPowerDownEnabled>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d004      	beq.n	80037e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff ff25 	bl	800362c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff ff5a 	bl	80036a0 <LL_ADC_IsInternalRegulatorEnabled>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d115      	bne.n	800381e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f7ff ff3e 	bl	8003678 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037fc:	4b9f      	ldr	r3, [pc, #636]	; (8003a7c <HAL_ADC_Init+0x2f0>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	099b      	lsrs	r3, r3, #6
 8003802:	4a9f      	ldr	r2, [pc, #636]	; (8003a80 <HAL_ADC_Init+0x2f4>)
 8003804:	fba2 2303 	umull	r2, r3, r2, r3
 8003808:	099b      	lsrs	r3, r3, #6
 800380a:	3301      	adds	r3, #1
 800380c:	005b      	lsls	r3, r3, #1
 800380e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003810:	e002      	b.n	8003818 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	3b01      	subs	r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d1f9      	bne.n	8003812 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f7ff ff3c 	bl	80036a0 <LL_ADC_IsInternalRegulatorEnabled>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10d      	bne.n	800384a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003832:	f043 0210 	orr.w	r2, r3, #16
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800383e:	f043 0201 	orr.w	r2, r3, #1
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff ff75 	bl	800373e <LL_ADC_REG_IsConversionOngoing>
 8003854:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800385a:	f003 0310 	and.w	r3, r3, #16
 800385e:	2b00      	cmp	r3, #0
 8003860:	f040 8148 	bne.w	8003af4 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	2b00      	cmp	r3, #0
 8003868:	f040 8144 	bne.w	8003af4 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003870:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003874:	f043 0202 	orr.w	r2, r3, #2
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff ff35 	bl	80036f0 <LL_ADC_IsEnabled>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d141      	bne.n	8003910 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003894:	d004      	beq.n	80038a0 <HAL_ADC_Init+0x114>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a7a      	ldr	r2, [pc, #488]	; (8003a84 <HAL_ADC_Init+0x2f8>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d10f      	bne.n	80038c0 <HAL_ADC_Init+0x134>
 80038a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80038a4:	f7ff ff24 	bl	80036f0 <LL_ADC_IsEnabled>
 80038a8:	4604      	mov	r4, r0
 80038aa:	4876      	ldr	r0, [pc, #472]	; (8003a84 <HAL_ADC_Init+0x2f8>)
 80038ac:	f7ff ff20 	bl	80036f0 <LL_ADC_IsEnabled>
 80038b0:	4603      	mov	r3, r0
 80038b2:	4323      	orrs	r3, r4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf0c      	ite	eq
 80038b8:	2301      	moveq	r3, #1
 80038ba:	2300      	movne	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	e012      	b.n	80038e6 <HAL_ADC_Init+0x15a>
 80038c0:	4871      	ldr	r0, [pc, #452]	; (8003a88 <HAL_ADC_Init+0x2fc>)
 80038c2:	f7ff ff15 	bl	80036f0 <LL_ADC_IsEnabled>
 80038c6:	4604      	mov	r4, r0
 80038c8:	4870      	ldr	r0, [pc, #448]	; (8003a8c <HAL_ADC_Init+0x300>)
 80038ca:	f7ff ff11 	bl	80036f0 <LL_ADC_IsEnabled>
 80038ce:	4603      	mov	r3, r0
 80038d0:	431c      	orrs	r4, r3
 80038d2:	486f      	ldr	r0, [pc, #444]	; (8003a90 <HAL_ADC_Init+0x304>)
 80038d4:	f7ff ff0c 	bl	80036f0 <LL_ADC_IsEnabled>
 80038d8:	4603      	mov	r3, r0
 80038da:	4323      	orrs	r3, r4
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bf0c      	ite	eq
 80038e0:	2301      	moveq	r3, #1
 80038e2:	2300      	movne	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d012      	beq.n	8003910 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038f2:	d004      	beq.n	80038fe <HAL_ADC_Init+0x172>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a62      	ldr	r2, [pc, #392]	; (8003a84 <HAL_ADC_Init+0x2f8>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d101      	bne.n	8003902 <HAL_ADC_Init+0x176>
 80038fe:	4a65      	ldr	r2, [pc, #404]	; (8003a94 <HAL_ADC_Init+0x308>)
 8003900:	e000      	b.n	8003904 <HAL_ADC_Init+0x178>
 8003902:	4a65      	ldr	r2, [pc, #404]	; (8003a98 <HAL_ADC_Init+0x30c>)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	4619      	mov	r1, r3
 800390a:	4610      	mov	r0, r2
 800390c:	f7ff fd1c 	bl	8003348 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	7f5b      	ldrb	r3, [r3, #29]
 8003914:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800391a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003920:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003926:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800392e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003930:	4313      	orrs	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800393a:	2b01      	cmp	r3, #1
 800393c:	d106      	bne.n	800394c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003942:	3b01      	subs	r3, #1
 8003944:	045b      	lsls	r3, r3, #17
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	4313      	orrs	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d009      	beq.n	8003968 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003958:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003960:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	4b4b      	ldr	r3, [pc, #300]	; (8003a9c <HAL_ADC_Init+0x310>)
 8003970:	4013      	ands	r3, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	69b9      	ldr	r1, [r7, #24]
 8003978:	430b      	orrs	r3, r1
 800397a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff fed1 	bl	800373e <LL_ADC_REG_IsConversionOngoing>
 800399c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7ff fede 	bl	8003764 <LL_ADC_INJ_IsConversionOngoing>
 80039a8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d17f      	bne.n	8003ab0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d17c      	bne.n	8003ab0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80039ba:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039c2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80039c4:	4313      	orrs	r3, r2
 80039c6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039d2:	f023 0302 	bic.w	r3, r3, #2
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	6812      	ldr	r2, [r2, #0]
 80039da:	69b9      	ldr	r1, [r7, #24]
 80039dc:	430b      	orrs	r3, r1
 80039de:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	691b      	ldr	r3, [r3, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d017      	beq.n	8003a18 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	691a      	ldr	r2, [r3, #16]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80039f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003a00:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a04:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6911      	ldr	r1, [r2, #16]
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6812      	ldr	r2, [r2, #0]
 8003a10:	430b      	orrs	r3, r1
 8003a12:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003a16:	e013      	b.n	8003a40 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	691a      	ldr	r2, [r3, #16]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a26:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a3c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d12a      	bne.n	8003aa0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003a54:	f023 0304 	bic.w	r3, r3, #4
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003a60:	4311      	orrs	r1, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003a66:	4311      	orrs	r1, r2
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f042 0201 	orr.w	r2, r2, #1
 8003a78:	611a      	str	r2, [r3, #16]
 8003a7a:	e019      	b.n	8003ab0 <HAL_ADC_Init+0x324>
 8003a7c:	20000000 	.word	0x20000000
 8003a80:	053e2d63 	.word	0x053e2d63
 8003a84:	50000100 	.word	0x50000100
 8003a88:	50000400 	.word	0x50000400
 8003a8c:	50000500 	.word	0x50000500
 8003a90:	50000600 	.word	0x50000600
 8003a94:	50000300 	.word	0x50000300
 8003a98:	50000700 	.word	0x50000700
 8003a9c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	691a      	ldr	r2, [r3, #16]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0201 	bic.w	r2, r2, #1
 8003aae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d10c      	bne.n	8003ad2 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	f023 010f 	bic.w	r1, r3, #15
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6a1b      	ldr	r3, [r3, #32]
 8003ac6:	1e5a      	subs	r2, r3, #1
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	430a      	orrs	r2, r1
 8003ace:	631a      	str	r2, [r3, #48]	; 0x30
 8003ad0:	e007      	b.n	8003ae2 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 020f 	bic.w	r2, r2, #15
 8003ae0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae6:	f023 0303 	bic.w	r3, r3, #3
 8003aea:	f043 0201 	orr.w	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	65da      	str	r2, [r3, #92]	; 0x5c
 8003af2:	e007      	b.n	8003b04 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	f043 0210 	orr.w	r2, r3, #16
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b04:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3724      	adds	r7, #36	; 0x24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd90      	pop	{r4, r7, pc}
 8003b0e:	bf00      	nop

08003b10 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b086      	sub	sp, #24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b24:	d004      	beq.n	8003b30 <HAL_ADC_Start_DMA+0x20>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a5a      	ldr	r2, [pc, #360]	; (8003c94 <HAL_ADC_Start_DMA+0x184>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d101      	bne.n	8003b34 <HAL_ADC_Start_DMA+0x24>
 8003b30:	4b59      	ldr	r3, [pc, #356]	; (8003c98 <HAL_ADC_Start_DMA+0x188>)
 8003b32:	e000      	b.n	8003b36 <HAL_ADC_Start_DMA+0x26>
 8003b34:	4b59      	ldr	r3, [pc, #356]	; (8003c9c <HAL_ADC_Start_DMA+0x18c>)
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fd6a 	bl	8003610 <LL_ADC_GetMultimode>
 8003b3c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f7ff fdfb 	bl	800373e <LL_ADC_REG_IsConversionOngoing>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	f040 809b 	bne.w	8003c86 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_ADC_Start_DMA+0x4e>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e096      	b.n	8003c8c <HAL_ADC_Start_DMA+0x17c>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a4d      	ldr	r2, [pc, #308]	; (8003ca0 <HAL_ADC_Start_DMA+0x190>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d008      	beq.n	8003b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d005      	beq.n	8003b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	2b05      	cmp	r3, #5
 8003b7a:	d002      	beq.n	8003b82 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	2b09      	cmp	r3, #9
 8003b80:	d17a      	bne.n	8003c78 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 fcf6 	bl	8004574 <ADC_Enable>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003b8c:	7dfb      	ldrb	r3, [r7, #23]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d16d      	bne.n	8003c6e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b9a:	f023 0301 	bic.w	r3, r3, #1
 8003b9e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a3a      	ldr	r2, [pc, #232]	; (8003c94 <HAL_ADC_Start_DMA+0x184>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d009      	beq.n	8003bc4 <HAL_ADC_Start_DMA+0xb4>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a3b      	ldr	r2, [pc, #236]	; (8003ca4 <HAL_ADC_Start_DMA+0x194>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d002      	beq.n	8003bc0 <HAL_ADC_Start_DMA+0xb0>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	e003      	b.n	8003bc8 <HAL_ADC_Start_DMA+0xb8>
 8003bc0:	4b39      	ldr	r3, [pc, #228]	; (8003ca8 <HAL_ADC_Start_DMA+0x198>)
 8003bc2:	e001      	b.n	8003bc8 <HAL_ADC_Start_DMA+0xb8>
 8003bc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d002      	beq.n	8003bd6 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d105      	bne.n	8003be2 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bda:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003be6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d006      	beq.n	8003bfc <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bf2:	f023 0206 	bic.w	r2, r3, #6
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	661a      	str	r2, [r3, #96]	; 0x60
 8003bfa:	e002      	b.n	8003c02 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c06:	4a29      	ldr	r2, [pc, #164]	; (8003cac <HAL_ADC_Start_DMA+0x19c>)
 8003c08:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0e:	4a28      	ldr	r2, [pc, #160]	; (8003cb0 <HAL_ADC_Start_DMA+0x1a0>)
 8003c10:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c16:	4a27      	ldr	r2, [pc, #156]	; (8003cb4 <HAL_ADC_Start_DMA+0x1a4>)
 8003c18:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	221c      	movs	r2, #28
 8003c20:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	685a      	ldr	r2, [r3, #4]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f042 0210 	orr.w	r2, r2, #16
 8003c38:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68da      	ldr	r2, [r3, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0201 	orr.w	r2, r2, #1
 8003c48:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	3340      	adds	r3, #64	; 0x40
 8003c54:	4619      	mov	r1, r3
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f000 ff39 	bl	8004ad0 <HAL_DMA_Start_IT>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f7ff fd55 	bl	8003716 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003c6c:	e00d      	b.n	8003c8a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003c76:	e008      	b.n	8003c8a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003c84:	e001      	b.n	8003c8a <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c86:	2302      	movs	r3, #2
 8003c88:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	50000100 	.word	0x50000100
 8003c98:	50000300 	.word	0x50000300
 8003c9c:	50000700 	.word	0x50000700
 8003ca0:	50000600 	.word	0x50000600
 8003ca4:	50000500 	.word	0x50000500
 8003ca8:	50000400 	.word	0x50000400
 8003cac:	08004639 	.word	0x08004639
 8003cb0:	08004711 	.word	0x08004711
 8003cb4:	0800472d 	.word	0x0800472d

08003cb8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b0b6      	sub	sp, #216	; 0xd8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d102      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x24>
 8003d12:	2302      	movs	r3, #2
 8003d14:	f000 bc13 	b.w	800453e <HAL_ADC_ConfigChannel+0x84a>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7ff fd0a 	bl	800373e <LL_ADC_REG_IsConversionOngoing>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f040 83f3 	bne.w	8004518 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	6859      	ldr	r1, [r3, #4]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	461a      	mov	r2, r3
 8003d40:	f7ff fbe7 	bl	8003512 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7ff fcf8 	bl	800373e <LL_ADC_REG_IsConversionOngoing>
 8003d4e:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7ff fd04 	bl	8003764 <LL_ADC_INJ_IsConversionOngoing>
 8003d5c:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d60:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f040 81d9 	bne.w	800411c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d6a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	f040 81d4 	bne.w	800411c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d7c:	d10f      	bne.n	8003d9e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6818      	ldr	r0, [r3, #0]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2200      	movs	r2, #0
 8003d88:	4619      	mov	r1, r3
 8003d8a:	f7ff fbee 	bl	800356a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7ff fb95 	bl	80034c6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003d9c:	e00e      	b.n	8003dbc <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6818      	ldr	r0, [r3, #0]
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	6819      	ldr	r1, [r3, #0]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	461a      	mov	r2, r3
 8003dac:	f7ff fbdd 	bl	800356a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	2100      	movs	r1, #0
 8003db6:	4618      	mov	r0, r3
 8003db8:	f7ff fb85 	bl	80034c6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	695a      	ldr	r2, [r3, #20]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	08db      	lsrs	r3, r3, #3
 8003dc8:	f003 0303 	and.w	r3, r3, #3
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d022      	beq.n	8003e24 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	6919      	ldr	r1, [r3, #16]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003dee:	f7ff fadf 	bl	80033b0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6818      	ldr	r0, [r3, #0]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	6919      	ldr	r1, [r3, #16]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	f7ff fb2b 	bl	800345a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6818      	ldr	r0, [r3, #0]
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	6919      	ldr	r1, [r3, #16]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	7f1b      	ldrb	r3, [r3, #28]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d102      	bne.n	8003e1a <HAL_ADC_ConfigChannel+0x126>
 8003e14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e18:	e000      	b.n	8003e1c <HAL_ADC_ConfigChannel+0x128>
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	f7ff fb37 	bl	8003490 <LL_ADC_SetOffsetSaturation>
 8003e22:	e17b      	b.n	800411c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2100      	movs	r1, #0
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7ff fae4 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003e30:	4603      	mov	r3, r0
 8003e32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10a      	bne.n	8003e50 <HAL_ADC_ConfigChannel+0x15c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fad9 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003e46:	4603      	mov	r3, r0
 8003e48:	0e9b      	lsrs	r3, r3, #26
 8003e4a:	f003 021f 	and.w	r2, r3, #31
 8003e4e:	e01e      	b.n	8003e8e <HAL_ADC_ConfigChannel+0x19a>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2100      	movs	r1, #0
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff face 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003e66:	fa93 f3a3 	rbit	r3, r3
 8003e6a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003e6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003e72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003e76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003e7e:	2320      	movs	r3, #32
 8003e80:	e004      	b.n	8003e8c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003e82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003e86:	fab3 f383 	clz	r3, r3
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d105      	bne.n	8003ea6 <HAL_ADC_ConfigChannel+0x1b2>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	0e9b      	lsrs	r3, r3, #26
 8003ea0:	f003 031f 	and.w	r3, r3, #31
 8003ea4:	e018      	b.n	8003ed8 <HAL_ADC_ConfigChannel+0x1e4>
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003eb2:	fa93 f3a3 	rbit	r3, r3
 8003eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003eba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ebe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003ec2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d101      	bne.n	8003ece <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003eca:	2320      	movs	r3, #32
 8003ecc:	e004      	b.n	8003ed8 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003ece:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ed2:	fab3 f383 	clz	r3, r3
 8003ed6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d106      	bne.n	8003eea <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fa9d 	bl	8003424 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2101      	movs	r1, #1
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff fa81 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d10a      	bne.n	8003f16 <HAL_ADC_ConfigChannel+0x222>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2101      	movs	r1, #1
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fa76 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	0e9b      	lsrs	r3, r3, #26
 8003f10:	f003 021f 	and.w	r2, r3, #31
 8003f14:	e01e      	b.n	8003f54 <HAL_ADC_ConfigChannel+0x260>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7ff fa6b 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003f22:	4603      	mov	r3, r0
 8003f24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003f2c:	fa93 f3a3 	rbit	r3, r3
 8003f30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003f34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003f38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003f3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003f44:	2320      	movs	r3, #32
 8003f46:	e004      	b.n	8003f52 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003f48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f4c:	fab3 f383 	clz	r3, r3
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d105      	bne.n	8003f6c <HAL_ADC_ConfigChannel+0x278>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	0e9b      	lsrs	r3, r3, #26
 8003f66:	f003 031f 	and.w	r3, r3, #31
 8003f6a:	e018      	b.n	8003f9e <HAL_ADC_ConfigChannel+0x2aa>
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003f78:	fa93 f3a3 	rbit	r3, r3
 8003f7c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003f80:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003f84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003f88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003f90:	2320      	movs	r3, #32
 8003f92:	e004      	b.n	8003f9e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003f94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003f98:	fab3 f383 	clz	r3, r3
 8003f9c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d106      	bne.n	8003fb0 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	2101      	movs	r1, #1
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff fa3a 	bl	8003424 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2102      	movs	r1, #2
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff fa1e 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d10a      	bne.n	8003fdc <HAL_ADC_ConfigChannel+0x2e8>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2102      	movs	r1, #2
 8003fcc:	4618      	mov	r0, r3
 8003fce:	f7ff fa13 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	0e9b      	lsrs	r3, r3, #26
 8003fd6:	f003 021f 	and.w	r2, r3, #31
 8003fda:	e01e      	b.n	800401a <HAL_ADC_ConfigChannel+0x326>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2102      	movs	r1, #2
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7ff fa08 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ff2:	fa93 f3a3 	rbit	r3, r3
 8003ff6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003ffa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ffe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004002:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800400a:	2320      	movs	r3, #32
 800400c:	e004      	b.n	8004018 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800400e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004012:	fab3 f383 	clz	r3, r3
 8004016:	b2db      	uxtb	r3, r3
 8004018:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004022:	2b00      	cmp	r3, #0
 8004024:	d105      	bne.n	8004032 <HAL_ADC_ConfigChannel+0x33e>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	0e9b      	lsrs	r3, r3, #26
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	e016      	b.n	8004060 <HAL_ADC_ConfigChannel+0x36c>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800403e:	fa93 f3a3 	rbit	r3, r3
 8004042:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004044:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004046:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800404a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004052:	2320      	movs	r3, #32
 8004054:	e004      	b.n	8004060 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004056:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800405a:	fab3 f383 	clz	r3, r3
 800405e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004060:	429a      	cmp	r2, r3
 8004062:	d106      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2200      	movs	r2, #0
 800406a:	2102      	movs	r1, #2
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff f9d9 	bl	8003424 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2103      	movs	r1, #3
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff f9bd 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 800407e:	4603      	mov	r3, r0
 8004080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10a      	bne.n	800409e <HAL_ADC_ConfigChannel+0x3aa>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2103      	movs	r1, #3
 800408e:	4618      	mov	r0, r3
 8004090:	f7ff f9b2 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 8004094:	4603      	mov	r3, r0
 8004096:	0e9b      	lsrs	r3, r3, #26
 8004098:	f003 021f 	and.w	r2, r3, #31
 800409c:	e017      	b.n	80040ce <HAL_ADC_ConfigChannel+0x3da>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2103      	movs	r1, #3
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7ff f9a7 	bl	80033f8 <LL_ADC_GetOffsetChannel>
 80040aa:	4603      	mov	r3, r0
 80040ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040b0:	fa93 f3a3 	rbit	r3, r3
 80040b4:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80040b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80040b8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80040ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d101      	bne.n	80040c4 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80040c0:	2320      	movs	r3, #32
 80040c2:	e003      	b.n	80040cc <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80040c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040c6:	fab3 f383 	clz	r3, r3
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d105      	bne.n	80040e6 <HAL_ADC_ConfigChannel+0x3f2>
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	0e9b      	lsrs	r3, r3, #26
 80040e0:	f003 031f 	and.w	r3, r3, #31
 80040e4:	e011      	b.n	800410a <HAL_ADC_ConfigChannel+0x416>
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80040ee:	fa93 f3a3 	rbit	r3, r3
 80040f2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80040f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80040f6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80040f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80040fe:	2320      	movs	r3, #32
 8004100:	e003      	b.n	800410a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004104:	fab3 f383 	clz	r3, r3
 8004108:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800410a:	429a      	cmp	r2, r3
 800410c:	d106      	bne.n	800411c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2200      	movs	r2, #0
 8004114:	2103      	movs	r1, #3
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff f984 	bl	8003424 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4618      	mov	r0, r3
 8004122:	f7ff fae5 	bl	80036f0 <LL_ADC_IsEnabled>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	f040 813d 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6818      	ldr	r0, [r3, #0]
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	6819      	ldr	r1, [r3, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	461a      	mov	r2, r3
 800413c:	f7ff fa40 	bl	80035c0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	4aa2      	ldr	r2, [pc, #648]	; (80043d0 <HAL_ADC_ConfigChannel+0x6dc>)
 8004146:	4293      	cmp	r3, r2
 8004148:	f040 812e 	bne.w	80043a8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004158:	2b00      	cmp	r3, #0
 800415a:	d10b      	bne.n	8004174 <HAL_ADC_ConfigChannel+0x480>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	0e9b      	lsrs	r3, r3, #26
 8004162:	3301      	adds	r3, #1
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2b09      	cmp	r3, #9
 800416a:	bf94      	ite	ls
 800416c:	2301      	movls	r3, #1
 800416e:	2300      	movhi	r3, #0
 8004170:	b2db      	uxtb	r3, r3
 8004172:	e019      	b.n	80041a8 <HAL_ADC_ConfigChannel+0x4b4>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800417a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800417c:	fa93 f3a3 	rbit	r3, r3
 8004180:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004184:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800418c:	2320      	movs	r3, #32
 800418e:	e003      	b.n	8004198 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004190:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004192:	fab3 f383 	clz	r3, r3
 8004196:	b2db      	uxtb	r3, r3
 8004198:	3301      	adds	r3, #1
 800419a:	f003 031f 	and.w	r3, r3, #31
 800419e:	2b09      	cmp	r3, #9
 80041a0:	bf94      	ite	ls
 80041a2:	2301      	movls	r3, #1
 80041a4:	2300      	movhi	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d079      	beq.n	80042a0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d107      	bne.n	80041c8 <HAL_ADC_ConfigChannel+0x4d4>
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	0e9b      	lsrs	r3, r3, #26
 80041be:	3301      	adds	r3, #1
 80041c0:	069b      	lsls	r3, r3, #26
 80041c2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041c6:	e015      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x500>
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80041d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041d8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80041da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d101      	bne.n	80041e4 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80041e0:	2320      	movs	r3, #32
 80041e2:	e003      	b.n	80041ec <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 80041e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	3301      	adds	r3, #1
 80041ee:	069b      	lsls	r3, r3, #26
 80041f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d109      	bne.n	8004214 <HAL_ADC_ConfigChannel+0x520>
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	0e9b      	lsrs	r3, r3, #26
 8004206:	3301      	adds	r3, #1
 8004208:	f003 031f 	and.w	r3, r3, #31
 800420c:	2101      	movs	r1, #1
 800420e:	fa01 f303 	lsl.w	r3, r1, r3
 8004212:	e017      	b.n	8004244 <HAL_ADC_ConfigChannel+0x550>
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800421c:	fa93 f3a3 	rbit	r3, r3
 8004220:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004222:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004224:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800422c:	2320      	movs	r3, #32
 800422e:	e003      	b.n	8004238 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004230:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004232:	fab3 f383 	clz	r3, r3
 8004236:	b2db      	uxtb	r3, r3
 8004238:	3301      	adds	r3, #1
 800423a:	f003 031f 	and.w	r3, r3, #31
 800423e:	2101      	movs	r1, #1
 8004240:	fa01 f303 	lsl.w	r3, r1, r3
 8004244:	ea42 0103 	orr.w	r1, r2, r3
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10a      	bne.n	800426a <HAL_ADC_ConfigChannel+0x576>
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	0e9b      	lsrs	r3, r3, #26
 800425a:	3301      	adds	r3, #1
 800425c:	f003 021f 	and.w	r2, r3, #31
 8004260:	4613      	mov	r3, r2
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	4413      	add	r3, r2
 8004266:	051b      	lsls	r3, r3, #20
 8004268:	e018      	b.n	800429c <HAL_ADC_ConfigChannel+0x5a8>
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004272:	fa93 f3a3 	rbit	r3, r3
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004278:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800427a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800427c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800427e:	2b00      	cmp	r3, #0
 8004280:	d101      	bne.n	8004286 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004282:	2320      	movs	r3, #32
 8004284:	e003      	b.n	800428e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004288:	fab3 f383 	clz	r3, r3
 800428c:	b2db      	uxtb	r3, r3
 800428e:	3301      	adds	r3, #1
 8004290:	f003 021f 	and.w	r2, r3, #31
 8004294:	4613      	mov	r3, r2
 8004296:	005b      	lsls	r3, r3, #1
 8004298:	4413      	add	r3, r2
 800429a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800429c:	430b      	orrs	r3, r1
 800429e:	e07e      	b.n	800439e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d107      	bne.n	80042bc <HAL_ADC_ConfigChannel+0x5c8>
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	0e9b      	lsrs	r3, r3, #26
 80042b2:	3301      	adds	r3, #1
 80042b4:	069b      	lsls	r3, r3, #26
 80042b6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042ba:	e015      	b.n	80042e8 <HAL_ADC_ConfigChannel+0x5f4>
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c4:	fa93 f3a3 	rbit	r3, r3
 80042c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80042ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80042d4:	2320      	movs	r3, #32
 80042d6:	e003      	b.n	80042e0 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80042d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042da:	fab3 f383 	clz	r3, r3
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	3301      	adds	r3, #1
 80042e2:	069b      	lsls	r3, r3, #26
 80042e4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d109      	bne.n	8004308 <HAL_ADC_ConfigChannel+0x614>
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	0e9b      	lsrs	r3, r3, #26
 80042fa:	3301      	adds	r3, #1
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	2101      	movs	r1, #1
 8004302:	fa01 f303 	lsl.w	r3, r1, r3
 8004306:	e017      	b.n	8004338 <HAL_ADC_ConfigChannel+0x644>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800430e:	6a3b      	ldr	r3, [r7, #32]
 8004310:	fa93 f3a3 	rbit	r3, r3
 8004314:	61fb      	str	r3, [r7, #28]
  return result;
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800431a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800431c:	2b00      	cmp	r3, #0
 800431e:	d101      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004320:	2320      	movs	r3, #32
 8004322:	e003      	b.n	800432c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	fab3 f383 	clz	r3, r3
 800432a:	b2db      	uxtb	r3, r3
 800432c:	3301      	adds	r3, #1
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	2101      	movs	r1, #1
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	ea42 0103 	orr.w	r1, r2, r3
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10d      	bne.n	8004364 <HAL_ADC_ConfigChannel+0x670>
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	0e9b      	lsrs	r3, r3, #26
 800434e:	3301      	adds	r3, #1
 8004350:	f003 021f 	and.w	r2, r3, #31
 8004354:	4613      	mov	r3, r2
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	4413      	add	r3, r2
 800435a:	3b1e      	subs	r3, #30
 800435c:	051b      	lsls	r3, r3, #20
 800435e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004362:	e01b      	b.n	800439c <HAL_ADC_ConfigChannel+0x6a8>
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	fa93 f3a3 	rbit	r3, r3
 8004370:	613b      	str	r3, [r7, #16]
  return result;
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004376:	69bb      	ldr	r3, [r7, #24]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d101      	bne.n	8004380 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800437c:	2320      	movs	r3, #32
 800437e:	e003      	b.n	8004388 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	fab3 f383 	clz	r3, r3
 8004386:	b2db      	uxtb	r3, r3
 8004388:	3301      	adds	r3, #1
 800438a:	f003 021f 	and.w	r2, r3, #31
 800438e:	4613      	mov	r3, r2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	4413      	add	r3, r2
 8004394:	3b1e      	subs	r3, #30
 8004396:	051b      	lsls	r3, r3, #20
 8004398:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800439c:	430b      	orrs	r3, r1
 800439e:	683a      	ldr	r2, [r7, #0]
 80043a0:	6892      	ldr	r2, [r2, #8]
 80043a2:	4619      	mov	r1, r3
 80043a4:	f7ff f8e1 	bl	800356a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <HAL_ADC_ConfigChannel+0x6e0>)
 80043ae:	4013      	ands	r3, r2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 80be 	beq.w	8004532 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043be:	d004      	beq.n	80043ca <HAL_ADC_ConfigChannel+0x6d6>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a04      	ldr	r2, [pc, #16]	; (80043d8 <HAL_ADC_ConfigChannel+0x6e4>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d10a      	bne.n	80043e0 <HAL_ADC_ConfigChannel+0x6ec>
 80043ca:	4b04      	ldr	r3, [pc, #16]	; (80043dc <HAL_ADC_ConfigChannel+0x6e8>)
 80043cc:	e009      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x6ee>
 80043ce:	bf00      	nop
 80043d0:	407f0000 	.word	0x407f0000
 80043d4:	80080000 	.word	0x80080000
 80043d8:	50000100 	.word	0x50000100
 80043dc:	50000300 	.word	0x50000300
 80043e0:	4b59      	ldr	r3, [pc, #356]	; (8004548 <HAL_ADC_ConfigChannel+0x854>)
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7fe ffd6 	bl	8003394 <LL_ADC_GetCommonPathInternalCh>
 80043e8:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a56      	ldr	r2, [pc, #344]	; (800454c <HAL_ADC_ConfigChannel+0x858>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d004      	beq.n	8004400 <HAL_ADC_ConfigChannel+0x70c>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a55      	ldr	r2, [pc, #340]	; (8004550 <HAL_ADC_ConfigChannel+0x85c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d13a      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004404:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d134      	bne.n	8004476 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004414:	d005      	beq.n	8004422 <HAL_ADC_ConfigChannel+0x72e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a4e      	ldr	r2, [pc, #312]	; (8004554 <HAL_ADC_ConfigChannel+0x860>)
 800441c:	4293      	cmp	r3, r2
 800441e:	f040 8085 	bne.w	800452c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800442a:	d004      	beq.n	8004436 <HAL_ADC_ConfigChannel+0x742>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a49      	ldr	r2, [pc, #292]	; (8004558 <HAL_ADC_ConfigChannel+0x864>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d101      	bne.n	800443a <HAL_ADC_ConfigChannel+0x746>
 8004436:	4a49      	ldr	r2, [pc, #292]	; (800455c <HAL_ADC_ConfigChannel+0x868>)
 8004438:	e000      	b.n	800443c <HAL_ADC_ConfigChannel+0x748>
 800443a:	4a43      	ldr	r2, [pc, #268]	; (8004548 <HAL_ADC_ConfigChannel+0x854>)
 800443c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004440:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004444:	4619      	mov	r1, r3
 8004446:	4610      	mov	r0, r2
 8004448:	f7fe ff91 	bl	800336e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800444c:	4b44      	ldr	r3, [pc, #272]	; (8004560 <HAL_ADC_ConfigChannel+0x86c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	099b      	lsrs	r3, r3, #6
 8004452:	4a44      	ldr	r2, [pc, #272]	; (8004564 <HAL_ADC_ConfigChannel+0x870>)
 8004454:	fba2 2303 	umull	r2, r3, r2, r3
 8004458:	099b      	lsrs	r3, r3, #6
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	4613      	mov	r3, r2
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004466:	e002      	b.n	800446e <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	3b01      	subs	r3, #1
 800446c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f9      	bne.n	8004468 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004474:	e05a      	b.n	800452c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a3b      	ldr	r2, [pc, #236]	; (8004568 <HAL_ADC_ConfigChannel+0x874>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d125      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x7d8>
 8004480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004484:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11f      	bne.n	80044cc <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a31      	ldr	r2, [pc, #196]	; (8004558 <HAL_ADC_ConfigChannel+0x864>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d104      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x7ac>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a34      	ldr	r2, [pc, #208]	; (800456c <HAL_ADC_ConfigChannel+0x878>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d047      	beq.n	8004530 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044a8:	d004      	beq.n	80044b4 <HAL_ADC_ConfigChannel+0x7c0>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a2a      	ldr	r2, [pc, #168]	; (8004558 <HAL_ADC_ConfigChannel+0x864>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d101      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x7c4>
 80044b4:	4a29      	ldr	r2, [pc, #164]	; (800455c <HAL_ADC_ConfigChannel+0x868>)
 80044b6:	e000      	b.n	80044ba <HAL_ADC_ConfigChannel+0x7c6>
 80044b8:	4a23      	ldr	r2, [pc, #140]	; (8004548 <HAL_ADC_ConfigChannel+0x854>)
 80044ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044c2:	4619      	mov	r1, r3
 80044c4:	4610      	mov	r0, r2
 80044c6:	f7fe ff52 	bl	800336e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80044ca:	e031      	b.n	8004530 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a27      	ldr	r2, [pc, #156]	; (8004570 <HAL_ADC_ConfigChannel+0x87c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d12d      	bne.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80044d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80044da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d127      	bne.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a1c      	ldr	r2, [pc, #112]	; (8004558 <HAL_ADC_ConfigChannel+0x864>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d022      	beq.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044f4:	d004      	beq.n	8004500 <HAL_ADC_ConfigChannel+0x80c>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a17      	ldr	r2, [pc, #92]	; (8004558 <HAL_ADC_ConfigChannel+0x864>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d101      	bne.n	8004504 <HAL_ADC_ConfigChannel+0x810>
 8004500:	4a16      	ldr	r2, [pc, #88]	; (800455c <HAL_ADC_ConfigChannel+0x868>)
 8004502:	e000      	b.n	8004506 <HAL_ADC_ConfigChannel+0x812>
 8004504:	4a10      	ldr	r2, [pc, #64]	; (8004548 <HAL_ADC_ConfigChannel+0x854>)
 8004506:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800450a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800450e:	4619      	mov	r1, r3
 8004510:	4610      	mov	r0, r2
 8004512:	f7fe ff2c 	bl	800336e <LL_ADC_SetCommonPathInternalCh>
 8004516:	e00c      	b.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800452a:	e002      	b.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800452c:	bf00      	nop
 800452e:	e000      	b.n	8004532 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004530:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800453a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800453e:	4618      	mov	r0, r3
 8004540:	37d8      	adds	r7, #216	; 0xd8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
 8004546:	bf00      	nop
 8004548:	50000700 	.word	0x50000700
 800454c:	c3210000 	.word	0xc3210000
 8004550:	90c00010 	.word	0x90c00010
 8004554:	50000600 	.word	0x50000600
 8004558:	50000100 	.word	0x50000100
 800455c:	50000300 	.word	0x50000300
 8004560:	20000000 	.word	0x20000000
 8004564:	053e2d63 	.word	0x053e2d63
 8004568:	c7520000 	.word	0xc7520000
 800456c:	50000500 	.word	0x50000500
 8004570:	cb840000 	.word	0xcb840000

08004574 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff f8b5 	bl	80036f0 <LL_ADC_IsEnabled>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d14d      	bne.n	8004628 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689a      	ldr	r2, [r3, #8]
 8004592:	4b28      	ldr	r3, [pc, #160]	; (8004634 <ADC_Enable+0xc0>)
 8004594:	4013      	ands	r3, r2
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00d      	beq.n	80045b6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459e:	f043 0210 	orr.w	r2, r3, #16
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045aa:	f043 0201 	orr.w	r2, r3, #1
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e039      	b.n	800462a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7ff f884 	bl	80036c8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045c0:	f7fe fe94 	bl	80032ec <HAL_GetTick>
 80045c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045c6:	e028      	b.n	800461a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff f88f 	bl	80036f0 <LL_ADC_IsEnabled>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d104      	bne.n	80045e2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff f873 	bl	80036c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045e2:	f7fe fe83 	bl	80032ec <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d914      	bls.n	800461a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d00d      	beq.n	800461a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004602:	f043 0210 	orr.w	r2, r3, #16
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800460e:	f043 0201 	orr.w	r2, r3, #1
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e007      	b.n	800462a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0301 	and.w	r3, r3, #1
 8004624:	2b01      	cmp	r3, #1
 8004626:	d1cf      	bne.n	80045c8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	8000003f 	.word	0x8000003f

08004638 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004644:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800464a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800464e:	2b00      	cmp	r3, #0
 8004650:	d14b      	bne.n	80046ea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004656:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 0308 	and.w	r3, r3, #8
 8004668:	2b00      	cmp	r3, #0
 800466a:	d021      	beq.n	80046b0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4618      	mov	r0, r3
 8004672:	f7fe ff3b 	bl	80034ec <LL_ADC_REG_IsTriggerSourceSWStart>
 8004676:	4603      	mov	r3, r0
 8004678:	2b00      	cmp	r3, #0
 800467a:	d032      	beq.n	80046e2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d12b      	bne.n	80046e2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800469a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d11f      	bne.n	80046e2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046a6:	f043 0201 	orr.w	r2, r3, #1
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80046ae:	e018      	b.n	80046e2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d111      	bne.n	80046e2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d105      	bne.n	80046e2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	f043 0201 	orr.w	r2, r3, #1
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f7ff fae8 	bl	8003cb8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80046e8:	e00e      	b.n	8004708 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ee:	f003 0310 	and.w	r3, r3, #16
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d003      	beq.n	80046fe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f7ff faf2 	bl	8003ce0 <HAL_ADC_ErrorCallback>
}
 80046fc:	e004      	b.n	8004708 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	4798      	blx	r3
}
 8004708:	bf00      	nop
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f7ff fad4 	bl	8003ccc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b084      	sub	sp, #16
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004738:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800473e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800474a:	f043 0204 	orr.w	r2, r3, #4
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f7ff fac4 	bl	8003ce0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004758:	bf00      	nop
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004770:	4b0c      	ldr	r3, [pc, #48]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004776:	68ba      	ldr	r2, [r7, #8]
 8004778:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800477c:	4013      	ands	r3, r2
 800477e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004788:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800478c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004790:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004792:	4a04      	ldr	r2, [pc, #16]	; (80047a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	60d3      	str	r3, [r2, #12]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	e000ed00 	.word	0xe000ed00

080047a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047ac:	4b04      	ldr	r3, [pc, #16]	; (80047c0 <__NVIC_GetPriorityGrouping+0x18>)
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	f003 0307 	and.w	r3, r3, #7
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	e000ed00 	.word	0xe000ed00

080047c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	db0b      	blt.n	80047ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	f003 021f 	and.w	r2, r3, #31
 80047dc:	4907      	ldr	r1, [pc, #28]	; (80047fc <__NVIC_EnableIRQ+0x38>)
 80047de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	2001      	movs	r0, #1
 80047e6:	fa00 f202 	lsl.w	r2, r0, r2
 80047ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	e000e100 	.word	0xe000e100

08004800 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	4603      	mov	r3, r0
 8004808:	6039      	str	r1, [r7, #0]
 800480a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800480c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004810:	2b00      	cmp	r3, #0
 8004812:	db0a      	blt.n	800482a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	b2da      	uxtb	r2, r3
 8004818:	490c      	ldr	r1, [pc, #48]	; (800484c <__NVIC_SetPriority+0x4c>)
 800481a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481e:	0112      	lsls	r2, r2, #4
 8004820:	b2d2      	uxtb	r2, r2
 8004822:	440b      	add	r3, r1
 8004824:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004828:	e00a      	b.n	8004840 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	b2da      	uxtb	r2, r3
 800482e:	4908      	ldr	r1, [pc, #32]	; (8004850 <__NVIC_SetPriority+0x50>)
 8004830:	79fb      	ldrb	r3, [r7, #7]
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	3b04      	subs	r3, #4
 8004838:	0112      	lsls	r2, r2, #4
 800483a:	b2d2      	uxtb	r2, r2
 800483c:	440b      	add	r3, r1
 800483e:	761a      	strb	r2, [r3, #24]
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr
 800484c:	e000e100 	.word	0xe000e100
 8004850:	e000ed00 	.word	0xe000ed00

08004854 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004854:	b480      	push	{r7}
 8004856:	b089      	sub	sp, #36	; 0x24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0307 	and.w	r3, r3, #7
 8004866:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f1c3 0307 	rsb	r3, r3, #7
 800486e:	2b04      	cmp	r3, #4
 8004870:	bf28      	it	cs
 8004872:	2304      	movcs	r3, #4
 8004874:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	3304      	adds	r3, #4
 800487a:	2b06      	cmp	r3, #6
 800487c:	d902      	bls.n	8004884 <NVIC_EncodePriority+0x30>
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	3b03      	subs	r3, #3
 8004882:	e000      	b.n	8004886 <NVIC_EncodePriority+0x32>
 8004884:	2300      	movs	r3, #0
 8004886:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	fa02 f303 	lsl.w	r3, r2, r3
 8004892:	43da      	mvns	r2, r3
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	401a      	ands	r2, r3
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800489c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	fa01 f303 	lsl.w	r3, r1, r3
 80048a6:	43d9      	mvns	r1, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048ac:	4313      	orrs	r3, r2
         );
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3724      	adds	r7, #36	; 0x24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
	...

080048bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b082      	sub	sp, #8
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048cc:	d301      	bcc.n	80048d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048ce:	2301      	movs	r3, #1
 80048d0:	e00f      	b.n	80048f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048d2:	4a0a      	ldr	r2, [pc, #40]	; (80048fc <SysTick_Config+0x40>)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048da:	210f      	movs	r1, #15
 80048dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80048e0:	f7ff ff8e 	bl	8004800 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048e4:	4b05      	ldr	r3, [pc, #20]	; (80048fc <SysTick_Config+0x40>)
 80048e6:	2200      	movs	r2, #0
 80048e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048ea:	4b04      	ldr	r3, [pc, #16]	; (80048fc <SysTick_Config+0x40>)
 80048ec:	2207      	movs	r2, #7
 80048ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
 80048fa:	bf00      	nop
 80048fc:	e000e010 	.word	0xe000e010

08004900 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7ff ff29 	bl	8004760 <__NVIC_SetPriorityGrouping>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	4603      	mov	r3, r0
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	607a      	str	r2, [r7, #4]
 8004922:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004924:	f7ff ff40 	bl	80047a8 <__NVIC_GetPriorityGrouping>
 8004928:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	68b9      	ldr	r1, [r7, #8]
 800492e:	6978      	ldr	r0, [r7, #20]
 8004930:	f7ff ff90 	bl	8004854 <NVIC_EncodePriority>
 8004934:	4602      	mov	r2, r0
 8004936:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800493a:	4611      	mov	r1, r2
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff ff5f 	bl	8004800 <__NVIC_SetPriority>
}
 8004942:	bf00      	nop
 8004944:	3718      	adds	r7, #24
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}

0800494a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b082      	sub	sp, #8
 800494e:	af00      	add	r7, sp, #0
 8004950:	4603      	mov	r3, r0
 8004952:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff ff33 	bl	80047c4 <__NVIC_EnableIRQ>
}
 800495e:	bf00      	nop
 8004960:	3708      	adds	r7, #8
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b082      	sub	sp, #8
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7ff ffa4 	bl	80048bc <SysTick_Config>
 8004974:	4603      	mov	r3, r0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3708      	adds	r7, #8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e08d      	b.n	8004aae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	461a      	mov	r2, r3
 8004998:	4b47      	ldr	r3, [pc, #284]	; (8004ab8 <HAL_DMA_Init+0x138>)
 800499a:	429a      	cmp	r2, r3
 800499c:	d80f      	bhi.n	80049be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	461a      	mov	r2, r3
 80049a4:	4b45      	ldr	r3, [pc, #276]	; (8004abc <HAL_DMA_Init+0x13c>)
 80049a6:	4413      	add	r3, r2
 80049a8:	4a45      	ldr	r2, [pc, #276]	; (8004ac0 <HAL_DMA_Init+0x140>)
 80049aa:	fba2 2303 	umull	r2, r3, r2, r3
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	009a      	lsls	r2, r3, #2
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a42      	ldr	r2, [pc, #264]	; (8004ac4 <HAL_DMA_Init+0x144>)
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40
 80049bc:	e00e      	b.n	80049dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	461a      	mov	r2, r3
 80049c4:	4b40      	ldr	r3, [pc, #256]	; (8004ac8 <HAL_DMA_Init+0x148>)
 80049c6:	4413      	add	r3, r2
 80049c8:	4a3d      	ldr	r2, [pc, #244]	; (8004ac0 <HAL_DMA_Init+0x140>)
 80049ca:	fba2 2303 	umull	r2, r3, r2, r3
 80049ce:	091b      	lsrs	r3, r3, #4
 80049d0:	009a      	lsls	r2, r3, #2
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a3c      	ldr	r2, [pc, #240]	; (8004acc <HAL_DMA_Init+0x14c>)
 80049da:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80049f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049f6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f9b6 	bl	8004da0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a3c:	d102      	bne.n	8004a44 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a58:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d010      	beq.n	8004a84 <HAL_DMA_Init+0x104>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	d80c      	bhi.n	8004a84 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f9d6 	bl	8004e1c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004a80:	605a      	str	r2, [r3, #4]
 8004a82:	e008      	b.n	8004a96 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3710      	adds	r7, #16
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	40020407 	.word	0x40020407
 8004abc:	bffdfff8 	.word	0xbffdfff8
 8004ac0:	cccccccd 	.word	0xcccccccd
 8004ac4:	40020000 	.word	0x40020000
 8004ac8:	bffdfbf8 	.word	0xbffdfbf8
 8004acc:	40020400 	.word	0x40020400

08004ad0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b086      	sub	sp, #24
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d101      	bne.n	8004af0 <HAL_DMA_Start_IT+0x20>
 8004aec:	2302      	movs	r3, #2
 8004aee:	e066      	b.n	8004bbe <HAL_DMA_Start_IT+0xee>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d155      	bne.n	8004bb0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2202      	movs	r2, #2
 8004b08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0201 	bic.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	68b9      	ldr	r1, [r7, #8]
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f8fb 	bl	8004d24 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d008      	beq.n	8004b48 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f042 020e 	orr.w	r2, r2, #14
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	e00f      	b.n	8004b68 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 0204 	bic.w	r2, r2, #4
 8004b56:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 020a 	orr.w	r2, r2, #10
 8004b66:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d007      	beq.n	8004b86 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b84:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d007      	beq.n	8004b9e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b98:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b9c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0201 	orr.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]
 8004bae:	e005      	b.n	8004bbc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004bb8:	2302      	movs	r3, #2
 8004bba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be2:	f003 031f 	and.w	r3, r3, #31
 8004be6:	2204      	movs	r2, #4
 8004be8:	409a      	lsls	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d026      	beq.n	8004c40 <HAL_DMA_IRQHandler+0x7a>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d021      	beq.n	8004c40 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0320 	and.w	r3, r3, #32
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d107      	bne.n	8004c1a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f022 0204 	bic.w	r2, r2, #4
 8004c18:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c1e:	f003 021f 	and.w	r2, r3, #31
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c26:	2104      	movs	r1, #4
 8004c28:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d071      	beq.n	8004d1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004c3e:	e06c      	b.n	8004d1a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c44:	f003 031f 	and.w	r3, r3, #31
 8004c48:	2202      	movs	r2, #2
 8004c4a:	409a      	lsls	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d02e      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f003 0302 	and.w	r3, r3, #2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d029      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0320 	and.w	r3, r3, #32
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 020a 	bic.w	r2, r2, #10
 8004c7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c88:	f003 021f 	and.w	r2, r3, #31
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c90:	2102      	movs	r1, #2
 8004c92:	fa01 f202 	lsl.w	r2, r1, r2
 8004c96:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d038      	beq.n	8004d1a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004cb0:	e033      	b.n	8004d1a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb6:	f003 031f 	and.w	r3, r3, #31
 8004cba:	2208      	movs	r2, #8
 8004cbc:	409a      	lsls	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d02a      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d025      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 020e 	bic.w	r2, r2, #14
 8004cde:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ce4:	f003 021f 	and.w	r2, r3, #31
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cec:	2101      	movs	r1, #1
 8004cee:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d004      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d1a:	bf00      	nop
 8004d1c:	bf00      	nop
}
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
 8004d30:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004d3a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d004      	beq.n	8004d4e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d4c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d52:	f003 021f 	and.w	r2, r3, #31
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d5a:	2101      	movs	r1, #1
 8004d5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	683a      	ldr	r2, [r7, #0]
 8004d68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	2b10      	cmp	r3, #16
 8004d70:	d108      	bne.n	8004d84 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68ba      	ldr	r2, [r7, #8]
 8004d80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d82:	e007      	b.n	8004d94 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	60da      	str	r2, [r3, #12]
}
 8004d94:	bf00      	nop
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	461a      	mov	r2, r3
 8004dae:	4b16      	ldr	r3, [pc, #88]	; (8004e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d802      	bhi.n	8004dba <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004db4:	4b15      	ldr	r3, [pc, #84]	; (8004e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004db6:	617b      	str	r3, [r7, #20]
 8004db8:	e001      	b.n	8004dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004dba:	4b15      	ldr	r3, [pc, #84]	; (8004e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004dbc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	3b08      	subs	r3, #8
 8004dca:	4a12      	ldr	r2, [pc, #72]	; (8004e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd0:	091b      	lsrs	r3, r3, #4
 8004dd2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd8:	089b      	lsrs	r3, r3, #2
 8004dda:	009a      	lsls	r2, r3, #2
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	4413      	add	r3, r2
 8004de0:	461a      	mov	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	4a0b      	ldr	r2, [pc, #44]	; (8004e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004dea:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f003 031f 	and.w	r3, r3, #31
 8004df2:	2201      	movs	r2, #1
 8004df4:	409a      	lsls	r2, r3
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40020407 	.word	0x40020407
 8004e0c:	40020800 	.word	0x40020800
 8004e10:	40020820 	.word	0x40020820
 8004e14:	cccccccd 	.word	0xcccccccd
 8004e18:	40020880 	.word	0x40020880

08004e1c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	4b0b      	ldr	r3, [pc, #44]	; (8004e5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004e30:	4413      	add	r3, r2
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	461a      	mov	r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a08      	ldr	r2, [pc, #32]	; (8004e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004e3e:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	f003 031f 	and.w	r3, r3, #31
 8004e48:	2201      	movs	r2, #1
 8004e4a:	409a      	lsls	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004e50:	bf00      	nop
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	1000823f 	.word	0x1000823f
 8004e60:	40020940 	.word	0x40020940

08004e64 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e147      	b.n	8005106 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d106      	bne.n	8004e90 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f7fd fd42 	bl	8002914 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	699a      	ldr	r2, [r3, #24]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f022 0210 	bic.w	r2, r2, #16
 8004e9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ea0:	f7fe fa24 	bl	80032ec <HAL_GetTick>
 8004ea4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ea6:	e012      	b.n	8004ece <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ea8:	f7fe fa20 	bl	80032ec <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b0a      	cmp	r3, #10
 8004eb4:	d90b      	bls.n	8004ece <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004eba:	f043 0201 	orr.w	r2, r3, #1
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2203      	movs	r2, #3
 8004ec6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e11b      	b.n	8005106 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699b      	ldr	r3, [r3, #24]
 8004ed4:	f003 0308 	and.w	r3, r3, #8
 8004ed8:	2b08      	cmp	r3, #8
 8004eda:	d0e5      	beq.n	8004ea8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	699a      	ldr	r2, [r3, #24]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004eec:	f7fe f9fe 	bl	80032ec <HAL_GetTick>
 8004ef0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004ef2:	e012      	b.n	8004f1a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004ef4:	f7fe f9fa 	bl	80032ec <HAL_GetTick>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	1ad3      	subs	r3, r2, r3
 8004efe:	2b0a      	cmp	r3, #10
 8004f00:	d90b      	bls.n	8004f1a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f06:	f043 0201 	orr.w	r2, r3, #1
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2203      	movs	r2, #3
 8004f12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e0f5      	b.n	8005106 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0e5      	beq.n	8004ef4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 0202 	orr.w	r2, r2, #2
 8004f36:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a74      	ldr	r2, [pc, #464]	; (8005110 <HAL_FDCAN_Init+0x2ac>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d103      	bne.n	8004f4a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004f42:	4a74      	ldr	r2, [pc, #464]	; (8005114 <HAL_FDCAN_Init+0x2b0>)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	7c1b      	ldrb	r3, [r3, #16]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d108      	bne.n	8004f64 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	699a      	ldr	r2, [r3, #24]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f60:	619a      	str	r2, [r3, #24]
 8004f62:	e007      	b.n	8004f74 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	699a      	ldr	r2, [r3, #24]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f72:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	7c5b      	ldrb	r3, [r3, #17]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d108      	bne.n	8004f8e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699a      	ldr	r2, [r3, #24]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f8a:	619a      	str	r2, [r3, #24]
 8004f8c:	e007      	b.n	8004f9e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	699a      	ldr	r2, [r3, #24]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004f9c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	7c9b      	ldrb	r3, [r3, #18]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d108      	bne.n	8004fb8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	699a      	ldr	r2, [r3, #24]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004fb4:	619a      	str	r2, [r3, #24]
 8004fb6:	e007      	b.n	8004fc8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	699a      	ldr	r2, [r3, #24]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004fc6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	689a      	ldr	r2, [r3, #8]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	699a      	ldr	r2, [r3, #24]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004fec:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	691a      	ldr	r2, [r3, #16]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0210 	bic.w	r2, r2, #16
 8004ffc:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d108      	bne.n	8005018 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	699a      	ldr	r2, [r3, #24]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f042 0204 	orr.w	r2, r2, #4
 8005014:	619a      	str	r2, [r3, #24]
 8005016:	e02c      	b.n	8005072 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d028      	beq.n	8005072 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	2b02      	cmp	r3, #2
 8005026:	d01c      	beq.n	8005062 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699a      	ldr	r2, [r3, #24]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005036:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	691a      	ldr	r2, [r3, #16]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0210 	orr.w	r2, r2, #16
 8005046:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b03      	cmp	r3, #3
 800504e:	d110      	bne.n	8005072 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	699a      	ldr	r2, [r3, #24]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0220 	orr.w	r2, r2, #32
 800505e:	619a      	str	r2, [r3, #24]
 8005060:	e007      	b.n	8005072 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	699a      	ldr	r2, [r3, #24]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f042 0220 	orr.w	r2, r2, #32
 8005070:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	3b01      	subs	r3, #1
 8005078:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69db      	ldr	r3, [r3, #28]
 800507e:	3b01      	subs	r3, #1
 8005080:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005082:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6a1b      	ldr	r3, [r3, #32]
 8005088:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800508a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	695b      	ldr	r3, [r3, #20]
 8005092:	3b01      	subs	r3, #1
 8005094:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800509a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800509c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050a6:	d115      	bne.n	80050d4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050ac:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b2:	3b01      	subs	r3, #1
 80050b4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050b6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	3b01      	subs	r3, #1
 80050be:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80050c0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c8:	3b01      	subs	r3, #1
 80050ca:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80050d0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80050d2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	430a      	orrs	r2, r1
 80050e6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fc6e 	bl	80059cc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40006400 	.word	0x40006400
 8005114:	40006500 	.word	0x40006500

08005118 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005128:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800512a:	7dfb      	ldrb	r3, [r7, #23]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d002      	beq.n	8005136 <HAL_FDCAN_ConfigFilter+0x1e>
 8005130:	7dfb      	ldrb	r3, [r7, #23]
 8005132:	2b02      	cmp	r3, #2
 8005134:	d13d      	bne.n	80051b2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d119      	bne.n	8005172 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800514a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8005152:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	4413      	add	r3, r2
 8005168:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	601a      	str	r2, [r3, #0]
 8005170:	e01d      	b.n	80051ae <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	075a      	lsls	r2, r3, #29
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	4313      	orrs	r3, r2
 800517e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	079a      	lsls	r2, r3, #30
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	4313      	orrs	r3, r2
 800518c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	00db      	lsls	r3, r3, #3
 8005198:	4413      	add	r3, r2
 800519a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	3304      	adds	r3, #4
 80051a6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80051ae:	2300      	movs	r3, #0
 80051b0:	e006      	b.n	80051c0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b6:	f043 0202 	orr.w	r2, r3, #2
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
  }
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	371c      	adds	r7, #28
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d116      	bne.n	8005214 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80051ee:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	011a      	lsls	r2, r3, #4
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	431a      	orrs	r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	431a      	orrs	r2, r3
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	431a      	orrs	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8005210:	2300      	movs	r3, #0
 8005212:	e006      	b.n	8005222 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005218:	f043 0204 	orr.w	r2, r3, #4
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
  }
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800522e:	b480      	push	{r7}
 8005230:	b083      	sub	sp, #12
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b01      	cmp	r3, #1
 8005240:	d110      	bne.n	8005264 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2202      	movs	r2, #2
 8005246:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0201 	bic.w	r2, r2, #1
 8005258:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8005260:	2300      	movs	r3, #0
 8005262:	e006      	b.n	8005272 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005268:	f043 0204 	orr.w	r2, r3, #4
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
  }
}
 8005272:	4618      	mov	r0, r3
 8005274:	370c      	adds	r7, #12
 8005276:	46bd      	mov	sp, r7
 8005278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527c:	4770      	bx	lr

0800527e <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b086      	sub	sp, #24
 8005282:	af00      	add	r7, sp, #0
 8005284:	60f8      	str	r0, [r7, #12]
 8005286:	60b9      	str	r1, [r7, #8]
 8005288:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b02      	cmp	r3, #2
 8005294:	d12c      	bne.n	80052f0 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800529e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d007      	beq.n	80052b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e023      	b.n	80052fe <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052be:	0c1b      	lsrs	r3, r3, #16
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	68b9      	ldr	r1, [r7, #8]
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f000 fbe9 	bl	8005aa4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2101      	movs	r1, #1
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	fa01 f202 	lsl.w	r2, r1, r2
 80052de:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80052e2:	2201      	movs	r2, #1
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	409a      	lsls	r2, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80052ec:	2300      	movs	r3, #0
 80052ee:	e006      	b.n	80052fe <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052f4:	f043 0208 	orr.w	r2, r3, #8
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80052fc:	2301      	movs	r3, #1
  }
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8005308:	b480      	push	{r7}
 800530a:	b08b      	sub	sp, #44	; 0x2c
 800530c:	af00      	add	r7, sp, #0
 800530e:	60f8      	str	r0, [r7, #12]
 8005310:	60b9      	str	r1, [r7, #8]
 8005312:	607a      	str	r2, [r7, #4]
 8005314:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800531c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800531e:	7efb      	ldrb	r3, [r7, #27]
 8005320:	2b02      	cmp	r3, #2
 8005322:	f040 80bc 	bne.w	800549e <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b40      	cmp	r3, #64	; 0x40
 800532a:	d121      	bne.n	8005370 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005334:	f003 030f 	and.w	r3, r3, #15
 8005338:	2b00      	cmp	r3, #0
 800533a:	d107      	bne.n	800534c <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005340:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e0af      	b.n	80054ac <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005354:	0a1b      	lsrs	r3, r3, #8
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8005360:	69fa      	ldr	r2, [r7, #28]
 8005362:	4613      	mov	r3, r2
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	4413      	add	r3, r2
 8005368:	00db      	lsls	r3, r3, #3
 800536a:	440b      	add	r3, r1
 800536c:	627b      	str	r3, [r7, #36]	; 0x24
 800536e:	e020      	b.n	80053b2 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005378:	f003 030f 	and.w	r3, r3, #15
 800537c:	2b00      	cmp	r3, #0
 800537e:	d107      	bne.n	8005390 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005384:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800538c:	2301      	movs	r3, #1
 800538e:	e08d      	b.n	80054ac <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005398:	0a1b      	lsrs	r3, r3, #8
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80053a4:	69fa      	ldr	r2, [r7, #28]
 80053a6:	4613      	mov	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	4413      	add	r3, r2
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	440b      	add	r3, r1
 80053b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80053b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d107      	bne.n	80053d6 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80053c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	0c9b      	lsrs	r3, r3, #18
 80053cc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	601a      	str	r2, [r3, #0]
 80053d4:	e005      	b.n	80053e2 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80053d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80053fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fc:	3304      	adds	r3, #4
 80053fe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	b29a      	uxth	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800542e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	0e1b      	lsrs	r3, r3, #24
 8005434:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800543c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	0fda      	lsrs	r2, r3, #31
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	3304      	adds	r3, #4
 800544a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005450:	2300      	movs	r3, #0
 8005452:	623b      	str	r3, [r7, #32]
 8005454:	e00a      	b.n	800546c <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	441a      	add	r2, r3
 800545c:	6839      	ldr	r1, [r7, #0]
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	440b      	add	r3, r1
 8005462:	7812      	ldrb	r2, [r2, #0]
 8005464:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	3301      	adds	r3, #1
 800546a:	623b      	str	r3, [r7, #32]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	4a11      	ldr	r2, [pc, #68]	; (80054b8 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8005474:	5cd3      	ldrb	r3, [r2, r3]
 8005476:	461a      	mov	r2, r3
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	4293      	cmp	r3, r2
 800547c:	d3eb      	bcc.n	8005456 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2b40      	cmp	r3, #64	; 0x40
 8005482:	d105      	bne.n	8005490 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	69fa      	ldr	r2, [r7, #28]
 800548a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800548e:	e004      	b.n	800549a <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	69fa      	ldr	r2, [r7, #28]
 8005496:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800549a:	2300      	movs	r3, #0
 800549c:	e006      	b.n	80054ac <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054a2:	f043 0208 	orr.w	r2, r3, #8
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
  }
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	372c      	adds	r7, #44	; 0x2c
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr
 80054b8:	080096a0 	.word	0x080096a0

080054bc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80054ce:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80054d0:	7dfb      	ldrb	r3, [r7, #23]
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d003      	beq.n	80054de <HAL_FDCAN_ActivateNotification+0x22>
 80054d6:	7dfb      	ldrb	r3, [r7, #23]
 80054d8:	2b02      	cmp	r3, #2
 80054da:	f040 80c8 	bne.w	800566e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f003 0307 	and.w	r3, r3, #7
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d004      	beq.n	80054fa <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f003 0301 	and.w	r3, r3, #1
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d03b      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8005500:	2b00      	cmp	r3, #0
 8005502:	d004      	beq.n	800550e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	f003 0302 	and.w	r3, r3, #2
 800550a:	2b00      	cmp	r3, #0
 800550c:	d031      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8005514:	2b00      	cmp	r3, #0
 8005516:	d004      	beq.n	8005522 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	f003 0304 	and.w	r3, r3, #4
 800551e:	2b00      	cmp	r3, #0
 8005520:	d027      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8005528:	2b00      	cmp	r3, #0
 800552a:	d004      	beq.n	8005536 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f003 0308 	and.w	r3, r3, #8
 8005532:	2b00      	cmp	r3, #0
 8005534:	d01d      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800553c:	2b00      	cmp	r3, #0
 800553e:	d004      	beq.n	800554a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f003 0310 	and.w	r3, r3, #16
 8005546:	2b00      	cmp	r3, #0
 8005548:	d013      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005550:	2b00      	cmp	r3, #0
 8005552:	d004      	beq.n	800555e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	f003 0320 	and.w	r3, r3, #32
 800555a:	2b00      	cmp	r3, #0
 800555c:	d009      	beq.n	8005572 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00c      	beq.n	8005582 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800556e:	2b00      	cmp	r3, #0
 8005570:	d107      	bne.n	8005582 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0201 	orr.w	r2, r2, #1
 8005580:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	2b00      	cmp	r3, #0
 800558a:	d004      	beq.n	8005596 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d13b      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800559c:	2b00      	cmp	r3, #0
 800559e:	d004      	beq.n	80055aa <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d131      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d004      	beq.n	80055be <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	f003 0304 	and.w	r3, r3, #4
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d127      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d004      	beq.n	80055d2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	f003 0308 	and.w	r3, r3, #8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11d      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d004      	beq.n	80055e6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	f003 0310 	and.w	r3, r3, #16
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d113      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d004      	beq.n	80055fa <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	f003 0320 	and.w	r3, r3, #32
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d109      	bne.n	800560e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00c      	beq.n	800561e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0202 	orr.w	r2, r2, #2
 800561c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005624:	2b00      	cmp	r3, #0
 8005626:	d009      	beq.n	800563c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	430a      	orrs	r2, r1
 8005638:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005642:	2b00      	cmp	r3, #0
 8005644:	d009      	beq.n	800565a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	430a      	orrs	r2, r1
 8005656:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68ba      	ldr	r2, [r7, #8]
 8005666:	430a      	orrs	r2, r1
 8005668:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800566a:	2300      	movs	r3, #0
 800566c:	e006      	b.n	800567c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005672:	f043 0202 	orr.w	r2, r3, #2
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
  }
}
 800567c:	4618      	mov	r0, r3
 800567e:	371c      	adds	r7, #28
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	; 0x28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005696:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800569a:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056a4:	4013      	ands	r3, r2
 80056a6:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ba:	6a3a      	ldr	r2, [r7, #32]
 80056bc:	4013      	ands	r3, r2
 80056be:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056ca:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d2:	69fa      	ldr	r2, [r7, #28]
 80056d4:	4013      	ands	r3, r2
 80056d6:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056de:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80056e2:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	4013      	ands	r3, r2
 80056ee:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056f6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80056fa:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4013      	ands	r3, r2
 8005706:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800570e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00d      	beq.n	8005732 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800571c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005720:	2b00      	cmp	r3, #0
 8005722:	d006      	beq.n	8005732 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2240      	movs	r2, #64	; 0x40
 800572a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f92e 	bl	800598e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800573c:	2b00      	cmp	r3, #0
 800573e:	d01b      	beq.n	8005778 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005746:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800574a:	2b00      	cmp	r3, #0
 800574c:	d014      	beq.n	8005778 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005756:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	4013      	ands	r3, r2
 8005764:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800576e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005770:	6939      	ldr	r1, [r7, #16]
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f8ec 	bl	8005950 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800577a:	2b00      	cmp	r3, #0
 800577c:	d007      	beq.n	800578e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005784:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005786:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f8b6 	bl	80058fa <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d007      	beq.n	80057a4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6a3a      	ldr	r2, [r7, #32]
 800579a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800579c:	6a39      	ldr	r1, [r7, #32]
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	f7fd fae8 	bl	8002d74 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d007      	beq.n	80057ba <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	69fa      	ldr	r2, [r7, #28]
 80057b0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80057b2:	69f9      	ldr	r1, [r7, #28]
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 f8ab 	bl	8005910 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d00e      	beq.n	80057e6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d007      	beq.n	80057e6 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057de:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f8a0 	bl	8005926 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d01a      	beq.n	800582a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d013      	beq.n	800582a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800580a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	4013      	ands	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2280      	movs	r2, #128	; 0x80
 8005820:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005822:	68f9      	ldr	r1, [r7, #12]
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f888 	bl	800593a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005830:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00e      	beq.n	8005856 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d007      	beq.n	8005856 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800584e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005850:	6878      	ldr	r0, [r7, #4]
 8005852:	f000 f888 	bl	8005966 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00e      	beq.n	8005882 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800586a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d007      	beq.n	8005882 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800587a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f87c 	bl	800597a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d011      	beq.n	80058b4 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00a      	beq.n	80058b4 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058ac:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d007      	beq.n	80058ca <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80058c2:	6979      	ldr	r1, [r7, #20]
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f000 f876 	bl	80059b6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d009      	beq.n	80058e4 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	431a      	orrs	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d002      	beq.n	80058f2 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f858 	bl	80059a2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80058f2:	bf00      	nop
 80058f4:	3728      	adds	r7, #40	; 0x28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}

080058fa <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590e:	4770      	bx	lr

08005910 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800591a:	bf00      	nop
 800591c:	370c      	adds	r7, #12
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr

08005926 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005926:	b480      	push	{r7}
 8005928:	b083      	sub	sp, #12
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800592e:	bf00      	nop
 8005930:	370c      	adds	r7, #12
 8005932:	46bd      	mov	sp, r7
 8005934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005938:	4770      	bx	lr

0800593a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800593a:	b480      	push	{r7}
 800593c:	b083      	sub	sp, #12
 800593e:	af00      	add	r7, sp, #0
 8005940:	6078      	str	r0, [r7, #4]
 8005942:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005944:	bf00      	nop
 8005946:	370c      	adds	r7, #12
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
 8005958:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800595a:	bf00      	nop
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005966:	b480      	push	{r7}
 8005968:	b083      	sub	sp, #12
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800596e:	bf00      	nop
 8005970:	370c      	adds	r7, #12
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr

0800597a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800597a:	b480      	push	{r7}
 800597c:	b083      	sub	sp, #12
 800597e:	af00      	add	r7, sp, #0
 8005980:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005982:	bf00      	nop
 8005984:	370c      	adds	r7, #12
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800598e:	b480      	push	{r7}
 8005990:	b083      	sub	sp, #12
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005996:	bf00      	nop
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr

080059a2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80059aa:	bf00      	nop
 80059ac:	370c      	adds	r7, #12
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr

080059b6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80059b6:	b480      	push	{r7}
 80059b8:	b083      	sub	sp, #12
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	6078      	str	r0, [r7, #4]
 80059be:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80059c0:	bf00      	nop
 80059c2:	370c      	adds	r7, #12
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80059d4:	4b30      	ldr	r3, [pc, #192]	; (8005a98 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80059d6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a2f      	ldr	r2, [pc, #188]	; (8005a9c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d103      	bne.n	80059ea <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80059e8:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a2c      	ldr	r2, [pc, #176]	; (8005aa0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d103      	bne.n	80059fc <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80059fa:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a0a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a12:	041a      	lsls	r2, r3, #16
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a30:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	061a      	lsls	r2, r3, #24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	e005      	b.n	8005a7e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	3304      	adds	r3, #4
 8005a7c:	60fb      	str	r3, [r7, #12]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d3f3      	bcc.n	8005a72 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005a8a:	bf00      	nop
 8005a8c:	bf00      	nop
 8005a8e:	3714      	adds	r7, #20
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr
 8005a98:	4000a400 	.word	0x4000a400
 8005a9c:	40006800 	.word	0x40006800
 8005aa0:	40006c00 	.word	0x40006c00

08005aa4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b089      	sub	sp, #36	; 0x24
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10a      	bne.n	8005ad0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005ac2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005aca:	4313      	orrs	r3, r2
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	e00a      	b.n	8005ae6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005ad8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005ade:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005ae0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005ae4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005af0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005af6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005afc:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	4613      	mov	r3, r2
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	4413      	add	r3, r2
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	440b      	add	r3, r1
 8005b16:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	69fa      	ldr	r2, [r7, #28]
 8005b1c:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	3304      	adds	r3, #4
 8005b22:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	693a      	ldr	r2, [r7, #16]
 8005b28:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005b30:	2300      	movs	r3, #0
 8005b32:	617b      	str	r3, [r7, #20]
 8005b34:	e020      	b.n	8005b78 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	3303      	adds	r3, #3
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	3302      	adds	r3, #2
 8005b46:	6879      	ldr	r1, [r7, #4]
 8005b48:	440b      	add	r3, r1
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005b4e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	3301      	adds	r3, #1
 8005b54:	6879      	ldr	r1, [r7, #4]
 8005b56:	440b      	add	r3, r1
 8005b58:	781b      	ldrb	r3, [r3, #0]
 8005b5a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005b5c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005b5e:	6879      	ldr	r1, [r7, #4]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	440a      	add	r2, r1
 8005b64:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005b66:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	3304      	adds	r3, #4
 8005b70:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	3304      	adds	r3, #4
 8005b76:	617b      	str	r3, [r7, #20]
 8005b78:	68bb      	ldr	r3, [r7, #8]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	0c1b      	lsrs	r3, r3, #16
 8005b7e:	4a06      	ldr	r2, [pc, #24]	; (8005b98 <FDCAN_CopyMessageToRAM+0xf4>)
 8005b80:	5cd3      	ldrb	r3, [r2, r3]
 8005b82:	461a      	mov	r2, r3
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d3d5      	bcc.n	8005b36 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 8005b8a:	bf00      	nop
 8005b8c:	bf00      	nop
 8005b8e:	3724      	adds	r7, #36	; 0x24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr
 8005b98:	080096a0 	.word	0x080096a0

08005b9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005baa:	e15a      	b.n	8005e62 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	2101      	movs	r1, #1
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb8:	4013      	ands	r3, r2
 8005bba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 814c 	beq.w	8005e5c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	f003 0303 	and.w	r3, r3, #3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d005      	beq.n	8005bdc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d130      	bne.n	8005c3e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	005b      	lsls	r3, r3, #1
 8005be6:	2203      	movs	r2, #3
 8005be8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bec:	43db      	mvns	r3, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	68da      	ldr	r2, [r3, #12]
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c12:	2201      	movs	r2, #1
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1a:	43db      	mvns	r3, r3
 8005c1c:	693a      	ldr	r2, [r7, #16]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	091b      	lsrs	r3, r3, #4
 8005c28:	f003 0201 	and.w	r2, r3, #1
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	4313      	orrs	r3, r2
 8005c36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	693a      	ldr	r2, [r7, #16]
 8005c3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d017      	beq.n	8005c7a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	2203      	movs	r2, #3
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43db      	mvns	r3, r3
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	4013      	ands	r3, r2
 8005c60:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	4313      	orrs	r3, r2
 8005c72:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f003 0303 	and.w	r3, r3, #3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d123      	bne.n	8005cce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	08da      	lsrs	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	3208      	adds	r2, #8
 8005c8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c92:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	220f      	movs	r2, #15
 8005c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca2:	43db      	mvns	r3, r3
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f003 0307 	and.w	r3, r3, #7
 8005cb4:	009b      	lsls	r3, r3, #2
 8005cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	08da      	lsrs	r2, r3, #3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	3208      	adds	r2, #8
 8005cc8:	6939      	ldr	r1, [r7, #16]
 8005cca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	005b      	lsls	r3, r3, #1
 8005cd8:	2203      	movs	r2, #3
 8005cda:	fa02 f303 	lsl.w	r3, r2, r3
 8005cde:	43db      	mvns	r3, r3
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f003 0203 	and.w	r2, r3, #3
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	005b      	lsls	r3, r3, #1
 8005cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf6:	693a      	ldr	r2, [r7, #16]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	693a      	ldr	r2, [r7, #16]
 8005d00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 80a6 	beq.w	8005e5c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d10:	4b5b      	ldr	r3, [pc, #364]	; (8005e80 <HAL_GPIO_Init+0x2e4>)
 8005d12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d14:	4a5a      	ldr	r2, [pc, #360]	; (8005e80 <HAL_GPIO_Init+0x2e4>)
 8005d16:	f043 0301 	orr.w	r3, r3, #1
 8005d1a:	6613      	str	r3, [r2, #96]	; 0x60
 8005d1c:	4b58      	ldr	r3, [pc, #352]	; (8005e80 <HAL_GPIO_Init+0x2e4>)
 8005d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d28:	4a56      	ldr	r2, [pc, #344]	; (8005e84 <HAL_GPIO_Init+0x2e8>)
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	089b      	lsrs	r3, r3, #2
 8005d2e:	3302      	adds	r3, #2
 8005d30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d34:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f003 0303 	and.w	r3, r3, #3
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	220f      	movs	r2, #15
 8005d40:	fa02 f303 	lsl.w	r3, r2, r3
 8005d44:	43db      	mvns	r3, r3
 8005d46:	693a      	ldr	r2, [r7, #16]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005d52:	d01f      	beq.n	8005d94 <HAL_GPIO_Init+0x1f8>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a4c      	ldr	r2, [pc, #304]	; (8005e88 <HAL_GPIO_Init+0x2ec>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d019      	beq.n	8005d90 <HAL_GPIO_Init+0x1f4>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a4b      	ldr	r2, [pc, #300]	; (8005e8c <HAL_GPIO_Init+0x2f0>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d013      	beq.n	8005d8c <HAL_GPIO_Init+0x1f0>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a4a      	ldr	r2, [pc, #296]	; (8005e90 <HAL_GPIO_Init+0x2f4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00d      	beq.n	8005d88 <HAL_GPIO_Init+0x1ec>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a49      	ldr	r2, [pc, #292]	; (8005e94 <HAL_GPIO_Init+0x2f8>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d007      	beq.n	8005d84 <HAL_GPIO_Init+0x1e8>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	4a48      	ldr	r2, [pc, #288]	; (8005e98 <HAL_GPIO_Init+0x2fc>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d101      	bne.n	8005d80 <HAL_GPIO_Init+0x1e4>
 8005d7c:	2305      	movs	r3, #5
 8005d7e:	e00a      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d80:	2306      	movs	r3, #6
 8005d82:	e008      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d84:	2304      	movs	r3, #4
 8005d86:	e006      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d88:	2303      	movs	r3, #3
 8005d8a:	e004      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e002      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d90:	2301      	movs	r3, #1
 8005d92:	e000      	b.n	8005d96 <HAL_GPIO_Init+0x1fa>
 8005d94:	2300      	movs	r3, #0
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	f002 0203 	and.w	r2, r2, #3
 8005d9c:	0092      	lsls	r2, r2, #2
 8005d9e:	4093      	lsls	r3, r2
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005da6:	4937      	ldr	r1, [pc, #220]	; (8005e84 <HAL_GPIO_Init+0x2e8>)
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	089b      	lsrs	r3, r3, #2
 8005dac:	3302      	adds	r3, #2
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005db4:	4b39      	ldr	r3, [pc, #228]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	43db      	mvns	r3, r3
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d003      	beq.n	8005dd8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005dd0:	693a      	ldr	r2, [r7, #16]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dd8:	4a30      	ldr	r2, [pc, #192]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005dde:	4b2f      	ldr	r3, [pc, #188]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	43db      	mvns	r3, r3
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	4013      	ands	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e02:	4a26      	ldr	r2, [pc, #152]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005e08:	4b24      	ldr	r3, [pc, #144]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	43db      	mvns	r3, r3
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4013      	ands	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d003      	beq.n	8005e2c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e2c:	4a1b      	ldr	r2, [pc, #108]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005e32:	4b1a      	ldr	r3, [pc, #104]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	43db      	mvns	r3, r3
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4013      	ands	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005e4e:	693a      	ldr	r2, [r7, #16]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e56:	4a11      	ldr	r2, [pc, #68]	; (8005e9c <HAL_GPIO_Init+0x300>)
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	3301      	adds	r3, #1
 8005e60:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	fa22 f303 	lsr.w	r3, r2, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f47f ae9d 	bne.w	8005bac <HAL_GPIO_Init+0x10>
  }
}
 8005e72:	bf00      	nop
 8005e74:	bf00      	nop
 8005e76:	371c      	adds	r7, #28
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	40021000 	.word	0x40021000
 8005e84:	40010000 	.word	0x40010000
 8005e88:	48000400 	.word	0x48000400
 8005e8c:	48000800 	.word	0x48000800
 8005e90:	48000c00 	.word	0x48000c00
 8005e94:	48001000 	.word	0x48001000
 8005e98:	48001400 	.word	0x48001400
 8005e9c:	40010400 	.word	0x40010400

08005ea0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
 8005ea8:	460b      	mov	r3, r1
 8005eaa:	807b      	strh	r3, [r7, #2]
 8005eac:	4613      	mov	r3, r2
 8005eae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005eb0:	787b      	ldrb	r3, [r7, #1]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d003      	beq.n	8005ebe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005eb6:	887a      	ldrh	r2, [r7, #2]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005ebc:	e002      	b.n	8005ec4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005ebe:	887a      	ldrh	r2, [r7, #2]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b082      	sub	sp, #8
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e081      	b.n	8005fe6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d106      	bne.n	8005efc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7fc fe08 	bl	8002b0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2224      	movs	r2, #36	; 0x24
 8005f00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f022 0201 	bic.w	r2, r2, #1
 8005f12:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005f20:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	689a      	ldr	r2, [r3, #8]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f30:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d107      	bne.n	8005f4a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689a      	ldr	r2, [r3, #8]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f46:	609a      	str	r2, [r3, #8]
 8005f48:	e006      	b.n	8005f58 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005f56:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d104      	bne.n	8005f6a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	6812      	ldr	r2, [r2, #0]
 8005f74:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005f78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f7c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005f8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	691a      	ldr	r2, [r3, #16]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	699b      	ldr	r3, [r3, #24]
 8005f9e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	69d9      	ldr	r1, [r3, #28]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a1a      	ldr	r2, [r3, #32]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0201 	orr.w	r2, r2, #1
 8005fc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2220      	movs	r2, #32
 8005fd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3708      	adds	r7, #8
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
	...

08005ff0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b088      	sub	sp, #32
 8005ff4:	af02      	add	r7, sp, #8
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	607a      	str	r2, [r7, #4]
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	817b      	strh	r3, [r7, #10]
 8006000:	4613      	mov	r3, r2
 8006002:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800600a:	b2db      	uxtb	r3, r3
 800600c:	2b20      	cmp	r3, #32
 800600e:	f040 80da 	bne.w	80061c6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006018:	2b01      	cmp	r3, #1
 800601a:	d101      	bne.n	8006020 <HAL_I2C_Master_Transmit+0x30>
 800601c:	2302      	movs	r3, #2
 800601e:	e0d3      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006028:	f7fd f960 	bl	80032ec <HAL_GetTick>
 800602c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	9300      	str	r3, [sp, #0]
 8006032:	2319      	movs	r3, #25
 8006034:	2201      	movs	r2, #1
 8006036:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f000 fb4e 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d001      	beq.n	800604a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e0be      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2221      	movs	r2, #33	; 0x21
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2210      	movs	r2, #16
 8006056:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	893a      	ldrh	r2, [r7, #8]
 800606a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006076:	b29b      	uxth	r3, r3
 8006078:	2bff      	cmp	r3, #255	; 0xff
 800607a:	d90e      	bls.n	800609a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	22ff      	movs	r2, #255	; 0xff
 8006080:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006086:	b2da      	uxtb	r2, r3
 8006088:	8979      	ldrh	r1, [r7, #10]
 800608a:	4b51      	ldr	r3, [pc, #324]	; (80061d0 <HAL_I2C_Master_Transmit+0x1e0>)
 800608c:	9300      	str	r3, [sp, #0]
 800608e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006092:	68f8      	ldr	r0, [r7, #12]
 8006094:	f000 fd44 	bl	8006b20 <I2C_TransferConfig>
 8006098:	e06c      	b.n	8006174 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800609e:	b29a      	uxth	r2, r3
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	8979      	ldrh	r1, [r7, #10]
 80060ac:	4b48      	ldr	r3, [pc, #288]	; (80061d0 <HAL_I2C_Master_Transmit+0x1e0>)
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 fd33 	bl	8006b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80060ba:	e05b      	b.n	8006174 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	6a39      	ldr	r1, [r7, #32]
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f000 fb4b 	bl	800675c <I2C_WaitOnTXISFlagUntilTimeout>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d001      	beq.n	80060d0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e07b      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	781a      	ldrb	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	3b01      	subs	r3, #1
 80060ee:	b29a      	uxth	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f8:	3b01      	subs	r3, #1
 80060fa:	b29a      	uxth	r2, r3
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006104:	b29b      	uxth	r3, r3
 8006106:	2b00      	cmp	r3, #0
 8006108:	d034      	beq.n	8006174 <HAL_I2C_Master_Transmit+0x184>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800610e:	2b00      	cmp	r3, #0
 8006110:	d130      	bne.n	8006174 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	9300      	str	r3, [sp, #0]
 8006116:	6a3b      	ldr	r3, [r7, #32]
 8006118:	2200      	movs	r2, #0
 800611a:	2180      	movs	r1, #128	; 0x80
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 fadd 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e04d      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006130:	b29b      	uxth	r3, r3
 8006132:	2bff      	cmp	r3, #255	; 0xff
 8006134:	d90e      	bls.n	8006154 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	22ff      	movs	r2, #255	; 0xff
 800613a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006140:	b2da      	uxtb	r2, r3
 8006142:	8979      	ldrh	r1, [r7, #10]
 8006144:	2300      	movs	r3, #0
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 fce7 	bl	8006b20 <I2C_TransferConfig>
 8006152:	e00f      	b.n	8006174 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006158:	b29a      	uxth	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006162:	b2da      	uxtb	r2, r3
 8006164:	8979      	ldrh	r1, [r7, #10]
 8006166:	2300      	movs	r3, #0
 8006168:	9300      	str	r3, [sp, #0]
 800616a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f000 fcd6 	bl	8006b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006178:	b29b      	uxth	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d19e      	bne.n	80060bc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800617e:	697a      	ldr	r2, [r7, #20]
 8006180:	6a39      	ldr	r1, [r7, #32]
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 fb2a 	bl	80067dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8006188:	4603      	mov	r3, r0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d001      	beq.n	8006192 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e01a      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2220      	movs	r2, #32
 8006198:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	6859      	ldr	r1, [r3, #4]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	4b0b      	ldr	r3, [pc, #44]	; (80061d4 <HAL_I2C_Master_Transmit+0x1e4>)
 80061a6:	400b      	ands	r3, r1
 80061a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061c2:	2300      	movs	r3, #0
 80061c4:	e000      	b.n	80061c8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80061c6:	2302      	movs	r3, #2
  }
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3718      	adds	r7, #24
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	80002000 	.word	0x80002000
 80061d4:	fe00e800 	.word	0xfe00e800

080061d8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	607a      	str	r2, [r7, #4]
 80061e2:	461a      	mov	r2, r3
 80061e4:	460b      	mov	r3, r1
 80061e6:	817b      	strh	r3, [r7, #10]
 80061e8:	4613      	mov	r3, r2
 80061ea:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	2b20      	cmp	r3, #32
 80061f6:	f040 80db 	bne.w	80063b0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_I2C_Master_Receive+0x30>
 8006204:	2302      	movs	r3, #2
 8006206:	e0d4      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006210:	f7fd f86c 	bl	80032ec <HAL_GetTick>
 8006214:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	2319      	movs	r3, #25
 800621c:	2201      	movs	r2, #1
 800621e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f000 fa5a 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e0bf      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2222      	movs	r2, #34	; 0x22
 8006236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2210      	movs	r2, #16
 800623e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	893a      	ldrh	r2, [r7, #8]
 8006252:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	2200      	movs	r2, #0
 8006258:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800625e:	b29b      	uxth	r3, r3
 8006260:	2bff      	cmp	r3, #255	; 0xff
 8006262:	d90e      	bls.n	8006282 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	22ff      	movs	r2, #255	; 0xff
 8006268:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800626e:	b2da      	uxtb	r2, r3
 8006270:	8979      	ldrh	r1, [r7, #10]
 8006272:	4b52      	ldr	r3, [pc, #328]	; (80063bc <HAL_I2C_Master_Receive+0x1e4>)
 8006274:	9300      	str	r3, [sp, #0]
 8006276:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f000 fc50 	bl	8006b20 <I2C_TransferConfig>
 8006280:	e06d      	b.n	800635e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006286:	b29a      	uxth	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006290:	b2da      	uxtb	r2, r3
 8006292:	8979      	ldrh	r1, [r7, #10]
 8006294:	4b49      	ldr	r3, [pc, #292]	; (80063bc <HAL_I2C_Master_Receive+0x1e4>)
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	f000 fc3f 	bl	8006b20 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80062a2:	e05c      	b.n	800635e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	6a39      	ldr	r1, [r7, #32]
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f000 fad3 	bl	8006854 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d001      	beq.n	80062b8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e07c      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c2:	b2d2      	uxtb	r2, r2
 80062c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d4:	3b01      	subs	r3, #1
 80062d6:	b29a      	uxth	r2, r3
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	3b01      	subs	r3, #1
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d034      	beq.n	800635e <HAL_I2C_Master_Receive+0x186>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d130      	bne.n	800635e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	2200      	movs	r2, #0
 8006304:	2180      	movs	r1, #128	; 0x80
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 f9e8 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d001      	beq.n	8006316 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e04d      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800631a:	b29b      	uxth	r3, r3
 800631c:	2bff      	cmp	r3, #255	; 0xff
 800631e:	d90e      	bls.n	800633e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	22ff      	movs	r2, #255	; 0xff
 8006324:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800632a:	b2da      	uxtb	r2, r3
 800632c:	8979      	ldrh	r1, [r7, #10]
 800632e:	2300      	movs	r3, #0
 8006330:	9300      	str	r3, [sp, #0]
 8006332:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f000 fbf2 	bl	8006b20 <I2C_TransferConfig>
 800633c:	e00f      	b.n	800635e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006342:	b29a      	uxth	r2, r3
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800634c:	b2da      	uxtb	r2, r3
 800634e:	8979      	ldrh	r1, [r7, #10]
 8006350:	2300      	movs	r3, #0
 8006352:	9300      	str	r3, [sp, #0]
 8006354:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 fbe1 	bl	8006b20 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006362:	b29b      	uxth	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	d19d      	bne.n	80062a4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	6a39      	ldr	r1, [r7, #32]
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 fa35 	bl	80067dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d001      	beq.n	800637c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e01a      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2220      	movs	r2, #32
 8006382:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	6859      	ldr	r1, [r3, #4]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	4b0c      	ldr	r3, [pc, #48]	; (80063c0 <HAL_I2C_Master_Receive+0x1e8>)
 8006390:	400b      	ands	r3, r1
 8006392:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2220      	movs	r2, #32
 8006398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	e000      	b.n	80063b2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80063b0:	2302      	movs	r3, #2
  }
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	80002400 	.word	0x80002400
 80063c0:	fe00e800 	.word	0xfe00e800

080063c4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b088      	sub	sp, #32
 80063c8:	af02      	add	r7, sp, #8
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	4608      	mov	r0, r1
 80063ce:	4611      	mov	r1, r2
 80063d0:	461a      	mov	r2, r3
 80063d2:	4603      	mov	r3, r0
 80063d4:	817b      	strh	r3, [r7, #10]
 80063d6:	460b      	mov	r3, r1
 80063d8:	813b      	strh	r3, [r7, #8]
 80063da:	4613      	mov	r3, r2
 80063dc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b20      	cmp	r3, #32
 80063e8:	f040 80f9 	bne.w	80065de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ec:	6a3b      	ldr	r3, [r7, #32]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_I2C_Mem_Write+0x34>
 80063f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d105      	bne.n	8006404 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063fe:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e0ed      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <HAL_I2C_Mem_Write+0x4e>
 800640e:	2302      	movs	r3, #2
 8006410:	e0e6      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800641a:	f7fc ff67 	bl	80032ec <HAL_GetTick>
 800641e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	2319      	movs	r3, #25
 8006426:	2201      	movs	r2, #1
 8006428:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f955 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e0d1      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2221      	movs	r2, #33	; 0x21
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2240      	movs	r2, #64	; 0x40
 8006448:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a3a      	ldr	r2, [r7, #32]
 8006456:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800645c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006464:	88f8      	ldrh	r0, [r7, #6]
 8006466:	893a      	ldrh	r2, [r7, #8]
 8006468:	8979      	ldrh	r1, [r7, #10]
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	9301      	str	r3, [sp, #4]
 800646e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	4603      	mov	r3, r0
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 f8b9 	bl	80065ec <I2C_RequestMemoryWrite>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d005      	beq.n	800648c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0a9      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006490:	b29b      	uxth	r3, r3
 8006492:	2bff      	cmp	r3, #255	; 0xff
 8006494:	d90e      	bls.n	80064b4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	22ff      	movs	r2, #255	; 0xff
 800649a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	8979      	ldrh	r1, [r7, #10]
 80064a4:	2300      	movs	r3, #0
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f000 fb37 	bl	8006b20 <I2C_TransferConfig>
 80064b2:	e00f      	b.n	80064d4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b8:	b29a      	uxth	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c2:	b2da      	uxtb	r2, r3
 80064c4:	8979      	ldrh	r1, [r7, #10]
 80064c6:	2300      	movs	r3, #0
 80064c8:	9300      	str	r3, [sp, #0]
 80064ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 fb26 	bl	8006b20 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 f93f 	bl	800675c <I2C_WaitOnTXISFlagUntilTimeout>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d001      	beq.n	80064e8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e07b      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ec:	781a      	ldrb	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006502:	b29b      	uxth	r3, r3
 8006504:	3b01      	subs	r3, #1
 8006506:	b29a      	uxth	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006510:	3b01      	subs	r3, #1
 8006512:	b29a      	uxth	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d034      	beq.n	800658c <HAL_I2C_Mem_Write+0x1c8>
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006526:	2b00      	cmp	r3, #0
 8006528:	d130      	bne.n	800658c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006530:	2200      	movs	r2, #0
 8006532:	2180      	movs	r1, #128	; 0x80
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f000 f8d1 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 800653a:	4603      	mov	r3, r0
 800653c:	2b00      	cmp	r3, #0
 800653e:	d001      	beq.n	8006544 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e04d      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006548:	b29b      	uxth	r3, r3
 800654a:	2bff      	cmp	r3, #255	; 0xff
 800654c:	d90e      	bls.n	800656c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	22ff      	movs	r2, #255	; 0xff
 8006552:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006558:	b2da      	uxtb	r2, r3
 800655a:	8979      	ldrh	r1, [r7, #10]
 800655c:	2300      	movs	r3, #0
 800655e:	9300      	str	r3, [sp, #0]
 8006560:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f000 fadb 	bl	8006b20 <I2C_TransferConfig>
 800656a:	e00f      	b.n	800658c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006570:	b29a      	uxth	r2, r3
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800657a:	b2da      	uxtb	r2, r3
 800657c:	8979      	ldrh	r1, [r7, #10]
 800657e:	2300      	movs	r3, #0
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 faca 	bl	8006b20 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006590:	b29b      	uxth	r3, r3
 8006592:	2b00      	cmp	r3, #0
 8006594:	d19e      	bne.n	80064d4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006596:	697a      	ldr	r2, [r7, #20]
 8006598:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 f91e 	bl	80067dc <I2C_WaitOnSTOPFlagUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e01a      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2220      	movs	r2, #32
 80065b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	6859      	ldr	r1, [r3, #4]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	4b0a      	ldr	r3, [pc, #40]	; (80065e8 <HAL_I2C_Mem_Write+0x224>)
 80065be:	400b      	ands	r3, r1
 80065c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2200      	movs	r2, #0
 80065ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	e000      	b.n	80065e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80065de:	2302      	movs	r3, #2
  }
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3718      	adds	r7, #24
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	fe00e800 	.word	0xfe00e800

080065ec <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	461a      	mov	r2, r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	817b      	strh	r3, [r7, #10]
 80065fe:	460b      	mov	r3, r1
 8006600:	813b      	strh	r3, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006606:	88fb      	ldrh	r3, [r7, #6]
 8006608:	b2da      	uxtb	r2, r3
 800660a:	8979      	ldrh	r1, [r7, #10]
 800660c:	4b20      	ldr	r3, [pc, #128]	; (8006690 <I2C_RequestMemoryWrite+0xa4>)
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006614:	68f8      	ldr	r0, [r7, #12]
 8006616:	f000 fa83 	bl	8006b20 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800661a:	69fa      	ldr	r2, [r7, #28]
 800661c:	69b9      	ldr	r1, [r7, #24]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 f89c 	bl	800675c <I2C_WaitOnTXISFlagUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e02c      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800662e:	88fb      	ldrh	r3, [r7, #6]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d105      	bne.n	8006640 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006634:	893b      	ldrh	r3, [r7, #8]
 8006636:	b2da      	uxtb	r2, r3
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	629a      	str	r2, [r3, #40]	; 0x28
 800663e:	e015      	b.n	800666c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006640:	893b      	ldrh	r3, [r7, #8]
 8006642:	0a1b      	lsrs	r3, r3, #8
 8006644:	b29b      	uxth	r3, r3
 8006646:	b2da      	uxtb	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	69b9      	ldr	r1, [r7, #24]
 8006652:	68f8      	ldr	r0, [r7, #12]
 8006654:	f000 f882 	bl	800675c <I2C_WaitOnTXISFlagUntilTimeout>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e012      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006662:	893b      	ldrh	r3, [r7, #8]
 8006664:	b2da      	uxtb	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	2200      	movs	r2, #0
 8006674:	2180      	movs	r1, #128	; 0x80
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 f830 	bl	80066dc <I2C_WaitOnFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006686:	2300      	movs	r3, #0
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	80002000 	.word	0x80002000

08006694 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d103      	bne.n	80066b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2200      	movs	r2, #0
 80066b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d007      	beq.n	80066d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	699a      	ldr	r2, [r3, #24]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f042 0201 	orr.w	r2, r2, #1
 80066ce:	619a      	str	r2, [r3, #24]
  }
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	60f8      	str	r0, [r7, #12]
 80066e4:	60b9      	str	r1, [r7, #8]
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	4613      	mov	r3, r2
 80066ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066ec:	e022      	b.n	8006734 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066f4:	d01e      	beq.n	8006734 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066f6:	f7fc fdf9 	bl	80032ec <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d302      	bcc.n	800670c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d113      	bne.n	8006734 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006710:	f043 0220 	orr.w	r2, r3, #32
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e00f      	b.n	8006754 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	699a      	ldr	r2, [r3, #24]
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	4013      	ands	r3, r2
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	429a      	cmp	r2, r3
 8006742:	bf0c      	ite	eq
 8006744:	2301      	moveq	r3, #1
 8006746:	2300      	movne	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	461a      	mov	r2, r3
 800674c:	79fb      	ldrb	r3, [r7, #7]
 800674e:	429a      	cmp	r2, r3
 8006750:	d0cd      	beq.n	80066ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}

0800675c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b084      	sub	sp, #16
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006768:	e02c      	b.n	80067c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	68b9      	ldr	r1, [r7, #8]
 800676e:	68f8      	ldr	r0, [r7, #12]
 8006770:	f000 f8ea 	bl	8006948 <I2C_IsErrorOccurred>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d001      	beq.n	800677e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e02a      	b.n	80067d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006784:	d01e      	beq.n	80067c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006786:	f7fc fdb1 	bl	80032ec <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	68ba      	ldr	r2, [r7, #8]
 8006792:	429a      	cmp	r2, r3
 8006794:	d302      	bcc.n	800679c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d113      	bne.n	80067c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a0:	f043 0220 	orr.w	r2, r3, #32
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e007      	b.n	80067d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	f003 0302 	and.w	r3, r3, #2
 80067ce:	2b02      	cmp	r3, #2
 80067d0:	d1cb      	bne.n	800676a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b084      	sub	sp, #16
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	60f8      	str	r0, [r7, #12]
 80067e4:	60b9      	str	r1, [r7, #8]
 80067e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067e8:	e028      	b.n	800683c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80067ea:	687a      	ldr	r2, [r7, #4]
 80067ec:	68b9      	ldr	r1, [r7, #8]
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f8aa 	bl	8006948 <I2C_IsErrorOccurred>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e026      	b.n	800684c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067fe:	f7fc fd75 	bl	80032ec <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	68ba      	ldr	r2, [r7, #8]
 800680a:	429a      	cmp	r2, r3
 800680c:	d302      	bcc.n	8006814 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d113      	bne.n	800683c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006818:	f043 0220 	orr.w	r2, r3, #32
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2220      	movs	r2, #32
 8006824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e007      	b.n	800684c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	f003 0320 	and.w	r3, r3, #32
 8006846:	2b20      	cmp	r3, #32
 8006848:	d1cf      	bne.n	80067ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006860:	e064      	b.n	800692c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	68b9      	ldr	r1, [r7, #8]
 8006866:	68f8      	ldr	r0, [r7, #12]
 8006868:	f000 f86e 	bl	8006948 <I2C_IsErrorOccurred>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e062      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	699b      	ldr	r3, [r3, #24]
 800687c:	f003 0320 	and.w	r3, r3, #32
 8006880:	2b20      	cmp	r3, #32
 8006882:	d138      	bne.n	80068f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	f003 0304 	and.w	r3, r3, #4
 800688e:	2b04      	cmp	r3, #4
 8006890:	d105      	bne.n	800689e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	e04e      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	f003 0310 	and.w	r3, r3, #16
 80068a8:	2b10      	cmp	r3, #16
 80068aa:	d107      	bne.n	80068bc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	2210      	movs	r2, #16
 80068b2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	2204      	movs	r2, #4
 80068b8:	645a      	str	r2, [r3, #68]	; 0x44
 80068ba:	e002      	b.n	80068c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	2220      	movs	r2, #32
 80068c8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6859      	ldr	r1, [r3, #4]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	4b1b      	ldr	r3, [pc, #108]	; (8006944 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80068d6:	400b      	ands	r3, r1
 80068d8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2220      	movs	r2, #32
 80068de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e022      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068f6:	f7fc fcf9 	bl	80032ec <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	68ba      	ldr	r2, [r7, #8]
 8006902:	429a      	cmp	r2, r3
 8006904:	d302      	bcc.n	800690c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10f      	bne.n	800692c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006910:	f043 0220 	orr.w	r2, r3, #32
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e007      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b04      	cmp	r3, #4
 8006938:	d193      	bne.n	8006862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	fe00e800 	.word	0xfe00e800

08006948 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b08a      	sub	sp, #40	; 0x28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006954:	2300      	movs	r3, #0
 8006956:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006962:	2300      	movs	r3, #0
 8006964:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	f003 0310 	and.w	r3, r3, #16
 8006970:	2b00      	cmp	r3, #0
 8006972:	d075      	beq.n	8006a60 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2210      	movs	r2, #16
 800697a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800697c:	e056      	b.n	8006a2c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006984:	d052      	beq.n	8006a2c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006986:	f7fc fcb1 	bl	80032ec <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	69fb      	ldr	r3, [r7, #28]
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	68ba      	ldr	r2, [r7, #8]
 8006992:	429a      	cmp	r2, r3
 8006994:	d302      	bcc.n	800699c <I2C_IsErrorOccurred+0x54>
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d147      	bne.n	8006a2c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80069ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069be:	d12e      	bne.n	8006a1e <I2C_IsErrorOccurred+0xd6>
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069c6:	d02a      	beq.n	8006a1e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80069c8:	7cfb      	ldrb	r3, [r7, #19]
 80069ca:	2b20      	cmp	r3, #32
 80069cc:	d027      	beq.n	8006a1e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	685a      	ldr	r2, [r3, #4]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069dc:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80069de:	f7fc fc85 	bl	80032ec <HAL_GetTick>
 80069e2:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069e4:	e01b      	b.n	8006a1e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80069e6:	f7fc fc81 	bl	80032ec <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b19      	cmp	r3, #25
 80069f2:	d914      	bls.n	8006a1e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f8:	f043 0220 	orr.w	r2, r3, #32
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	699b      	ldr	r3, [r3, #24]
 8006a24:	f003 0320 	and.w	r3, r3, #32
 8006a28:	2b20      	cmp	r3, #32
 8006a2a:	d1dc      	bne.n	80069e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	f003 0320 	and.w	r3, r3, #32
 8006a36:	2b20      	cmp	r3, #32
 8006a38:	d003      	beq.n	8006a42 <I2C_IsErrorOccurred+0xfa>
 8006a3a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d09d      	beq.n	800697e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d103      	bne.n	8006a52 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	f043 0304 	orr.w	r3, r3, #4
 8006a58:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	699b      	ldr	r3, [r3, #24]
 8006a66:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006a68:	69bb      	ldr	r3, [r7, #24]
 8006a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d00b      	beq.n	8006a8a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006a72:	6a3b      	ldr	r3, [r7, #32]
 8006a74:	f043 0301 	orr.w	r3, r3, #1
 8006a78:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d00b      	beq.n	8006aac <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	f043 0308 	orr.w	r3, r3, #8
 8006a9a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006aa4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006aac:	69bb      	ldr	r3, [r7, #24]
 8006aae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d00b      	beq.n	8006ace <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	f043 0302 	orr.w	r3, r3, #2
 8006abc:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ac6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006ace:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d01c      	beq.n	8006b10 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f7ff fddc 	bl	8006694 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	6859      	ldr	r1, [r3, #4]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	4b0d      	ldr	r3, [pc, #52]	; (8006b1c <I2C_IsErrorOccurred+0x1d4>)
 8006ae8:	400b      	ands	r3, r1
 8006aea:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006af0:	6a3b      	ldr	r3, [r7, #32]
 8006af2:	431a      	orrs	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2220      	movs	r2, #32
 8006afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006b10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3728      	adds	r7, #40	; 0x28
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	fe00e800 	.word	0xfe00e800

08006b20 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	607b      	str	r3, [r7, #4]
 8006b2a:	460b      	mov	r3, r1
 8006b2c:	817b      	strh	r3, [r7, #10]
 8006b2e:	4613      	mov	r3, r2
 8006b30:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b32:	897b      	ldrh	r3, [r7, #10]
 8006b34:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b38:	7a7b      	ldrb	r3, [r7, #9]
 8006b3a:	041b      	lsls	r3, r3, #16
 8006b3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b40:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b4e:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	6a3b      	ldr	r3, [r7, #32]
 8006b58:	0d5b      	lsrs	r3, r3, #21
 8006b5a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006b5e:	4b08      	ldr	r3, [pc, #32]	; (8006b80 <I2C_TransferConfig+0x60>)
 8006b60:	430b      	orrs	r3, r1
 8006b62:	43db      	mvns	r3, r3
 8006b64:	ea02 0103 	and.w	r1, r2, r3
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	697a      	ldr	r2, [r7, #20]
 8006b6e:	430a      	orrs	r2, r1
 8006b70:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006b72:	bf00      	nop
 8006b74:	371c      	adds	r7, #28
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	03ff63ff 	.word	0x03ff63ff

08006b84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	2b20      	cmp	r3, #32
 8006b98:	d138      	bne.n	8006c0c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e032      	b.n	8006c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2224      	movs	r2, #36	; 0x24
 8006bb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 0201 	bic.w	r2, r2, #1
 8006bc6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006bd6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	6819      	ldr	r1, [r3, #0]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	430a      	orrs	r2, r1
 8006be6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f042 0201 	orr.w	r2, r2, #1
 8006bf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	e000      	b.n	8006c0e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c0c:	2302      	movs	r3, #2
  }
}
 8006c0e:	4618      	mov	r0, r3
 8006c10:	370c      	adds	r7, #12
 8006c12:	46bd      	mov	sp, r7
 8006c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c18:	4770      	bx	lr

08006c1a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b085      	sub	sp, #20
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	2b20      	cmp	r3, #32
 8006c2e:	d139      	bne.n	8006ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d101      	bne.n	8006c3e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	e033      	b.n	8006ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2224      	movs	r2, #36	; 0x24
 8006c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f022 0201 	bic.w	r2, r2, #1
 8006c5c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c6c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	021b      	lsls	r3, r3, #8
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0201 	orr.w	r2, r2, #1
 8006c8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	e000      	b.n	8006ca6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006ca4:	2302      	movs	r3, #2
  }
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
	...

08006cb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d141      	bne.n	8006d46 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006cc2:	4b4b      	ldr	r3, [pc, #300]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cce:	d131      	bne.n	8006d34 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006cd0:	4b47      	ldr	r3, [pc, #284]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006cd6:	4a46      	ldr	r2, [pc, #280]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cdc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ce0:	4b43      	ldr	r3, [pc, #268]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006ce8:	4a41      	ldr	r2, [pc, #260]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006cea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006cee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006cf0:	4b40      	ldr	r3, [pc, #256]	; (8006df4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2232      	movs	r2, #50	; 0x32
 8006cf6:	fb02 f303 	mul.w	r3, r2, r3
 8006cfa:	4a3f      	ldr	r2, [pc, #252]	; (8006df8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8006d00:	0c9b      	lsrs	r3, r3, #18
 8006d02:	3301      	adds	r3, #1
 8006d04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d06:	e002      	b.n	8006d0e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	3b01      	subs	r3, #1
 8006d0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d0e:	4b38      	ldr	r3, [pc, #224]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d1a:	d102      	bne.n	8006d22 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d1f2      	bne.n	8006d08 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006d22:	4b33      	ldr	r3, [pc, #204]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d24:	695b      	ldr	r3, [r3, #20]
 8006d26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d2e:	d158      	bne.n	8006de2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e057      	b.n	8006de4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d34:	4b2e      	ldr	r3, [pc, #184]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d3a:	4a2d      	ldr	r2, [pc, #180]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d40:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006d44:	e04d      	b.n	8006de2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d4c:	d141      	bne.n	8006dd2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006d4e:	4b28      	ldr	r3, [pc, #160]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d5a:	d131      	bne.n	8006dc0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006d5c:	4b24      	ldr	r3, [pc, #144]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d62:	4a23      	ldr	r2, [pc, #140]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d68:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006d6c:	4b20      	ldr	r3, [pc, #128]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006d74:	4a1e      	ldr	r2, [pc, #120]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006d7c:	4b1d      	ldr	r3, [pc, #116]	; (8006df4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2232      	movs	r2, #50	; 0x32
 8006d82:	fb02 f303 	mul.w	r3, r2, r3
 8006d86:	4a1c      	ldr	r2, [pc, #112]	; (8006df8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006d88:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8c:	0c9b      	lsrs	r3, r3, #18
 8006d8e:	3301      	adds	r3, #1
 8006d90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d92:	e002      	b.n	8006d9a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006d9a:	4b15      	ldr	r3, [pc, #84]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006da2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da6:	d102      	bne.n	8006dae <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1f2      	bne.n	8006d94 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006dae:	4b10      	ldr	r3, [pc, #64]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006db6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dba:	d112      	bne.n	8006de2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e011      	b.n	8006de4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006dc0:	4b0b      	ldr	r3, [pc, #44]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006dc6:	4a0a      	ldr	r2, [pc, #40]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dcc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006dd0:	e007      	b.n	8006de2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006dd2:	4b07      	ldr	r3, [pc, #28]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006dda:	4a05      	ldr	r2, [pc, #20]	; (8006df0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006ddc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006de0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006de2:	2300      	movs	r3, #0
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr
 8006df0:	40007000 	.word	0x40007000
 8006df4:	20000000 	.word	0x20000000
 8006df8:	431bde83 	.word	0x431bde83

08006dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b088      	sub	sp, #32
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d101      	bne.n	8006e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e306      	b.n	800741c <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d075      	beq.n	8006f06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006e1a:	4b97      	ldr	r3, [pc, #604]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 030c 	and.w	r3, r3, #12
 8006e22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006e24:	4b94      	ldr	r3, [pc, #592]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e26:	68db      	ldr	r3, [r3, #12]
 8006e28:	f003 0303 	and.w	r3, r3, #3
 8006e2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	2b0c      	cmp	r3, #12
 8006e32:	d102      	bne.n	8006e3a <HAL_RCC_OscConfig+0x3e>
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	2b03      	cmp	r3, #3
 8006e38:	d002      	beq.n	8006e40 <HAL_RCC_OscConfig+0x44>
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	d10b      	bne.n	8006e58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e40:	4b8d      	ldr	r3, [pc, #564]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d05b      	beq.n	8006f04 <HAL_RCC_OscConfig+0x108>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d157      	bne.n	8006f04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e2e1      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e60:	d106      	bne.n	8006e70 <HAL_RCC_OscConfig+0x74>
 8006e62:	4b85      	ldr	r3, [pc, #532]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a84      	ldr	r2, [pc, #528]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e6c:	6013      	str	r3, [r2, #0]
 8006e6e:	e01d      	b.n	8006eac <HAL_RCC_OscConfig+0xb0>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e78:	d10c      	bne.n	8006e94 <HAL_RCC_OscConfig+0x98>
 8006e7a:	4b7f      	ldr	r3, [pc, #508]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a7e      	ldr	r2, [pc, #504]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	4b7c      	ldr	r3, [pc, #496]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a7b      	ldr	r2, [pc, #492]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e90:	6013      	str	r3, [r2, #0]
 8006e92:	e00b      	b.n	8006eac <HAL_RCC_OscConfig+0xb0>
 8006e94:	4b78      	ldr	r3, [pc, #480]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a77      	ldr	r2, [pc, #476]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e9e:	6013      	str	r3, [r2, #0]
 8006ea0:	4b75      	ldr	r3, [pc, #468]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a74      	ldr	r2, [pc, #464]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006eaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d013      	beq.n	8006edc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb4:	f7fc fa1a 	bl	80032ec <HAL_GetTick>
 8006eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006eba:	e008      	b.n	8006ece <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ebc:	f7fc fa16 	bl	80032ec <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	2b64      	cmp	r3, #100	; 0x64
 8006ec8:	d901      	bls.n	8006ece <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e2a6      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ece:	4b6a      	ldr	r3, [pc, #424]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d0f0      	beq.n	8006ebc <HAL_RCC_OscConfig+0xc0>
 8006eda:	e014      	b.n	8006f06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006edc:	f7fc fa06 	bl	80032ec <HAL_GetTick>
 8006ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ee2:	e008      	b.n	8006ef6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ee4:	f7fc fa02 	bl	80032ec <HAL_GetTick>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	2b64      	cmp	r3, #100	; 0x64
 8006ef0:	d901      	bls.n	8006ef6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ef2:	2303      	movs	r3, #3
 8006ef4:	e292      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ef6:	4b60      	ldr	r3, [pc, #384]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1f0      	bne.n	8006ee4 <HAL_RCC_OscConfig+0xe8>
 8006f02:	e000      	b.n	8006f06 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d075      	beq.n	8006ffe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f12:	4b59      	ldr	r3, [pc, #356]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 030c 	and.w	r3, r3, #12
 8006f1a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f1c:	4b56      	ldr	r3, [pc, #344]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f1e:	68db      	ldr	r3, [r3, #12]
 8006f20:	f003 0303 	and.w	r3, r3, #3
 8006f24:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b0c      	cmp	r3, #12
 8006f2a:	d102      	bne.n	8006f32 <HAL_RCC_OscConfig+0x136>
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	2b02      	cmp	r3, #2
 8006f30:	d002      	beq.n	8006f38 <HAL_RCC_OscConfig+0x13c>
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d11f      	bne.n	8006f78 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f38:	4b4f      	ldr	r3, [pc, #316]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d005      	beq.n	8006f50 <HAL_RCC_OscConfig+0x154>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d101      	bne.n	8006f50 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e265      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f50:	4b49      	ldr	r3, [pc, #292]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	061b      	lsls	r3, r3, #24
 8006f5e:	4946      	ldr	r1, [pc, #280]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006f64:	4b45      	ldr	r3, [pc, #276]	; (800707c <HAL_RCC_OscConfig+0x280>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7fc f973 	bl	8003254 <HAL_InitTick>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d043      	beq.n	8006ffc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e251      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d023      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f80:	4b3d      	ldr	r3, [pc, #244]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a3c      	ldr	r2, [pc, #240]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f8c:	f7fc f9ae 	bl	80032ec <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f92:	e008      	b.n	8006fa6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f94:	f7fc f9aa 	bl	80032ec <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	2b02      	cmp	r3, #2
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e23a      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006fa6:	4b34      	ldr	r3, [pc, #208]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d0f0      	beq.n	8006f94 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fb2:	4b31      	ldr	r3, [pc, #196]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	061b      	lsls	r3, r3, #24
 8006fc0:	492d      	ldr	r1, [pc, #180]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	604b      	str	r3, [r1, #4]
 8006fc6:	e01a      	b.n	8006ffe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fc8:	4b2b      	ldr	r3, [pc, #172]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a2a      	ldr	r2, [pc, #168]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006fce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd4:	f7fc f98a 	bl	80032ec <HAL_GetTick>
 8006fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fda:	e008      	b.n	8006fee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fdc:	f7fc f986 	bl	80032ec <HAL_GetTick>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	2b02      	cmp	r3, #2
 8006fe8:	d901      	bls.n	8006fee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006fea:	2303      	movs	r3, #3
 8006fec:	e216      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006fee:	4b22      	ldr	r3, [pc, #136]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1f0      	bne.n	8006fdc <HAL_RCC_OscConfig+0x1e0>
 8006ffa:	e000      	b.n	8006ffe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ffc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0308 	and.w	r3, r3, #8
 8007006:	2b00      	cmp	r3, #0
 8007008:	d041      	beq.n	800708e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d01c      	beq.n	800704c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007012:	4b19      	ldr	r3, [pc, #100]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8007014:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007018:	4a17      	ldr	r2, [pc, #92]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 800701a:	f043 0301 	orr.w	r3, r3, #1
 800701e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007022:	f7fc f963 	bl	80032ec <HAL_GetTick>
 8007026:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007028:	e008      	b.n	800703c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800702a:	f7fc f95f 	bl	80032ec <HAL_GetTick>
 800702e:	4602      	mov	r2, r0
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	2b02      	cmp	r3, #2
 8007036:	d901      	bls.n	800703c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007038:	2303      	movs	r3, #3
 800703a:	e1ef      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800703c:	4b0e      	ldr	r3, [pc, #56]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 800703e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d0ef      	beq.n	800702a <HAL_RCC_OscConfig+0x22e>
 800704a:	e020      	b.n	800708e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800704c:	4b0a      	ldr	r3, [pc, #40]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 800704e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007052:	4a09      	ldr	r2, [pc, #36]	; (8007078 <HAL_RCC_OscConfig+0x27c>)
 8007054:	f023 0301 	bic.w	r3, r3, #1
 8007058:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800705c:	f7fc f946 	bl	80032ec <HAL_GetTick>
 8007060:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007062:	e00d      	b.n	8007080 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007064:	f7fc f942 	bl	80032ec <HAL_GetTick>
 8007068:	4602      	mov	r2, r0
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	1ad3      	subs	r3, r2, r3
 800706e:	2b02      	cmp	r3, #2
 8007070:	d906      	bls.n	8007080 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e1d2      	b.n	800741c <HAL_RCC_OscConfig+0x620>
 8007076:	bf00      	nop
 8007078:	40021000 	.word	0x40021000
 800707c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007080:	4b8c      	ldr	r3, [pc, #560]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007082:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d1ea      	bne.n	8007064 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0304 	and.w	r3, r3, #4
 8007096:	2b00      	cmp	r3, #0
 8007098:	f000 80a6 	beq.w	80071e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800709c:	2300      	movs	r3, #0
 800709e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80070a0:	4b84      	ldr	r3, [pc, #528]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80070a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d101      	bne.n	80070b0 <HAL_RCC_OscConfig+0x2b4>
 80070ac:	2301      	movs	r3, #1
 80070ae:	e000      	b.n	80070b2 <HAL_RCC_OscConfig+0x2b6>
 80070b0:	2300      	movs	r3, #0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00d      	beq.n	80070d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070b6:	4b7f      	ldr	r3, [pc, #508]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80070b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ba:	4a7e      	ldr	r2, [pc, #504]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80070bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070c0:	6593      	str	r3, [r2, #88]	; 0x58
 80070c2:	4b7c      	ldr	r3, [pc, #496]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80070c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80070ce:	2301      	movs	r3, #1
 80070d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070d2:	4b79      	ldr	r3, [pc, #484]	; (80072b8 <HAL_RCC_OscConfig+0x4bc>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d118      	bne.n	8007110 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80070de:	4b76      	ldr	r3, [pc, #472]	; (80072b8 <HAL_RCC_OscConfig+0x4bc>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a75      	ldr	r2, [pc, #468]	; (80072b8 <HAL_RCC_OscConfig+0x4bc>)
 80070e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070ea:	f7fc f8ff 	bl	80032ec <HAL_GetTick>
 80070ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80070f0:	e008      	b.n	8007104 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070f2:	f7fc f8fb 	bl	80032ec <HAL_GetTick>
 80070f6:	4602      	mov	r2, r0
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	1ad3      	subs	r3, r2, r3
 80070fc:	2b02      	cmp	r3, #2
 80070fe:	d901      	bls.n	8007104 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e18b      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007104:	4b6c      	ldr	r3, [pc, #432]	; (80072b8 <HAL_RCC_OscConfig+0x4bc>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800710c:	2b00      	cmp	r3, #0
 800710e:	d0f0      	beq.n	80070f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b01      	cmp	r3, #1
 8007116:	d108      	bne.n	800712a <HAL_RCC_OscConfig+0x32e>
 8007118:	4b66      	ldr	r3, [pc, #408]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800711a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800711e:	4a65      	ldr	r2, [pc, #404]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007120:	f043 0301 	orr.w	r3, r3, #1
 8007124:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007128:	e024      	b.n	8007174 <HAL_RCC_OscConfig+0x378>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	2b05      	cmp	r3, #5
 8007130:	d110      	bne.n	8007154 <HAL_RCC_OscConfig+0x358>
 8007132:	4b60      	ldr	r3, [pc, #384]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007138:	4a5e      	ldr	r2, [pc, #376]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800713a:	f043 0304 	orr.w	r3, r3, #4
 800713e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007142:	4b5c      	ldr	r3, [pc, #368]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007144:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007148:	4a5a      	ldr	r2, [pc, #360]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800714a:	f043 0301 	orr.w	r3, r3, #1
 800714e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007152:	e00f      	b.n	8007174 <HAL_RCC_OscConfig+0x378>
 8007154:	4b57      	ldr	r3, [pc, #348]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800715a:	4a56      	ldr	r2, [pc, #344]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800715c:	f023 0301 	bic.w	r3, r3, #1
 8007160:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007164:	4b53      	ldr	r3, [pc, #332]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800716a:	4a52      	ldr	r2, [pc, #328]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800716c:	f023 0304 	bic.w	r3, r3, #4
 8007170:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d016      	beq.n	80071aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800717c:	f7fc f8b6 	bl	80032ec <HAL_GetTick>
 8007180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007182:	e00a      	b.n	800719a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007184:	f7fc f8b2 	bl	80032ec <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007192:	4293      	cmp	r3, r2
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e140      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800719a:	4b46      	ldr	r3, [pc, #280]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800719c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d0ed      	beq.n	8007184 <HAL_RCC_OscConfig+0x388>
 80071a8:	e015      	b.n	80071d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071aa:	f7fc f89f 	bl	80032ec <HAL_GetTick>
 80071ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80071b0:	e00a      	b.n	80071c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071b2:	f7fc f89b 	bl	80032ec <HAL_GetTick>
 80071b6:	4602      	mov	r2, r0
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	1ad3      	subs	r3, r2, r3
 80071bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d901      	bls.n	80071c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80071c4:	2303      	movs	r3, #3
 80071c6:	e129      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80071c8:	4b3a      	ldr	r3, [pc, #232]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80071ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d1ed      	bne.n	80071b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80071d6:	7ffb      	ldrb	r3, [r7, #31]
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d105      	bne.n	80071e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071dc:	4b35      	ldr	r3, [pc, #212]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80071de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071e0:	4a34      	ldr	r2, [pc, #208]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80071e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0320 	and.w	r3, r3, #32
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d03c      	beq.n	800726e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d01c      	beq.n	8007236 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80071fc:	4b2d      	ldr	r3, [pc, #180]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 80071fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007202:	4a2c      	ldr	r2, [pc, #176]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007204:	f043 0301 	orr.w	r3, r3, #1
 8007208:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800720c:	f7fc f86e 	bl	80032ec <HAL_GetTick>
 8007210:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007212:	e008      	b.n	8007226 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007214:	f7fc f86a 	bl	80032ec <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	693b      	ldr	r3, [r7, #16]
 800721c:	1ad3      	subs	r3, r2, r3
 800721e:	2b02      	cmp	r3, #2
 8007220:	d901      	bls.n	8007226 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007222:	2303      	movs	r3, #3
 8007224:	e0fa      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007226:	4b23      	ldr	r3, [pc, #140]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007228:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0ef      	beq.n	8007214 <HAL_RCC_OscConfig+0x418>
 8007234:	e01b      	b.n	800726e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007236:	4b1f      	ldr	r3, [pc, #124]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007238:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800723c:	4a1d      	ldr	r2, [pc, #116]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800723e:	f023 0301 	bic.w	r3, r3, #1
 8007242:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007246:	f7fc f851 	bl	80032ec <HAL_GetTick>
 800724a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800724e:	f7fc f84d 	bl	80032ec <HAL_GetTick>
 8007252:	4602      	mov	r2, r0
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e0dd      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007260:	4b14      	ldr	r3, [pc, #80]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007262:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1ef      	bne.n	800724e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	69db      	ldr	r3, [r3, #28]
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 80d1 	beq.w	800741a <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007278:	4b0e      	ldr	r3, [pc, #56]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 030c 	and.w	r3, r3, #12
 8007280:	2b0c      	cmp	r3, #12
 8007282:	f000 808b 	beq.w	800739c <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	69db      	ldr	r3, [r3, #28]
 800728a:	2b02      	cmp	r3, #2
 800728c:	d15e      	bne.n	800734c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800728e:	4b09      	ldr	r3, [pc, #36]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a08      	ldr	r2, [pc, #32]	; (80072b4 <HAL_RCC_OscConfig+0x4b8>)
 8007294:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007298:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800729a:	f7fc f827 	bl	80032ec <HAL_GetTick>
 800729e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072a0:	e00c      	b.n	80072bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072a2:	f7fc f823 	bl	80032ec <HAL_GetTick>
 80072a6:	4602      	mov	r2, r0
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d905      	bls.n	80072bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80072b0:	2303      	movs	r3, #3
 80072b2:	e0b3      	b.n	800741c <HAL_RCC_OscConfig+0x620>
 80072b4:	40021000 	.word	0x40021000
 80072b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072bc:	4b59      	ldr	r3, [pc, #356]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1ec      	bne.n	80072a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072c8:	4b56      	ldr	r3, [pc, #344]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 80072ca:	68da      	ldr	r2, [r3, #12]
 80072cc:	4b56      	ldr	r3, [pc, #344]	; (8007428 <HAL_RCC_OscConfig+0x62c>)
 80072ce:	4013      	ands	r3, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	6a11      	ldr	r1, [r2, #32]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80072d8:	3a01      	subs	r2, #1
 80072da:	0112      	lsls	r2, r2, #4
 80072dc:	4311      	orrs	r1, r2
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80072e2:	0212      	lsls	r2, r2, #8
 80072e4:	4311      	orrs	r1, r2
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80072ea:	0852      	lsrs	r2, r2, #1
 80072ec:	3a01      	subs	r2, #1
 80072ee:	0552      	lsls	r2, r2, #21
 80072f0:	4311      	orrs	r1, r2
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80072f6:	0852      	lsrs	r2, r2, #1
 80072f8:	3a01      	subs	r2, #1
 80072fa:	0652      	lsls	r2, r2, #25
 80072fc:	4311      	orrs	r1, r2
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007302:	06d2      	lsls	r2, r2, #27
 8007304:	430a      	orrs	r2, r1
 8007306:	4947      	ldr	r1, [pc, #284]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007308:	4313      	orrs	r3, r2
 800730a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800730c:	4b45      	ldr	r3, [pc, #276]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a44      	ldr	r2, [pc, #272]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007312:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007316:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007318:	4b42      	ldr	r3, [pc, #264]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800731a:	68db      	ldr	r3, [r3, #12]
 800731c:	4a41      	ldr	r2, [pc, #260]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800731e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007322:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007324:	f7fb ffe2 	bl	80032ec <HAL_GetTick>
 8007328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800732a:	e008      	b.n	800733e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800732c:	f7fb ffde 	bl	80032ec <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	2b02      	cmp	r3, #2
 8007338:	d901      	bls.n	800733e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e06e      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800733e:	4b39      	ldr	r3, [pc, #228]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d0f0      	beq.n	800732c <HAL_RCC_OscConfig+0x530>
 800734a:	e066      	b.n	800741a <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800734c:	4b35      	ldr	r3, [pc, #212]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a34      	ldr	r2, [pc, #208]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007352:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007356:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007358:	4b32      	ldr	r3, [pc, #200]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	4a31      	ldr	r2, [pc, #196]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800735e:	f023 0303 	bic.w	r3, r3, #3
 8007362:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007364:	4b2f      	ldr	r3, [pc, #188]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	4a2e      	ldr	r2, [pc, #184]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 800736a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800736e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007372:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007374:	f7fb ffba 	bl	80032ec <HAL_GetTick>
 8007378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800737a:	e008      	b.n	800738e <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800737c:	f7fb ffb6 	bl	80032ec <HAL_GetTick>
 8007380:	4602      	mov	r2, r0
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	1ad3      	subs	r3, r2, r3
 8007386:	2b02      	cmp	r3, #2
 8007388:	d901      	bls.n	800738e <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e046      	b.n	800741c <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800738e:	4b25      	ldr	r3, [pc, #148]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1f0      	bne.n	800737c <HAL_RCC_OscConfig+0x580>
 800739a:	e03e      	b.n	800741a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	69db      	ldr	r3, [r3, #28]
 80073a0:	2b01      	cmp	r3, #1
 80073a2:	d101      	bne.n	80073a8 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80073a4:	2301      	movs	r3, #1
 80073a6:	e039      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80073a8:	4b1e      	ldr	r3, [pc, #120]	; (8007424 <HAL_RCC_OscConfig+0x628>)
 80073aa:	68db      	ldr	r3, [r3, #12]
 80073ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	f003 0203 	and.w	r2, r3, #3
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6a1b      	ldr	r3, [r3, #32]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d12c      	bne.n	8007416 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c6:	3b01      	subs	r3, #1
 80073c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d123      	bne.n	8007416 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80073da:	429a      	cmp	r2, r3
 80073dc:	d11b      	bne.n	8007416 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d113      	bne.n	8007416 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073f8:	085b      	lsrs	r3, r3, #1
 80073fa:	3b01      	subs	r3, #1
 80073fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80073fe:	429a      	cmp	r2, r3
 8007400:	d109      	bne.n	8007416 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800740c:	085b      	lsrs	r3, r3, #1
 800740e:	3b01      	subs	r3, #1
 8007410:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007412:	429a      	cmp	r2, r3
 8007414:	d001      	beq.n	800741a <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e000      	b.n	800741c <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3720      	adds	r7, #32
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	40021000 	.word	0x40021000
 8007428:	019f800c 	.word	0x019f800c

0800742c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b086      	sub	sp, #24
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007436:	2300      	movs	r3, #0
 8007438:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d101      	bne.n	8007444 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007440:	2301      	movs	r3, #1
 8007442:	e11e      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007444:	4b91      	ldr	r3, [pc, #580]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f003 030f 	and.w	r3, r3, #15
 800744c:	683a      	ldr	r2, [r7, #0]
 800744e:	429a      	cmp	r2, r3
 8007450:	d910      	bls.n	8007474 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007452:	4b8e      	ldr	r3, [pc, #568]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f023 020f 	bic.w	r2, r3, #15
 800745a:	498c      	ldr	r1, [pc, #560]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	4313      	orrs	r3, r2
 8007460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007462:	4b8a      	ldr	r3, [pc, #552]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 030f 	and.w	r3, r3, #15
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	429a      	cmp	r2, r3
 800746e:	d001      	beq.n	8007474 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e106      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b00      	cmp	r3, #0
 800747e:	d073      	beq.n	8007568 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	2b03      	cmp	r3, #3
 8007486:	d129      	bne.n	80074dc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007488:	4b81      	ldr	r3, [pc, #516]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007490:	2b00      	cmp	r3, #0
 8007492:	d101      	bne.n	8007498 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e0f4      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007498:	f000 f99e 	bl	80077d8 <RCC_GetSysClockFreqFromPLLSource>
 800749c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	4a7c      	ldr	r2, [pc, #496]	; (8007694 <HAL_RCC_ClockConfig+0x268>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d93f      	bls.n	8007526 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80074a6:	4b7a      	ldr	r3, [pc, #488]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d009      	beq.n	80074c6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d033      	beq.n	8007526 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d12f      	bne.n	8007526 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80074c6:	4b72      	ldr	r3, [pc, #456]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074ce:	4a70      	ldr	r2, [pc, #448]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80074d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074d4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80074d6:	2380      	movs	r3, #128	; 0x80
 80074d8:	617b      	str	r3, [r7, #20]
 80074da:	e024      	b.n	8007526 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d107      	bne.n	80074f4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074e4:	4b6a      	ldr	r3, [pc, #424]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d109      	bne.n	8007504 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e0c6      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074f4:	4b66      	ldr	r3, [pc, #408]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d101      	bne.n	8007504 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e0be      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007504:	f000 f8ce 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 8007508:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	4a61      	ldr	r2, [pc, #388]	; (8007694 <HAL_RCC_ClockConfig+0x268>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d909      	bls.n	8007526 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007512:	4b5f      	ldr	r3, [pc, #380]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007514:	689b      	ldr	r3, [r3, #8]
 8007516:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800751a:	4a5d      	ldr	r2, [pc, #372]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 800751c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007520:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007522:	2380      	movs	r3, #128	; 0x80
 8007524:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007526:	4b5a      	ldr	r3, [pc, #360]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	f023 0203 	bic.w	r2, r3, #3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	4957      	ldr	r1, [pc, #348]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007534:	4313      	orrs	r3, r2
 8007536:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007538:	f7fb fed8 	bl	80032ec <HAL_GetTick>
 800753c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800753e:	e00a      	b.n	8007556 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007540:	f7fb fed4 	bl	80032ec <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	f241 3288 	movw	r2, #5000	; 0x1388
 800754e:	4293      	cmp	r3, r2
 8007550:	d901      	bls.n	8007556 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	e095      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007556:	4b4e      	ldr	r3, [pc, #312]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 020c 	and.w	r2, r3, #12
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	429a      	cmp	r2, r3
 8007566:	d1eb      	bne.n	8007540 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0302 	and.w	r3, r3, #2
 8007570:	2b00      	cmp	r3, #0
 8007572:	d023      	beq.n	80075bc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f003 0304 	and.w	r3, r3, #4
 800757c:	2b00      	cmp	r3, #0
 800757e:	d005      	beq.n	800758c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007580:	4b43      	ldr	r3, [pc, #268]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	4a42      	ldr	r2, [pc, #264]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007586:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800758a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0308 	and.w	r3, r3, #8
 8007594:	2b00      	cmp	r3, #0
 8007596:	d007      	beq.n	80075a8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007598:	4b3d      	ldr	r3, [pc, #244]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 800759a:	689b      	ldr	r3, [r3, #8]
 800759c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80075a0:	4a3b      	ldr	r2, [pc, #236]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80075a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80075a6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075a8:	4b39      	ldr	r3, [pc, #228]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	4936      	ldr	r1, [pc, #216]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80075b6:	4313      	orrs	r3, r2
 80075b8:	608b      	str	r3, [r1, #8]
 80075ba:	e008      	b.n	80075ce <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80075bc:	697b      	ldr	r3, [r7, #20]
 80075be:	2b80      	cmp	r3, #128	; 0x80
 80075c0:	d105      	bne.n	80075ce <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80075c2:	4b33      	ldr	r3, [pc, #204]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	4a32      	ldr	r2, [pc, #200]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 80075c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075cc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075ce:	4b2f      	ldr	r3, [pc, #188]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f003 030f 	and.w	r3, r3, #15
 80075d6:	683a      	ldr	r2, [r7, #0]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d21d      	bcs.n	8007618 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075dc:	4b2b      	ldr	r3, [pc, #172]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f023 020f 	bic.w	r2, r3, #15
 80075e4:	4929      	ldr	r1, [pc, #164]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80075ec:	f7fb fe7e 	bl	80032ec <HAL_GetTick>
 80075f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075f2:	e00a      	b.n	800760a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075f4:	f7fb fe7a 	bl	80032ec <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007602:	4293      	cmp	r3, r2
 8007604:	d901      	bls.n	800760a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007606:	2303      	movs	r3, #3
 8007608:	e03b      	b.n	8007682 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800760a:	4b20      	ldr	r3, [pc, #128]	; (800768c <HAL_RCC_ClockConfig+0x260>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 030f 	and.w	r3, r3, #15
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d1ed      	bne.n	80075f4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d008      	beq.n	8007636 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007624:	4b1a      	ldr	r3, [pc, #104]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	4917      	ldr	r1, [pc, #92]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007632:	4313      	orrs	r3, r2
 8007634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0308 	and.w	r3, r3, #8
 800763e:	2b00      	cmp	r3, #0
 8007640:	d009      	beq.n	8007656 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007642:	4b13      	ldr	r3, [pc, #76]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	691b      	ldr	r3, [r3, #16]
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	490f      	ldr	r1, [pc, #60]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 8007652:	4313      	orrs	r3, r2
 8007654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007656:	f000 f825 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 800765a:	4602      	mov	r2, r0
 800765c:	4b0c      	ldr	r3, [pc, #48]	; (8007690 <HAL_RCC_ClockConfig+0x264>)
 800765e:	689b      	ldr	r3, [r3, #8]
 8007660:	091b      	lsrs	r3, r3, #4
 8007662:	f003 030f 	and.w	r3, r3, #15
 8007666:	490c      	ldr	r1, [pc, #48]	; (8007698 <HAL_RCC_ClockConfig+0x26c>)
 8007668:	5ccb      	ldrb	r3, [r1, r3]
 800766a:	f003 031f 	and.w	r3, r3, #31
 800766e:	fa22 f303 	lsr.w	r3, r2, r3
 8007672:	4a0a      	ldr	r2, [pc, #40]	; (800769c <HAL_RCC_ClockConfig+0x270>)
 8007674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007676:	4b0a      	ldr	r3, [pc, #40]	; (80076a0 <HAL_RCC_ClockConfig+0x274>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	4618      	mov	r0, r3
 800767c:	f7fb fdea 	bl	8003254 <HAL_InitTick>
 8007680:	4603      	mov	r3, r0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3718      	adds	r7, #24
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	40022000 	.word	0x40022000
 8007690:	40021000 	.word	0x40021000
 8007694:	04c4b400 	.word	0x04c4b400
 8007698:	08009688 	.word	0x08009688
 800769c:	20000000 	.word	0x20000000
 80076a0:	20000004 	.word	0x20000004

080076a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80076aa:	4b2c      	ldr	r3, [pc, #176]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f003 030c 	and.w	r3, r3, #12
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d102      	bne.n	80076bc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80076b6:	4b2a      	ldr	r3, [pc, #168]	; (8007760 <HAL_RCC_GetSysClockFreq+0xbc>)
 80076b8:	613b      	str	r3, [r7, #16]
 80076ba:	e047      	b.n	800774c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80076bc:	4b27      	ldr	r3, [pc, #156]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f003 030c 	and.w	r3, r3, #12
 80076c4:	2b08      	cmp	r3, #8
 80076c6:	d102      	bne.n	80076ce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80076c8:	4b26      	ldr	r3, [pc, #152]	; (8007764 <HAL_RCC_GetSysClockFreq+0xc0>)
 80076ca:	613b      	str	r3, [r7, #16]
 80076cc:	e03e      	b.n	800774c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80076ce:	4b23      	ldr	r3, [pc, #140]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	f003 030c 	and.w	r3, r3, #12
 80076d6:	2b0c      	cmp	r3, #12
 80076d8:	d136      	bne.n	8007748 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076da:	4b20      	ldr	r3, [pc, #128]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076e4:	4b1d      	ldr	r3, [pc, #116]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	091b      	lsrs	r3, r3, #4
 80076ea:	f003 030f 	and.w	r3, r3, #15
 80076ee:	3301      	adds	r3, #1
 80076f0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b03      	cmp	r3, #3
 80076f6:	d10c      	bne.n	8007712 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80076f8:	4a1a      	ldr	r2, [pc, #104]	; (8007764 <HAL_RCC_GetSysClockFreq+0xc0>)
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007700:	4a16      	ldr	r2, [pc, #88]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007702:	68d2      	ldr	r2, [r2, #12]
 8007704:	0a12      	lsrs	r2, r2, #8
 8007706:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800770a:	fb02 f303 	mul.w	r3, r2, r3
 800770e:	617b      	str	r3, [r7, #20]
      break;
 8007710:	e00c      	b.n	800772c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007712:	4a13      	ldr	r2, [pc, #76]	; (8007760 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	fbb2 f3f3 	udiv	r3, r2, r3
 800771a:	4a10      	ldr	r2, [pc, #64]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 800771c:	68d2      	ldr	r2, [r2, #12]
 800771e:	0a12      	lsrs	r2, r2, #8
 8007720:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007724:	fb02 f303 	mul.w	r3, r2, r3
 8007728:	617b      	str	r3, [r7, #20]
      break;
 800772a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800772c:	4b0b      	ldr	r3, [pc, #44]	; (800775c <HAL_RCC_GetSysClockFreq+0xb8>)
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	0e5b      	lsrs	r3, r3, #25
 8007732:	f003 0303 	and.w	r3, r3, #3
 8007736:	3301      	adds	r3, #1
 8007738:	005b      	lsls	r3, r3, #1
 800773a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	fbb2 f3f3 	udiv	r3, r2, r3
 8007744:	613b      	str	r3, [r7, #16]
 8007746:	e001      	b.n	800774c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007748:	2300      	movs	r3, #0
 800774a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800774c:	693b      	ldr	r3, [r7, #16]
}
 800774e:	4618      	mov	r0, r3
 8007750:	371c      	adds	r7, #28
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop
 800775c:	40021000 	.word	0x40021000
 8007760:	00f42400 	.word	0x00f42400
 8007764:	007a1200 	.word	0x007a1200

08007768 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007768:	b480      	push	{r7}
 800776a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800776c:	4b03      	ldr	r3, [pc, #12]	; (800777c <HAL_RCC_GetHCLKFreq+0x14>)
 800776e:	681b      	ldr	r3, [r3, #0]
}
 8007770:	4618      	mov	r0, r3
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr
 800777a:	bf00      	nop
 800777c:	20000000 	.word	0x20000000

08007780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007784:	f7ff fff0 	bl	8007768 <HAL_RCC_GetHCLKFreq>
 8007788:	4602      	mov	r2, r0
 800778a:	4b06      	ldr	r3, [pc, #24]	; (80077a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	0a1b      	lsrs	r3, r3, #8
 8007790:	f003 0307 	and.w	r3, r3, #7
 8007794:	4904      	ldr	r1, [pc, #16]	; (80077a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007796:	5ccb      	ldrb	r3, [r1, r3]
 8007798:	f003 031f 	and.w	r3, r3, #31
 800779c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	40021000 	.word	0x40021000
 80077a8:	08009698 	.word	0x08009698

080077ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80077b0:	f7ff ffda 	bl	8007768 <HAL_RCC_GetHCLKFreq>
 80077b4:	4602      	mov	r2, r0
 80077b6:	4b06      	ldr	r3, [pc, #24]	; (80077d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	0adb      	lsrs	r3, r3, #11
 80077bc:	f003 0307 	and.w	r3, r3, #7
 80077c0:	4904      	ldr	r1, [pc, #16]	; (80077d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80077c2:	5ccb      	ldrb	r3, [r1, r3]
 80077c4:	f003 031f 	and.w	r3, r3, #31
 80077c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	40021000 	.word	0x40021000
 80077d4:	08009698 	.word	0x08009698

080077d8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80077d8:	b480      	push	{r7}
 80077da:	b087      	sub	sp, #28
 80077dc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80077de:	4b1e      	ldr	r3, [pc, #120]	; (8007858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	f003 0303 	and.w	r3, r3, #3
 80077e6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80077e8:	4b1b      	ldr	r3, [pc, #108]	; (8007858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	091b      	lsrs	r3, r3, #4
 80077ee:	f003 030f 	and.w	r3, r3, #15
 80077f2:	3301      	adds	r3, #1
 80077f4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	2b03      	cmp	r3, #3
 80077fa:	d10c      	bne.n	8007816 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80077fc:	4a17      	ldr	r2, [pc, #92]	; (800785c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	fbb2 f3f3 	udiv	r3, r2, r3
 8007804:	4a14      	ldr	r2, [pc, #80]	; (8007858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007806:	68d2      	ldr	r2, [r2, #12]
 8007808:	0a12      	lsrs	r2, r2, #8
 800780a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800780e:	fb02 f303 	mul.w	r3, r2, r3
 8007812:	617b      	str	r3, [r7, #20]
    break;
 8007814:	e00c      	b.n	8007830 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007816:	4a12      	ldr	r2, [pc, #72]	; (8007860 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	fbb2 f3f3 	udiv	r3, r2, r3
 800781e:	4a0e      	ldr	r2, [pc, #56]	; (8007858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007820:	68d2      	ldr	r2, [r2, #12]
 8007822:	0a12      	lsrs	r2, r2, #8
 8007824:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007828:	fb02 f303 	mul.w	r3, r2, r3
 800782c:	617b      	str	r3, [r7, #20]
    break;
 800782e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007830:	4b09      	ldr	r3, [pc, #36]	; (8007858 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	0e5b      	lsrs	r3, r3, #25
 8007836:	f003 0303 	and.w	r3, r3, #3
 800783a:	3301      	adds	r3, #1
 800783c:	005b      	lsls	r3, r3, #1
 800783e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	fbb2 f3f3 	udiv	r3, r2, r3
 8007848:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800784a:	687b      	ldr	r3, [r7, #4]
}
 800784c:	4618      	mov	r0, r3
 800784e:	371c      	adds	r7, #28
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr
 8007858:	40021000 	.word	0x40021000
 800785c:	007a1200 	.word	0x007a1200
 8007860:	00f42400 	.word	0x00f42400

08007864 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b086      	sub	sp, #24
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800786c:	2300      	movs	r3, #0
 800786e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007870:	2300      	movs	r3, #0
 8007872:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 8098 	beq.w	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007882:	2300      	movs	r3, #0
 8007884:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007886:	4b43      	ldr	r3, [pc, #268]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800788a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10d      	bne.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007892:	4b40      	ldr	r3, [pc, #256]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007896:	4a3f      	ldr	r2, [pc, #252]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007898:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800789c:	6593      	str	r3, [r2, #88]	; 0x58
 800789e:	4b3d      	ldr	r3, [pc, #244]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078a6:	60bb      	str	r3, [r7, #8]
 80078a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078aa:	2301      	movs	r3, #1
 80078ac:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078ae:	4b3a      	ldr	r3, [pc, #232]	; (8007998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a39      	ldr	r2, [pc, #228]	; (8007998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80078b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078b8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078ba:	f7fb fd17 	bl	80032ec <HAL_GetTick>
 80078be:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078c0:	e009      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078c2:	f7fb fd13 	bl	80032ec <HAL_GetTick>
 80078c6:	4602      	mov	r2, r0
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	1ad3      	subs	r3, r2, r3
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d902      	bls.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80078d0:	2303      	movs	r3, #3
 80078d2:	74fb      	strb	r3, [r7, #19]
        break;
 80078d4:	e005      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80078d6:	4b30      	ldr	r3, [pc, #192]	; (8007998 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d0ef      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80078e2:	7cfb      	ldrb	r3, [r7, #19]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d159      	bne.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80078e8:	4b2a      	ldr	r3, [pc, #168]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80078ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078f2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d01e      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	429a      	cmp	r2, r3
 8007902:	d019      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007904:	4b23      	ldr	r3, [pc, #140]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800790a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800790e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007910:	4b20      	ldr	r3, [pc, #128]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007916:	4a1f      	ldr	r2, [pc, #124]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007918:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800791c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007920:	4b1c      	ldr	r3, [pc, #112]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007922:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007926:	4a1b      	ldr	r2, [pc, #108]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007928:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800792c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007930:	4a18      	ldr	r2, [pc, #96]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007932:	697b      	ldr	r3, [r7, #20]
 8007934:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d016      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007942:	f7fb fcd3 	bl	80032ec <HAL_GetTick>
 8007946:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007948:	e00b      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800794a:	f7fb fccf 	bl	80032ec <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	f241 3288 	movw	r2, #5000	; 0x1388
 8007958:	4293      	cmp	r3, r2
 800795a:	d902      	bls.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	74fb      	strb	r3, [r7, #19]
            break;
 8007960:	e006      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007962:	4b0c      	ldr	r3, [pc, #48]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007968:	f003 0302 	and.w	r3, r3, #2
 800796c:	2b00      	cmp	r3, #0
 800796e:	d0ec      	beq.n	800794a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007970:	7cfb      	ldrb	r3, [r7, #19]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10b      	bne.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007976:	4b07      	ldr	r3, [pc, #28]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800797c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007984:	4903      	ldr	r1, [pc, #12]	; (8007994 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007986:	4313      	orrs	r3, r2
 8007988:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800798c:	e008      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800798e:	7cfb      	ldrb	r3, [r7, #19]
 8007990:	74bb      	strb	r3, [r7, #18]
 8007992:	e005      	b.n	80079a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007994:	40021000 	.word	0x40021000
 8007998:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800799c:	7cfb      	ldrb	r3, [r7, #19]
 800799e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80079a0:	7c7b      	ldrb	r3, [r7, #17]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d105      	bne.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079a6:	4ba7      	ldr	r3, [pc, #668]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079aa:	4aa6      	ldr	r2, [pc, #664]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079b0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80079be:	4ba1      	ldr	r3, [pc, #644]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079c4:	f023 0203 	bic.w	r2, r3, #3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	499d      	ldr	r1, [pc, #628]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079ce:	4313      	orrs	r3, r2
 80079d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 0302 	and.w	r3, r3, #2
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00a      	beq.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80079e0:	4b98      	ldr	r3, [pc, #608]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079e6:	f023 020c 	bic.w	r2, r3, #12
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	4995      	ldr	r1, [pc, #596]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 0304 	and.w	r3, r3, #4
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00a      	beq.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007a02:	4b90      	ldr	r3, [pc, #576]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a08:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	498c      	ldr	r1, [pc, #560]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0308 	and.w	r3, r3, #8
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d00a      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a24:	4b87      	ldr	r3, [pc, #540]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a2a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	4984      	ldr	r1, [pc, #528]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a34:	4313      	orrs	r3, r2
 8007a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0310 	and.w	r3, r3, #16
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d00a      	beq.n	8007a5c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a46:	4b7f      	ldr	r3, [pc, #508]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	695b      	ldr	r3, [r3, #20]
 8007a54:	497b      	ldr	r1, [pc, #492]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0320 	and.w	r3, r3, #32
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d00a      	beq.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a68:	4b76      	ldr	r3, [pc, #472]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a6e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	4973      	ldr	r1, [pc, #460]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00a      	beq.n	8007aa0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007a8a:	4b6e      	ldr	r3, [pc, #440]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a90:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	496a      	ldr	r1, [pc, #424]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00a      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007aac:	4b65      	ldr	r3, [pc, #404]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ab2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	4962      	ldr	r1, [pc, #392]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007abc:	4313      	orrs	r3, r2
 8007abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00a      	beq.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ace:	4b5d      	ldr	r3, [pc, #372]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ad4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007adc:	4959      	ldr	r1, [pc, #356]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d00a      	beq.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007af0:	4b54      	ldr	r3, [pc, #336]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007af2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007af6:	f023 0203 	bic.w	r2, r3, #3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	4951      	ldr	r1, [pc, #324]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d00a      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b12:	4b4c      	ldr	r3, [pc, #304]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b20:	4948      	ldr	r1, [pc, #288]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d015      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b34:	4b43      	ldr	r3, [pc, #268]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b42:	4940      	ldr	r1, [pc, #256]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007b52:	d105      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b54:	4b3b      	ldr	r3, [pc, #236]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	4a3a      	ldr	r2, [pc, #232]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b5e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d015      	beq.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007b6c:	4b35      	ldr	r3, [pc, #212]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b72:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b7a:	4932      	ldr	r1, [pc, #200]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b8a:	d105      	bne.n	8007b98 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b8c:	4b2d      	ldr	r3, [pc, #180]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	4a2c      	ldr	r2, [pc, #176]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b96:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d015      	beq.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007ba4:	4b27      	ldr	r3, [pc, #156]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007baa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb2:	4924      	ldr	r1, [pc, #144]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007bc2:	d105      	bne.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bc4:	4b1f      	ldr	r3, [pc, #124]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	4a1e      	ldr	r2, [pc, #120]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d015      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007bdc:	4b19      	ldr	r3, [pc, #100]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007be2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bea:	4916      	ldr	r1, [pc, #88]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bfa:	d105      	bne.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bfc:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	4a10      	ldr	r2, [pc, #64]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c06:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d019      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c14:	4b0b      	ldr	r3, [pc, #44]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c1a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	4908      	ldr	r1, [pc, #32]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c2e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c32:	d109      	bne.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c34:	4b03      	ldr	r3, [pc, #12]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	4a02      	ldr	r2, [pc, #8]	; (8007c44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007c3a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c3e:	60d3      	str	r3, [r2, #12]
 8007c40:	e002      	b.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007c42:	bf00      	nop
 8007c44:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d015      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007c54:	4b29      	ldr	r3, [pc, #164]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c5a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c62:	4926      	ldr	r1, [pc, #152]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c64:	4313      	orrs	r3, r2
 8007c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c72:	d105      	bne.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007c74:	4b21      	ldr	r3, [pc, #132]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	4a20      	ldr	r2, [pc, #128]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c7e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d015      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007c8c:	4b1b      	ldr	r3, [pc, #108]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c92:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c9a:	4918      	ldr	r1, [pc, #96]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007caa:	d105      	bne.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007cac:	4b13      	ldr	r3, [pc, #76]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	4a12      	ldr	r2, [pc, #72]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cb6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d015      	beq.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007cc4:	4b0d      	ldr	r3, [pc, #52]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cc6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007cca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cd2:	490a      	ldr	r1, [pc, #40]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ce2:	d105      	bne.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007ce4:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	4a04      	ldr	r2, [pc, #16]	; (8007cfc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007cea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007cf0:	7cbb      	ldrb	r3, [r7, #18]
}
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	3718      	adds	r7, #24
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	bf00      	nop
 8007cfc:	40021000 	.word	0x40021000

08007d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b082      	sub	sp, #8
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e049      	b.n	8007da6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d106      	bne.n	8007d2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f7fb f972 	bl	8003010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2202      	movs	r2, #2
 8007d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	3304      	adds	r3, #4
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	4610      	mov	r0, r2
 8007d40:	f000 fb6c 	bl	800841c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2201      	movs	r2, #1
 8007d48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2201      	movs	r2, #1
 8007d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2201      	movs	r2, #1
 8007d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2201      	movs	r2, #1
 8007d98:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3708      	adds	r7, #8
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d001      	beq.n	8007dc8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e054      	b.n	8007e72 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2202      	movs	r2, #2
 8007dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	68da      	ldr	r2, [r3, #12]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f042 0201 	orr.w	r2, r2, #1
 8007dde:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a26      	ldr	r2, [pc, #152]	; (8007e80 <HAL_TIM_Base_Start_IT+0xd0>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d022      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007df2:	d01d      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a22      	ldr	r2, [pc, #136]	; (8007e84 <HAL_TIM_Base_Start_IT+0xd4>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d018      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a21      	ldr	r2, [pc, #132]	; (8007e88 <HAL_TIM_Base_Start_IT+0xd8>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d013      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a1f      	ldr	r2, [pc, #124]	; (8007e8c <HAL_TIM_Base_Start_IT+0xdc>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d00e      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a1e      	ldr	r2, [pc, #120]	; (8007e90 <HAL_TIM_Base_Start_IT+0xe0>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d009      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a1c      	ldr	r2, [pc, #112]	; (8007e94 <HAL_TIM_Base_Start_IT+0xe4>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d004      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x80>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a1b      	ldr	r2, [pc, #108]	; (8007e98 <HAL_TIM_Base_Start_IT+0xe8>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d115      	bne.n	8007e5c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	689a      	ldr	r2, [r3, #8]
 8007e36:	4b19      	ldr	r3, [pc, #100]	; (8007e9c <HAL_TIM_Base_Start_IT+0xec>)
 8007e38:	4013      	ands	r3, r2
 8007e3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b06      	cmp	r3, #6
 8007e40:	d015      	beq.n	8007e6e <HAL_TIM_Base_Start_IT+0xbe>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e48:	d011      	beq.n	8007e6e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f042 0201 	orr.w	r2, r2, #1
 8007e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e5a:	e008      	b.n	8007e6e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f042 0201 	orr.w	r2, r2, #1
 8007e6a:	601a      	str	r2, [r3, #0]
 8007e6c:	e000      	b.n	8007e70 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e6e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	40012c00 	.word	0x40012c00
 8007e84:	40000400 	.word	0x40000400
 8007e88:	40000800 	.word	0x40000800
 8007e8c:	40000c00 	.word	0x40000c00
 8007e90:	40013400 	.word	0x40013400
 8007e94:	40014000 	.word	0x40014000
 8007e98:	40015000 	.word	0x40015000
 8007e9c:	00010007 	.word	0x00010007

08007ea0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b082      	sub	sp, #8
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	f003 0302 	and.w	r3, r3, #2
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d122      	bne.n	8007efc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	f003 0302 	and.w	r3, r3, #2
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d11b      	bne.n	8007efc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f06f 0202 	mvn.w	r2, #2
 8007ecc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	f003 0303 	and.w	r3, r3, #3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d003      	beq.n	8007eea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f000 fa7c 	bl	80083e0 <HAL_TIM_IC_CaptureCallback>
 8007ee8:	e005      	b.n	8007ef6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fa6e 	bl	80083cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fa7f 	bl	80083f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	691b      	ldr	r3, [r3, #16]
 8007f02:	f003 0304 	and.w	r3, r3, #4
 8007f06:	2b04      	cmp	r3, #4
 8007f08:	d122      	bne.n	8007f50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	68db      	ldr	r3, [r3, #12]
 8007f10:	f003 0304 	and.w	r3, r3, #4
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	d11b      	bne.n	8007f50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f06f 0204 	mvn.w	r2, #4
 8007f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2202      	movs	r2, #2
 8007f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d003      	beq.n	8007f3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f000 fa52 	bl	80083e0 <HAL_TIM_IC_CaptureCallback>
 8007f3c:	e005      	b.n	8007f4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 fa44 	bl	80083cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f000 fa55 	bl	80083f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	691b      	ldr	r3, [r3, #16]
 8007f56:	f003 0308 	and.w	r3, r3, #8
 8007f5a:	2b08      	cmp	r3, #8
 8007f5c:	d122      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f003 0308 	and.w	r3, r3, #8
 8007f68:	2b08      	cmp	r3, #8
 8007f6a:	d11b      	bne.n	8007fa4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f06f 0208 	mvn.w	r2, #8
 8007f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2204      	movs	r2, #4
 8007f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	69db      	ldr	r3, [r3, #28]
 8007f82:	f003 0303 	and.w	r3, r3, #3
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d003      	beq.n	8007f92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f000 fa28 	bl	80083e0 <HAL_TIM_IC_CaptureCallback>
 8007f90:	e005      	b.n	8007f9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fa1a 	bl	80083cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 fa2b 	bl	80083f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	f003 0310 	and.w	r3, r3, #16
 8007fae:	2b10      	cmp	r3, #16
 8007fb0:	d122      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	f003 0310 	and.w	r3, r3, #16
 8007fbc:	2b10      	cmp	r3, #16
 8007fbe:	d11b      	bne.n	8007ff8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f06f 0210 	mvn.w	r2, #16
 8007fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2208      	movs	r2, #8
 8007fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d003      	beq.n	8007fe6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f9fe 	bl	80083e0 <HAL_TIM_IC_CaptureCallback>
 8007fe4:	e005      	b.n	8007ff2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f9f0 	bl	80083cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fa01 	bl	80083f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	691b      	ldr	r3, [r3, #16]
 8007ffe:	f003 0301 	and.w	r3, r3, #1
 8008002:	2b01      	cmp	r3, #1
 8008004:	d10e      	bne.n	8008024 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68db      	ldr	r3, [r3, #12]
 800800c:	f003 0301 	and.w	r3, r3, #1
 8008010:	2b01      	cmp	r3, #1
 8008012:	d107      	bne.n	8008024 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f06f 0201 	mvn.w	r2, #1
 800801c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f7fa fed6 	bl	8002dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802e:	2b80      	cmp	r3, #128	; 0x80
 8008030:	d10e      	bne.n	8008050 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800803c:	2b80      	cmp	r3, #128	; 0x80
 800803e:	d107      	bne.n	8008050 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fbca 	bl	80087e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800805e:	d10e      	bne.n	800807e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	68db      	ldr	r3, [r3, #12]
 8008066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800806a:	2b80      	cmp	r3, #128	; 0x80
 800806c:	d107      	bne.n	800807e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 fbbd 	bl	80087f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	691b      	ldr	r3, [r3, #16]
 8008084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008088:	2b40      	cmp	r3, #64	; 0x40
 800808a:	d10e      	bne.n	80080aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008096:	2b40      	cmp	r3, #64	; 0x40
 8008098:	d107      	bne.n	80080aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80080a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f9af 	bl	8008408 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	691b      	ldr	r3, [r3, #16]
 80080b0:	f003 0320 	and.w	r3, r3, #32
 80080b4:	2b20      	cmp	r3, #32
 80080b6:	d10e      	bne.n	80080d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f003 0320 	and.w	r3, r3, #32
 80080c2:	2b20      	cmp	r3, #32
 80080c4:	d107      	bne.n	80080d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f06f 0220 	mvn.w	r2, #32
 80080ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fb7d 	bl	80087d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	691b      	ldr	r3, [r3, #16]
 80080dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080e4:	d10f      	bne.n	8008106 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080f4:	d107      	bne.n	8008106 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80080fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 fb83 	bl	800880c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008110:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008114:	d10f      	bne.n	8008136 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008120:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008124:	d107      	bne.n	8008136 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800812e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fb75 	bl	8008820 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008140:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008144:	d10f      	bne.n	8008166 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008150:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008154:	d107      	bne.n	8008166 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800815e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008160:	6878      	ldr	r0, [r7, #4]
 8008162:	f000 fb67 	bl	8008834 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008170:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008174:	d10f      	bne.n	8008196 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008180:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008184:	d107      	bne.n	8008196 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800818e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f000 fb59 	bl	8008848 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008196:	bf00      	nop
 8008198:	3708      	adds	r7, #8
 800819a:	46bd      	mov	sp, r7
 800819c:	bd80      	pop	{r7, pc}
	...

080081a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081aa:	2300      	movs	r3, #0
 80081ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d101      	bne.n	80081bc <HAL_TIM_ConfigClockSource+0x1c>
 80081b8:	2302      	movs	r3, #2
 80081ba:	e0f6      	b.n	80083aa <HAL_TIM_ConfigClockSource+0x20a>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2202      	movs	r2, #2
 80081c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80081da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80081de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a6f      	ldr	r2, [pc, #444]	; (80083b4 <HAL_TIM_ConfigClockSource+0x214>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	f000 80c1 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 80081fc:	4a6d      	ldr	r2, [pc, #436]	; (80083b4 <HAL_TIM_ConfigClockSource+0x214>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	f200 80c6 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008204:	4a6c      	ldr	r2, [pc, #432]	; (80083b8 <HAL_TIM_ConfigClockSource+0x218>)
 8008206:	4293      	cmp	r3, r2
 8008208:	f000 80b9 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800820c:	4a6a      	ldr	r2, [pc, #424]	; (80083b8 <HAL_TIM_ConfigClockSource+0x218>)
 800820e:	4293      	cmp	r3, r2
 8008210:	f200 80be 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008214:	4a69      	ldr	r2, [pc, #420]	; (80083bc <HAL_TIM_ConfigClockSource+0x21c>)
 8008216:	4293      	cmp	r3, r2
 8008218:	f000 80b1 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800821c:	4a67      	ldr	r2, [pc, #412]	; (80083bc <HAL_TIM_ConfigClockSource+0x21c>)
 800821e:	4293      	cmp	r3, r2
 8008220:	f200 80b6 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008224:	4a66      	ldr	r2, [pc, #408]	; (80083c0 <HAL_TIM_ConfigClockSource+0x220>)
 8008226:	4293      	cmp	r3, r2
 8008228:	f000 80a9 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800822c:	4a64      	ldr	r2, [pc, #400]	; (80083c0 <HAL_TIM_ConfigClockSource+0x220>)
 800822e:	4293      	cmp	r3, r2
 8008230:	f200 80ae 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008234:	4a63      	ldr	r2, [pc, #396]	; (80083c4 <HAL_TIM_ConfigClockSource+0x224>)
 8008236:	4293      	cmp	r3, r2
 8008238:	f000 80a1 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800823c:	4a61      	ldr	r2, [pc, #388]	; (80083c4 <HAL_TIM_ConfigClockSource+0x224>)
 800823e:	4293      	cmp	r3, r2
 8008240:	f200 80a6 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008244:	4a60      	ldr	r2, [pc, #384]	; (80083c8 <HAL_TIM_ConfigClockSource+0x228>)
 8008246:	4293      	cmp	r3, r2
 8008248:	f000 8099 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800824c:	4a5e      	ldr	r2, [pc, #376]	; (80083c8 <HAL_TIM_ConfigClockSource+0x228>)
 800824e:	4293      	cmp	r3, r2
 8008250:	f200 809e 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008254:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008258:	f000 8091 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800825c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008260:	f200 8096 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008264:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008268:	f000 8089 	beq.w	800837e <HAL_TIM_ConfigClockSource+0x1de>
 800826c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008270:	f200 808e 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008278:	d03e      	beq.n	80082f8 <HAL_TIM_ConfigClockSource+0x158>
 800827a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800827e:	f200 8087 	bhi.w	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008286:	f000 8086 	beq.w	8008396 <HAL_TIM_ConfigClockSource+0x1f6>
 800828a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800828e:	d87f      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008290:	2b70      	cmp	r3, #112	; 0x70
 8008292:	d01a      	beq.n	80082ca <HAL_TIM_ConfigClockSource+0x12a>
 8008294:	2b70      	cmp	r3, #112	; 0x70
 8008296:	d87b      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 8008298:	2b60      	cmp	r3, #96	; 0x60
 800829a:	d050      	beq.n	800833e <HAL_TIM_ConfigClockSource+0x19e>
 800829c:	2b60      	cmp	r3, #96	; 0x60
 800829e:	d877      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 80082a0:	2b50      	cmp	r3, #80	; 0x50
 80082a2:	d03c      	beq.n	800831e <HAL_TIM_ConfigClockSource+0x17e>
 80082a4:	2b50      	cmp	r3, #80	; 0x50
 80082a6:	d873      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 80082a8:	2b40      	cmp	r3, #64	; 0x40
 80082aa:	d058      	beq.n	800835e <HAL_TIM_ConfigClockSource+0x1be>
 80082ac:	2b40      	cmp	r3, #64	; 0x40
 80082ae:	d86f      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 80082b0:	2b30      	cmp	r3, #48	; 0x30
 80082b2:	d064      	beq.n	800837e <HAL_TIM_ConfigClockSource+0x1de>
 80082b4:	2b30      	cmp	r3, #48	; 0x30
 80082b6:	d86b      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 80082b8:	2b20      	cmp	r3, #32
 80082ba:	d060      	beq.n	800837e <HAL_TIM_ConfigClockSource+0x1de>
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d867      	bhi.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d05c      	beq.n	800837e <HAL_TIM_ConfigClockSource+0x1de>
 80082c4:	2b10      	cmp	r3, #16
 80082c6:	d05a      	beq.n	800837e <HAL_TIM_ConfigClockSource+0x1de>
 80082c8:	e062      	b.n	8008390 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6818      	ldr	r0, [r3, #0]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	6899      	ldr	r1, [r3, #8]
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	f000 f9c3 	bl	8008664 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80082ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	609a      	str	r2, [r3, #8]
      break;
 80082f6:	e04f      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6818      	ldr	r0, [r3, #0]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	6899      	ldr	r1, [r3, #8]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f000 f9ac 	bl	8008664 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	689a      	ldr	r2, [r3, #8]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800831a:	609a      	str	r2, [r3, #8]
      break;
 800831c:	e03c      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6818      	ldr	r0, [r3, #0]
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	6859      	ldr	r1, [r3, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	68db      	ldr	r3, [r3, #12]
 800832a:	461a      	mov	r2, r3
 800832c:	f000 f91e 	bl	800856c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2150      	movs	r1, #80	; 0x50
 8008336:	4618      	mov	r0, r3
 8008338:	f000 f977 	bl	800862a <TIM_ITRx_SetConfig>
      break;
 800833c:	e02c      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6818      	ldr	r0, [r3, #0]
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	6859      	ldr	r1, [r3, #4]
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	461a      	mov	r2, r3
 800834c:	f000 f93d 	bl	80085ca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2160      	movs	r1, #96	; 0x60
 8008356:	4618      	mov	r0, r3
 8008358:	f000 f967 	bl	800862a <TIM_ITRx_SetConfig>
      break;
 800835c:	e01c      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6818      	ldr	r0, [r3, #0]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	6859      	ldr	r1, [r3, #4]
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	68db      	ldr	r3, [r3, #12]
 800836a:	461a      	mov	r2, r3
 800836c:	f000 f8fe 	bl	800856c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2140      	movs	r1, #64	; 0x40
 8008376:	4618      	mov	r0, r3
 8008378:	f000 f957 	bl	800862a <TIM_ITRx_SetConfig>
      break;
 800837c:	e00c      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4619      	mov	r1, r3
 8008388:	4610      	mov	r0, r2
 800838a:	f000 f94e 	bl	800862a <TIM_ITRx_SetConfig>
      break;
 800838e:	e003      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8008390:	2301      	movs	r3, #1
 8008392:	73fb      	strb	r3, [r7, #15]
      break;
 8008394:	e000      	b.n	8008398 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8008396:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2201      	movs	r2, #1
 800839c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	00100070 	.word	0x00100070
 80083b8:	00100060 	.word	0x00100060
 80083bc:	00100050 	.word	0x00100050
 80083c0:	00100040 	.word	0x00100040
 80083c4:	00100030 	.word	0x00100030
 80083c8:	00100020 	.word	0x00100020

080083cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80083d4:	bf00      	nop
 80083d6:	370c      	adds	r7, #12
 80083d8:	46bd      	mov	sp, r7
 80083da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083de:	4770      	bx	lr

080083e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80083e0:	b480      	push	{r7}
 80083e2:	b083      	sub	sp, #12
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80083fc:	bf00      	nop
 80083fe:	370c      	adds	r7, #12
 8008400:	46bd      	mov	sp, r7
 8008402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008406:	4770      	bx	lr

08008408 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008410:	bf00      	nop
 8008412:	370c      	adds	r7, #12
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800841c:	b480      	push	{r7}
 800841e:	b085      	sub	sp, #20
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	4a46      	ldr	r2, [pc, #280]	; (8008548 <TIM_Base_SetConfig+0x12c>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d017      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800843a:	d013      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a43      	ldr	r2, [pc, #268]	; (800854c <TIM_Base_SetConfig+0x130>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d00f      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a42      	ldr	r2, [pc, #264]	; (8008550 <TIM_Base_SetConfig+0x134>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d00b      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	4a41      	ldr	r2, [pc, #260]	; (8008554 <TIM_Base_SetConfig+0x138>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d007      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a40      	ldr	r2, [pc, #256]	; (8008558 <TIM_Base_SetConfig+0x13c>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d003      	beq.n	8008464 <TIM_Base_SetConfig+0x48>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a3f      	ldr	r2, [pc, #252]	; (800855c <TIM_Base_SetConfig+0x140>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d108      	bne.n	8008476 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800846a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	68fa      	ldr	r2, [r7, #12]
 8008472:	4313      	orrs	r3, r2
 8008474:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a33      	ldr	r2, [pc, #204]	; (8008548 <TIM_Base_SetConfig+0x12c>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d023      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008484:	d01f      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	4a30      	ldr	r2, [pc, #192]	; (800854c <TIM_Base_SetConfig+0x130>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d01b      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	4a2f      	ldr	r2, [pc, #188]	; (8008550 <TIM_Base_SetConfig+0x134>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d017      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	4a2e      	ldr	r2, [pc, #184]	; (8008554 <TIM_Base_SetConfig+0x138>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d013      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	4a2d      	ldr	r2, [pc, #180]	; (8008558 <TIM_Base_SetConfig+0x13c>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d00f      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a2d      	ldr	r2, [pc, #180]	; (8008560 <TIM_Base_SetConfig+0x144>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d00b      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a2c      	ldr	r2, [pc, #176]	; (8008564 <TIM_Base_SetConfig+0x148>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d007      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a2b      	ldr	r2, [pc, #172]	; (8008568 <TIM_Base_SetConfig+0x14c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d003      	beq.n	80084c6 <TIM_Base_SetConfig+0xaa>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a26      	ldr	r2, [pc, #152]	; (800855c <TIM_Base_SetConfig+0x140>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d108      	bne.n	80084d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	689a      	ldr	r2, [r3, #8]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	681a      	ldr	r2, [r3, #0]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	4a12      	ldr	r2, [pc, #72]	; (8008548 <TIM_Base_SetConfig+0x12c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d013      	beq.n	800852c <TIM_Base_SetConfig+0x110>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	4a14      	ldr	r2, [pc, #80]	; (8008558 <TIM_Base_SetConfig+0x13c>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d00f      	beq.n	800852c <TIM_Base_SetConfig+0x110>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	4a14      	ldr	r2, [pc, #80]	; (8008560 <TIM_Base_SetConfig+0x144>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d00b      	beq.n	800852c <TIM_Base_SetConfig+0x110>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	4a13      	ldr	r2, [pc, #76]	; (8008564 <TIM_Base_SetConfig+0x148>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d007      	beq.n	800852c <TIM_Base_SetConfig+0x110>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	4a12      	ldr	r2, [pc, #72]	; (8008568 <TIM_Base_SetConfig+0x14c>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d003      	beq.n	800852c <TIM_Base_SetConfig+0x110>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	4a0d      	ldr	r2, [pc, #52]	; (800855c <TIM_Base_SetConfig+0x140>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d103      	bne.n	8008534 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	691a      	ldr	r2, [r3, #16]
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	615a      	str	r2, [r3, #20]
}
 800853a:	bf00      	nop
 800853c:	3714      	adds	r7, #20
 800853e:	46bd      	mov	sp, r7
 8008540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008544:	4770      	bx	lr
 8008546:	bf00      	nop
 8008548:	40012c00 	.word	0x40012c00
 800854c:	40000400 	.word	0x40000400
 8008550:	40000800 	.word	0x40000800
 8008554:	40000c00 	.word	0x40000c00
 8008558:	40013400 	.word	0x40013400
 800855c:	40015000 	.word	0x40015000
 8008560:	40014000 	.word	0x40014000
 8008564:	40014400 	.word	0x40014400
 8008568:	40014800 	.word	0x40014800

0800856c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800856c:	b480      	push	{r7}
 800856e:	b087      	sub	sp, #28
 8008570:	af00      	add	r7, sp, #0
 8008572:	60f8      	str	r0, [r7, #12]
 8008574:	60b9      	str	r1, [r7, #8]
 8008576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	6a1b      	ldr	r3, [r3, #32]
 800857c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6a1b      	ldr	r3, [r3, #32]
 8008582:	f023 0201 	bic.w	r2, r3, #1
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	699b      	ldr	r3, [r3, #24]
 800858e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	693a      	ldr	r2, [r7, #16]
 800859e:	4313      	orrs	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	f023 030a 	bic.w	r3, r3, #10
 80085a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	693a      	ldr	r2, [r7, #16]
 80085b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	697a      	ldr	r2, [r7, #20]
 80085bc:	621a      	str	r2, [r3, #32]
}
 80085be:	bf00      	nop
 80085c0:	371c      	adds	r7, #28
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr

080085ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085ca:	b480      	push	{r7}
 80085cc:	b087      	sub	sp, #28
 80085ce:	af00      	add	r7, sp, #0
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	f023 0210 	bic.w	r2, r3, #16
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	699b      	ldr	r3, [r3, #24]
 80085e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	031b      	lsls	r3, r3, #12
 80085fa:	697a      	ldr	r2, [r7, #20]
 80085fc:	4313      	orrs	r3, r2
 80085fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008606:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	011b      	lsls	r3, r3, #4
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	4313      	orrs	r3, r2
 8008610:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	697a      	ldr	r2, [r7, #20]
 8008616:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	621a      	str	r2, [r3, #32]
}
 800861e:	bf00      	nop
 8008620:	371c      	adds	r7, #28
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800862a:	b480      	push	{r7}
 800862c:	b085      	sub	sp, #20
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
 8008632:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	4313      	orrs	r3, r2
 800864c:	f043 0307 	orr.w	r3, r3, #7
 8008650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	68fa      	ldr	r2, [r7, #12]
 8008656:	609a      	str	r2, [r3, #8]
}
 8008658:	bf00      	nop
 800865a:	3714      	adds	r7, #20
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008664:	b480      	push	{r7}
 8008666:	b087      	sub	sp, #28
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]
 8008670:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800867e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	021a      	lsls	r2, r3, #8
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	431a      	orrs	r2, r3
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	4313      	orrs	r3, r2
 800868c:	697a      	ldr	r2, [r7, #20]
 800868e:	4313      	orrs	r3, r2
 8008690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	697a      	ldr	r2, [r7, #20]
 8008696:	609a      	str	r2, [r3, #8]
}
 8008698:	bf00      	nop
 800869a:	371c      	adds	r7, #28
 800869c:	46bd      	mov	sp, r7
 800869e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a2:	4770      	bx	lr

080086a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d101      	bne.n	80086bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086b8:	2302      	movs	r3, #2
 80086ba:	e074      	b.n	80087a6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2202      	movs	r2, #2
 80086c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a34      	ldr	r2, [pc, #208]	; (80087b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d009      	beq.n	80086fa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a33      	ldr	r2, [pc, #204]	; (80087b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d004      	beq.n	80086fa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a31      	ldr	r2, [pc, #196]	; (80087bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d108      	bne.n	800870c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008700:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	68fa      	ldr	r2, [r7, #12]
 8008708:	4313      	orrs	r3, r2
 800870a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008716:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	4313      	orrs	r3, r2
 8008720:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a21      	ldr	r2, [pc, #132]	; (80087b4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d022      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800873c:	d01d      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a1f      	ldr	r2, [pc, #124]	; (80087c0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d018      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a1d      	ldr	r2, [pc, #116]	; (80087c4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d013      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4a1c      	ldr	r2, [pc, #112]	; (80087c8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008758:	4293      	cmp	r3, r2
 800875a:	d00e      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a15      	ldr	r2, [pc, #84]	; (80087b8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d009      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a18      	ldr	r2, [pc, #96]	; (80087cc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d004      	beq.n	800877a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a11      	ldr	r2, [pc, #68]	; (80087bc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d10c      	bne.n	8008794 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008780:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	68ba      	ldr	r2, [r7, #8]
 8008788:	4313      	orrs	r3, r2
 800878a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2200      	movs	r2, #0
 80087a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087a4:	2300      	movs	r3, #0
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3714      	adds	r7, #20
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr
 80087b2:	bf00      	nop
 80087b4:	40012c00 	.word	0x40012c00
 80087b8:	40013400 	.word	0x40013400
 80087bc:	40015000 	.word	0x40015000
 80087c0:	40000400 	.word	0x40000400
 80087c4:	40000800 	.word	0x40000800
 80087c8:	40000c00 	.word	0x40000c00
 80087cc:	40014000 	.word	0x40014000

080087d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008834:	b480      	push	{r7}
 8008836:	b083      	sub	sp, #12
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800883c:	bf00      	nop
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	e042      	b.n	80088f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008874:	2b00      	cmp	r3, #0
 8008876:	d106      	bne.n	8008886 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7fa fc37 	bl	80030f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2224      	movs	r2, #36	; 0x24
 800888a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f022 0201 	bic.w	r2, r2, #1
 800889c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 f82c 	bl	80088fc <UART_SetConfig>
 80088a4:	4603      	mov	r3, r0
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d101      	bne.n	80088ae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	e022      	b.n	80088f4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d002      	beq.n	80088bc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 fb1c 	bl	8008ef4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	685a      	ldr	r2, [r3, #4]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	689a      	ldr	r2, [r3, #8]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f042 0201 	orr.w	r2, r2, #1
 80088ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fba3 	bl	8009038 <UART_CheckIdleState>
 80088f2:	4603      	mov	r3, r0
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3708      	adds	r7, #8
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bd80      	pop	{r7, pc}

080088fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008900:	b08c      	sub	sp, #48	; 0x30
 8008902:	af00      	add	r7, sp, #0
 8008904:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008906:	2300      	movs	r3, #0
 8008908:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800890c:	697b      	ldr	r3, [r7, #20]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	691b      	ldr	r3, [r3, #16]
 8008914:	431a      	orrs	r2, r3
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	695b      	ldr	r3, [r3, #20]
 800891a:	431a      	orrs	r2, r3
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	69db      	ldr	r3, [r3, #28]
 8008920:	4313      	orrs	r3, r2
 8008922:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	4baa      	ldr	r3, [pc, #680]	; (8008bd4 <UART_SetConfig+0x2d8>)
 800892c:	4013      	ands	r3, r2
 800892e:	697a      	ldr	r2, [r7, #20]
 8008930:	6812      	ldr	r2, [r2, #0]
 8008932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008934:	430b      	orrs	r3, r1
 8008936:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	685b      	ldr	r3, [r3, #4]
 800893e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	68da      	ldr	r2, [r3, #12]
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	699b      	ldr	r3, [r3, #24]
 8008952:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a9f      	ldr	r2, [pc, #636]	; (8008bd8 <UART_SetConfig+0x2dc>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d004      	beq.n	8008968 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	6a1b      	ldr	r3, [r3, #32]
 8008962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008964:	4313      	orrs	r3, r2
 8008966:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008972:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	6812      	ldr	r2, [r2, #0]
 800897a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800897c:	430b      	orrs	r3, r1
 800897e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008986:	f023 010f 	bic.w	r1, r3, #15
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	430a      	orrs	r2, r1
 8008994:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a90      	ldr	r2, [pc, #576]	; (8008bdc <UART_SetConfig+0x2e0>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d125      	bne.n	80089ec <UART_SetConfig+0xf0>
 80089a0:	4b8f      	ldr	r3, [pc, #572]	; (8008be0 <UART_SetConfig+0x2e4>)
 80089a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	2b03      	cmp	r3, #3
 80089ac:	d81a      	bhi.n	80089e4 <UART_SetConfig+0xe8>
 80089ae:	a201      	add	r2, pc, #4	; (adr r2, 80089b4 <UART_SetConfig+0xb8>)
 80089b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b4:	080089c5 	.word	0x080089c5
 80089b8:	080089d5 	.word	0x080089d5
 80089bc:	080089cd 	.word	0x080089cd
 80089c0:	080089dd 	.word	0x080089dd
 80089c4:	2301      	movs	r3, #1
 80089c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089ca:	e116      	b.n	8008bfa <UART_SetConfig+0x2fe>
 80089cc:	2302      	movs	r3, #2
 80089ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089d2:	e112      	b.n	8008bfa <UART_SetConfig+0x2fe>
 80089d4:	2304      	movs	r3, #4
 80089d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089da:	e10e      	b.n	8008bfa <UART_SetConfig+0x2fe>
 80089dc:	2308      	movs	r3, #8
 80089de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089e2:	e10a      	b.n	8008bfa <UART_SetConfig+0x2fe>
 80089e4:	2310      	movs	r3, #16
 80089e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80089ea:	e106      	b.n	8008bfa <UART_SetConfig+0x2fe>
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a7c      	ldr	r2, [pc, #496]	; (8008be4 <UART_SetConfig+0x2e8>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d138      	bne.n	8008a68 <UART_SetConfig+0x16c>
 80089f6:	4b7a      	ldr	r3, [pc, #488]	; (8008be0 <UART_SetConfig+0x2e4>)
 80089f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089fc:	f003 030c 	and.w	r3, r3, #12
 8008a00:	2b0c      	cmp	r3, #12
 8008a02:	d82d      	bhi.n	8008a60 <UART_SetConfig+0x164>
 8008a04:	a201      	add	r2, pc, #4	; (adr r2, 8008a0c <UART_SetConfig+0x110>)
 8008a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0a:	bf00      	nop
 8008a0c:	08008a41 	.word	0x08008a41
 8008a10:	08008a61 	.word	0x08008a61
 8008a14:	08008a61 	.word	0x08008a61
 8008a18:	08008a61 	.word	0x08008a61
 8008a1c:	08008a51 	.word	0x08008a51
 8008a20:	08008a61 	.word	0x08008a61
 8008a24:	08008a61 	.word	0x08008a61
 8008a28:	08008a61 	.word	0x08008a61
 8008a2c:	08008a49 	.word	0x08008a49
 8008a30:	08008a61 	.word	0x08008a61
 8008a34:	08008a61 	.word	0x08008a61
 8008a38:	08008a61 	.word	0x08008a61
 8008a3c:	08008a59 	.word	0x08008a59
 8008a40:	2300      	movs	r3, #0
 8008a42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a46:	e0d8      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a4e:	e0d4      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a50:	2304      	movs	r3, #4
 8008a52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a56:	e0d0      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a58:	2308      	movs	r3, #8
 8008a5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a5e:	e0cc      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a60:	2310      	movs	r3, #16
 8008a62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a66:	e0c8      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a5e      	ldr	r2, [pc, #376]	; (8008be8 <UART_SetConfig+0x2ec>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d125      	bne.n	8008abe <UART_SetConfig+0x1c2>
 8008a72:	4b5b      	ldr	r3, [pc, #364]	; (8008be0 <UART_SetConfig+0x2e4>)
 8008a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a78:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008a7c:	2b30      	cmp	r3, #48	; 0x30
 8008a7e:	d016      	beq.n	8008aae <UART_SetConfig+0x1b2>
 8008a80:	2b30      	cmp	r3, #48	; 0x30
 8008a82:	d818      	bhi.n	8008ab6 <UART_SetConfig+0x1ba>
 8008a84:	2b20      	cmp	r3, #32
 8008a86:	d00a      	beq.n	8008a9e <UART_SetConfig+0x1a2>
 8008a88:	2b20      	cmp	r3, #32
 8008a8a:	d814      	bhi.n	8008ab6 <UART_SetConfig+0x1ba>
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <UART_SetConfig+0x19a>
 8008a90:	2b10      	cmp	r3, #16
 8008a92:	d008      	beq.n	8008aa6 <UART_SetConfig+0x1aa>
 8008a94:	e00f      	b.n	8008ab6 <UART_SetConfig+0x1ba>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008a9c:	e0ad      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008a9e:	2302      	movs	r3, #2
 8008aa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aa4:	e0a9      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008aa6:	2304      	movs	r3, #4
 8008aa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008aac:	e0a5      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008aae:	2308      	movs	r3, #8
 8008ab0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008ab4:	e0a1      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008ab6:	2310      	movs	r3, #16
 8008ab8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008abc:	e09d      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a4a      	ldr	r2, [pc, #296]	; (8008bec <UART_SetConfig+0x2f0>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d125      	bne.n	8008b14 <UART_SetConfig+0x218>
 8008ac8:	4b45      	ldr	r3, [pc, #276]	; (8008be0 <UART_SetConfig+0x2e4>)
 8008aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ace:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008ad2:	2bc0      	cmp	r3, #192	; 0xc0
 8008ad4:	d016      	beq.n	8008b04 <UART_SetConfig+0x208>
 8008ad6:	2bc0      	cmp	r3, #192	; 0xc0
 8008ad8:	d818      	bhi.n	8008b0c <UART_SetConfig+0x210>
 8008ada:	2b80      	cmp	r3, #128	; 0x80
 8008adc:	d00a      	beq.n	8008af4 <UART_SetConfig+0x1f8>
 8008ade:	2b80      	cmp	r3, #128	; 0x80
 8008ae0:	d814      	bhi.n	8008b0c <UART_SetConfig+0x210>
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d002      	beq.n	8008aec <UART_SetConfig+0x1f0>
 8008ae6:	2b40      	cmp	r3, #64	; 0x40
 8008ae8:	d008      	beq.n	8008afc <UART_SetConfig+0x200>
 8008aea:	e00f      	b.n	8008b0c <UART_SetConfig+0x210>
 8008aec:	2300      	movs	r3, #0
 8008aee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008af2:	e082      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008af4:	2302      	movs	r3, #2
 8008af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008afa:	e07e      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008afc:	2304      	movs	r3, #4
 8008afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b02:	e07a      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b04:	2308      	movs	r3, #8
 8008b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b0a:	e076      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b0c:	2310      	movs	r3, #16
 8008b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b12:	e072      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a35      	ldr	r2, [pc, #212]	; (8008bf0 <UART_SetConfig+0x2f4>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d12a      	bne.n	8008b74 <UART_SetConfig+0x278>
 8008b1e:	4b30      	ldr	r3, [pc, #192]	; (8008be0 <UART_SetConfig+0x2e4>)
 8008b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b2c:	d01a      	beq.n	8008b64 <UART_SetConfig+0x268>
 8008b2e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008b32:	d81b      	bhi.n	8008b6c <UART_SetConfig+0x270>
 8008b34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b38:	d00c      	beq.n	8008b54 <UART_SetConfig+0x258>
 8008b3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b3e:	d815      	bhi.n	8008b6c <UART_SetConfig+0x270>
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d003      	beq.n	8008b4c <UART_SetConfig+0x250>
 8008b44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b48:	d008      	beq.n	8008b5c <UART_SetConfig+0x260>
 8008b4a:	e00f      	b.n	8008b6c <UART_SetConfig+0x270>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b52:	e052      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b54:	2302      	movs	r3, #2
 8008b56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b5a:	e04e      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b5c:	2304      	movs	r3, #4
 8008b5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b62:	e04a      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b64:	2308      	movs	r3, #8
 8008b66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b6a:	e046      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b6c:	2310      	movs	r3, #16
 8008b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008b72:	e042      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a17      	ldr	r2, [pc, #92]	; (8008bd8 <UART_SetConfig+0x2dc>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d13a      	bne.n	8008bf4 <UART_SetConfig+0x2f8>
 8008b7e:	4b18      	ldr	r3, [pc, #96]	; (8008be0 <UART_SetConfig+0x2e4>)
 8008b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b84:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008b88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b8c:	d01a      	beq.n	8008bc4 <UART_SetConfig+0x2c8>
 8008b8e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008b92:	d81b      	bhi.n	8008bcc <UART_SetConfig+0x2d0>
 8008b94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b98:	d00c      	beq.n	8008bb4 <UART_SetConfig+0x2b8>
 8008b9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b9e:	d815      	bhi.n	8008bcc <UART_SetConfig+0x2d0>
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d003      	beq.n	8008bac <UART_SetConfig+0x2b0>
 8008ba4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ba8:	d008      	beq.n	8008bbc <UART_SetConfig+0x2c0>
 8008baa:	e00f      	b.n	8008bcc <UART_SetConfig+0x2d0>
 8008bac:	2300      	movs	r3, #0
 8008bae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bb2:	e022      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bba:	e01e      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008bbc:	2304      	movs	r3, #4
 8008bbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bc2:	e01a      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008bc4:	2308      	movs	r3, #8
 8008bc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bca:	e016      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008bcc:	2310      	movs	r3, #16
 8008bce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008bd2:	e012      	b.n	8008bfa <UART_SetConfig+0x2fe>
 8008bd4:	cfff69f3 	.word	0xcfff69f3
 8008bd8:	40008000 	.word	0x40008000
 8008bdc:	40013800 	.word	0x40013800
 8008be0:	40021000 	.word	0x40021000
 8008be4:	40004400 	.word	0x40004400
 8008be8:	40004800 	.word	0x40004800
 8008bec:	40004c00 	.word	0x40004c00
 8008bf0:	40005000 	.word	0x40005000
 8008bf4:	2310      	movs	r3, #16
 8008bf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bfa:	697b      	ldr	r3, [r7, #20]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4aae      	ldr	r2, [pc, #696]	; (8008eb8 <UART_SetConfig+0x5bc>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	f040 8097 	bne.w	8008d34 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008c06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008c0a:	2b08      	cmp	r3, #8
 8008c0c:	d823      	bhi.n	8008c56 <UART_SetConfig+0x35a>
 8008c0e:	a201      	add	r2, pc, #4	; (adr r2, 8008c14 <UART_SetConfig+0x318>)
 8008c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c14:	08008c39 	.word	0x08008c39
 8008c18:	08008c57 	.word	0x08008c57
 8008c1c:	08008c41 	.word	0x08008c41
 8008c20:	08008c57 	.word	0x08008c57
 8008c24:	08008c47 	.word	0x08008c47
 8008c28:	08008c57 	.word	0x08008c57
 8008c2c:	08008c57 	.word	0x08008c57
 8008c30:	08008c57 	.word	0x08008c57
 8008c34:	08008c4f 	.word	0x08008c4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c38:	f7fe fda2 	bl	8007780 <HAL_RCC_GetPCLK1Freq>
 8008c3c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c3e:	e010      	b.n	8008c62 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c40:	4b9e      	ldr	r3, [pc, #632]	; (8008ebc <UART_SetConfig+0x5c0>)
 8008c42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c44:	e00d      	b.n	8008c62 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c46:	f7fe fd2d 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 8008c4a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008c4c:	e009      	b.n	8008c62 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008c54:	e005      	b.n	8008c62 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008c56:	2300      	movs	r3, #0
 8008c58:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008c60:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f000 8130 	beq.w	8008eca <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6e:	4a94      	ldr	r2, [pc, #592]	; (8008ec0 <UART_SetConfig+0x5c4>)
 8008c70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c74:	461a      	mov	r2, r3
 8008c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c78:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c7c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	4613      	mov	r3, r2
 8008c84:	005b      	lsls	r3, r3, #1
 8008c86:	4413      	add	r3, r2
 8008c88:	69ba      	ldr	r2, [r7, #24]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d305      	bcc.n	8008c9a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c94:	69ba      	ldr	r2, [r7, #24]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d903      	bls.n	8008ca2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008ca0:	e113      	b.n	8008eca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	60bb      	str	r3, [r7, #8]
 8008ca8:	60fa      	str	r2, [r7, #12]
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cae:	4a84      	ldr	r2, [pc, #528]	; (8008ec0 <UART_SetConfig+0x5c4>)
 8008cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	603b      	str	r3, [r7, #0]
 8008cba:	607a      	str	r2, [r7, #4]
 8008cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cc0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008cc4:	f7f7 faa8 	bl	8000218 <__aeabi_uldivmod>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	4610      	mov	r0, r2
 8008cce:	4619      	mov	r1, r3
 8008cd0:	f04f 0200 	mov.w	r2, #0
 8008cd4:	f04f 0300 	mov.w	r3, #0
 8008cd8:	020b      	lsls	r3, r1, #8
 8008cda:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008cde:	0202      	lsls	r2, r0, #8
 8008ce0:	6979      	ldr	r1, [r7, #20]
 8008ce2:	6849      	ldr	r1, [r1, #4]
 8008ce4:	0849      	lsrs	r1, r1, #1
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	460c      	mov	r4, r1
 8008cea:	4605      	mov	r5, r0
 8008cec:	eb12 0804 	adds.w	r8, r2, r4
 8008cf0:	eb43 0905 	adc.w	r9, r3, r5
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	469a      	mov	sl, r3
 8008cfc:	4693      	mov	fp, r2
 8008cfe:	4652      	mov	r2, sl
 8008d00:	465b      	mov	r3, fp
 8008d02:	4640      	mov	r0, r8
 8008d04:	4649      	mov	r1, r9
 8008d06:	f7f7 fa87 	bl	8000218 <__aeabi_uldivmod>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	4613      	mov	r3, r2
 8008d10:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d12:	6a3b      	ldr	r3, [r7, #32]
 8008d14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008d18:	d308      	bcc.n	8008d2c <UART_SetConfig+0x430>
 8008d1a:	6a3b      	ldr	r3, [r7, #32]
 8008d1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d20:	d204      	bcs.n	8008d2c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6a3a      	ldr	r2, [r7, #32]
 8008d28:	60da      	str	r2, [r3, #12]
 8008d2a:	e0ce      	b.n	8008eca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008d32:	e0ca      	b.n	8008eca <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	69db      	ldr	r3, [r3, #28]
 8008d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d3c:	d166      	bne.n	8008e0c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008d3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008d42:	2b08      	cmp	r3, #8
 8008d44:	d827      	bhi.n	8008d96 <UART_SetConfig+0x49a>
 8008d46:	a201      	add	r2, pc, #4	; (adr r2, 8008d4c <UART_SetConfig+0x450>)
 8008d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4c:	08008d71 	.word	0x08008d71
 8008d50:	08008d79 	.word	0x08008d79
 8008d54:	08008d81 	.word	0x08008d81
 8008d58:	08008d97 	.word	0x08008d97
 8008d5c:	08008d87 	.word	0x08008d87
 8008d60:	08008d97 	.word	0x08008d97
 8008d64:	08008d97 	.word	0x08008d97
 8008d68:	08008d97 	.word	0x08008d97
 8008d6c:	08008d8f 	.word	0x08008d8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d70:	f7fe fd06 	bl	8007780 <HAL_RCC_GetPCLK1Freq>
 8008d74:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d76:	e014      	b.n	8008da2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d78:	f7fe fd18 	bl	80077ac <HAL_RCC_GetPCLK2Freq>
 8008d7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d7e:	e010      	b.n	8008da2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d80:	4b4e      	ldr	r3, [pc, #312]	; (8008ebc <UART_SetConfig+0x5c0>)
 8008d82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d84:	e00d      	b.n	8008da2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d86:	f7fe fc8d 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 8008d8a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008d8c:	e009      	b.n	8008da2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008d92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008d94:	e005      	b.n	8008da2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008da0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	f000 8090 	beq.w	8008eca <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008daa:	697b      	ldr	r3, [r7, #20]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dae:	4a44      	ldr	r2, [pc, #272]	; (8008ec0 <UART_SetConfig+0x5c4>)
 8008db0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008db4:	461a      	mov	r2, r3
 8008db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dbc:	005a      	lsls	r2, r3, #1
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	085b      	lsrs	r3, r3, #1
 8008dc4:	441a      	add	r2, r3
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dd0:	6a3b      	ldr	r3, [r7, #32]
 8008dd2:	2b0f      	cmp	r3, #15
 8008dd4:	d916      	bls.n	8008e04 <UART_SetConfig+0x508>
 8008dd6:	6a3b      	ldr	r3, [r7, #32]
 8008dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ddc:	d212      	bcs.n	8008e04 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008dde:	6a3b      	ldr	r3, [r7, #32]
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	f023 030f 	bic.w	r3, r3, #15
 8008de6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008de8:	6a3b      	ldr	r3, [r7, #32]
 8008dea:	085b      	lsrs	r3, r3, #1
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	f003 0307 	and.w	r3, r3, #7
 8008df2:	b29a      	uxth	r2, r3
 8008df4:	8bfb      	ldrh	r3, [r7, #30]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	8bfa      	ldrh	r2, [r7, #30]
 8008e00:	60da      	str	r2, [r3, #12]
 8008e02:	e062      	b.n	8008eca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8008e04:	2301      	movs	r3, #1
 8008e06:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008e0a:	e05e      	b.n	8008eca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008e10:	2b08      	cmp	r3, #8
 8008e12:	d828      	bhi.n	8008e66 <UART_SetConfig+0x56a>
 8008e14:	a201      	add	r2, pc, #4	; (adr r2, 8008e1c <UART_SetConfig+0x520>)
 8008e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1a:	bf00      	nop
 8008e1c:	08008e41 	.word	0x08008e41
 8008e20:	08008e49 	.word	0x08008e49
 8008e24:	08008e51 	.word	0x08008e51
 8008e28:	08008e67 	.word	0x08008e67
 8008e2c:	08008e57 	.word	0x08008e57
 8008e30:	08008e67 	.word	0x08008e67
 8008e34:	08008e67 	.word	0x08008e67
 8008e38:	08008e67 	.word	0x08008e67
 8008e3c:	08008e5f 	.word	0x08008e5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e40:	f7fe fc9e 	bl	8007780 <HAL_RCC_GetPCLK1Freq>
 8008e44:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e46:	e014      	b.n	8008e72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e48:	f7fe fcb0 	bl	80077ac <HAL_RCC_GetPCLK2Freq>
 8008e4c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e4e:	e010      	b.n	8008e72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e50:	4b1a      	ldr	r3, [pc, #104]	; (8008ebc <UART_SetConfig+0x5c0>)
 8008e52:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e54:	e00d      	b.n	8008e72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e56:	f7fe fc25 	bl	80076a4 <HAL_RCC_GetSysClockFreq>
 8008e5a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008e5c:	e009      	b.n	8008e72 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008e64:	e005      	b.n	8008e72 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008e70:	bf00      	nop
    }

    if (pclk != 0U)
 8008e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d028      	beq.n	8008eca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e78:	697b      	ldr	r3, [r7, #20]
 8008e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e7c:	4a10      	ldr	r2, [pc, #64]	; (8008ec0 <UART_SetConfig+0x5c4>)
 8008e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e82:	461a      	mov	r2, r3
 8008e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e86:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	085b      	lsrs	r3, r3, #1
 8008e90:	441a      	add	r2, r3
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e9a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e9c:	6a3b      	ldr	r3, [r7, #32]
 8008e9e:	2b0f      	cmp	r3, #15
 8008ea0:	d910      	bls.n	8008ec4 <UART_SetConfig+0x5c8>
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ea8:	d20c      	bcs.n	8008ec4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008eaa:	6a3b      	ldr	r3, [r7, #32]
 8008eac:	b29a      	uxth	r2, r3
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60da      	str	r2, [r3, #12]
 8008eb4:	e009      	b.n	8008eca <UART_SetConfig+0x5ce>
 8008eb6:	bf00      	nop
 8008eb8:	40008000 	.word	0x40008000
 8008ebc:	00f42400 	.word	0x00f42400
 8008ec0:	080096b0 	.word	0x080096b0
      }
      else
      {
        ret = HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	2200      	movs	r2, #0
 8008ede:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008ee6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3730      	adds	r7, #48	; 0x30
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008ef4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00a      	beq.n	8008f1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	430a      	orrs	r2, r1
 8008f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f22:	f003 0302 	and.w	r3, r3, #2
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00a      	beq.n	8008f40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f44:	f003 0304 	and.w	r3, r3, #4
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00a      	beq.n	8008f62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f66:	f003 0308 	and.w	r3, r3, #8
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	430a      	orrs	r2, r1
 8008f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f88:	f003 0310 	and.w	r3, r3, #16
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00a      	beq.n	8008fa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	430a      	orrs	r2, r1
 8008fc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d01a      	beq.n	800900a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ff2:	d10a      	bne.n	800900a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	430a      	orrs	r2, r1
 8009008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00a      	beq.n	800902c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	430a      	orrs	r2, r1
 800902a:	605a      	str	r2, [r3, #4]
  }
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af02      	add	r7, sp, #8
 800903e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009048:	f7fa f950 	bl	80032ec <HAL_GetTick>
 800904c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0308 	and.w	r3, r3, #8
 8009058:	2b08      	cmp	r3, #8
 800905a:	d10e      	bne.n	800907a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800905c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f82f 	bl	80090ce <UART_WaitOnFlagUntilTimeout>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d001      	beq.n	800907a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009076:	2303      	movs	r3, #3
 8009078:	e025      	b.n	80090c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 0304 	and.w	r3, r3, #4
 8009084:	2b04      	cmp	r3, #4
 8009086:	d10e      	bne.n	80090a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009088:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800908c:	9300      	str	r3, [sp, #0]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2200      	movs	r2, #0
 8009092:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f819 	bl	80090ce <UART_WaitOnFlagUntilTimeout>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090a2:	2303      	movs	r3, #3
 80090a4:	e00f      	b.n	80090c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2220      	movs	r2, #32
 80090aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2220      	movs	r2, #32
 80090b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80090c4:	2300      	movs	r3, #0
}
 80090c6:	4618      	mov	r0, r3
 80090c8:	3710      	adds	r7, #16
 80090ca:	46bd      	mov	sp, r7
 80090cc:	bd80      	pop	{r7, pc}

080090ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b09c      	sub	sp, #112	; 0x70
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	60f8      	str	r0, [r7, #12]
 80090d6:	60b9      	str	r1, [r7, #8]
 80090d8:	603b      	str	r3, [r7, #0]
 80090da:	4613      	mov	r3, r2
 80090dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090de:	e0a9      	b.n	8009234 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090e6:	f000 80a5 	beq.w	8009234 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090ea:	f7fa f8ff 	bl	80032ec <HAL_GetTick>
 80090ee:	4602      	mov	r2, r0
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	1ad3      	subs	r3, r2, r3
 80090f4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80090f6:	429a      	cmp	r2, r3
 80090f8:	d302      	bcc.n	8009100 <UART_WaitOnFlagUntilTimeout+0x32>
 80090fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d140      	bne.n	8009182 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009106:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009108:	e853 3f00 	ldrex	r3, [r3]
 800910c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800910e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009110:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009114:	667b      	str	r3, [r7, #100]	; 0x64
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	461a      	mov	r2, r3
 800911c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800911e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009120:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009122:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009124:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009126:	e841 2300 	strex	r3, r2, [r1]
 800912a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800912c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800912e:	2b00      	cmp	r3, #0
 8009130:	d1e6      	bne.n	8009100 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	3308      	adds	r3, #8
 8009138:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800913c:	e853 3f00 	ldrex	r3, [r3]
 8009140:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009144:	f023 0301 	bic.w	r3, r3, #1
 8009148:	663b      	str	r3, [r7, #96]	; 0x60
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	3308      	adds	r3, #8
 8009150:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009152:	64ba      	str	r2, [r7, #72]	; 0x48
 8009154:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009156:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009158:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800915a:	e841 2300 	strex	r3, r2, [r1]
 800915e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009160:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009162:	2b00      	cmp	r3, #0
 8009164:	d1e5      	bne.n	8009132 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	2220      	movs	r2, #32
 800916a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2220      	movs	r2, #32
 8009172:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e069      	b.n	8009256 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 0304 	and.w	r3, r3, #4
 800918c:	2b00      	cmp	r3, #0
 800918e:	d051      	beq.n	8009234 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800919a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800919e:	d149      	bne.n	8009234 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80091a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b2:	e853 3f00 	ldrex	r3, [r3]
 80091b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80091b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80091be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	461a      	mov	r2, r3
 80091c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091c8:	637b      	str	r3, [r7, #52]	; 0x34
 80091ca:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80091d0:	e841 2300 	strex	r3, r2, [r1]
 80091d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80091d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1e6      	bne.n	80091aa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	3308      	adds	r3, #8
 80091e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	e853 3f00 	ldrex	r3, [r3]
 80091ea:	613b      	str	r3, [r7, #16]
   return(result);
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	f023 0301 	bic.w	r3, r3, #1
 80091f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	3308      	adds	r3, #8
 80091fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80091fc:	623a      	str	r2, [r7, #32]
 80091fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009200:	69f9      	ldr	r1, [r7, #28]
 8009202:	6a3a      	ldr	r2, [r7, #32]
 8009204:	e841 2300 	strex	r3, r2, [r1]
 8009208:	61bb      	str	r3, [r7, #24]
   return(result);
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d1e5      	bne.n	80091dc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2220      	movs	r2, #32
 8009214:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2220      	movs	r2, #32
 800921c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2220      	movs	r2, #32
 8009224:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009230:	2303      	movs	r3, #3
 8009232:	e010      	b.n	8009256 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	69da      	ldr	r2, [r3, #28]
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	4013      	ands	r3, r2
 800923e:	68ba      	ldr	r2, [r7, #8]
 8009240:	429a      	cmp	r2, r3
 8009242:	bf0c      	ite	eq
 8009244:	2301      	moveq	r3, #1
 8009246:	2300      	movne	r3, #0
 8009248:	b2db      	uxtb	r3, r3
 800924a:	461a      	mov	r2, r3
 800924c:	79fb      	ldrb	r3, [r7, #7]
 800924e:	429a      	cmp	r2, r3
 8009250:	f43f af46 	beq.w	80090e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3770      	adds	r7, #112	; 0x70
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800925e:	b480      	push	{r7}
 8009260:	b085      	sub	sp, #20
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800926c:	2b01      	cmp	r3, #1
 800926e:	d101      	bne.n	8009274 <HAL_UARTEx_DisableFifoMode+0x16>
 8009270:	2302      	movs	r3, #2
 8009272:	e027      	b.n	80092c4 <HAL_UARTEx_DisableFifoMode+0x66>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2201      	movs	r2, #1
 8009278:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2224      	movs	r2, #36	; 0x24
 8009280:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f022 0201 	bic.w	r2, r2, #1
 800929a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80092a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	68fa      	ldr	r2, [r7, #12]
 80092b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2220      	movs	r2, #32
 80092b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80092c2:	2300      	movs	r3, #0
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d101      	bne.n	80092e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80092e4:	2302      	movs	r3, #2
 80092e6:	e02d      	b.n	8009344 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2224      	movs	r2, #36	; 0x24
 80092f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f022 0201 	bic.w	r2, r2, #1
 800930e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	430a      	orrs	r2, r1
 8009322:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 f84f 	bl	80093c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2220      	movs	r2, #32
 8009336:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009342:	2300      	movs	r3, #0
}
 8009344:	4618      	mov	r0, r3
 8009346:	3710      	adds	r7, #16
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800935c:	2b01      	cmp	r3, #1
 800935e:	d101      	bne.n	8009364 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009360:	2302      	movs	r3, #2
 8009362:	e02d      	b.n	80093c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2224      	movs	r2, #36	; 0x24
 8009370:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681a      	ldr	r2, [r3, #0]
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f022 0201 	bic.w	r2, r2, #1
 800938a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	689b      	ldr	r3, [r3, #8]
 8009392:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	683a      	ldr	r2, [r7, #0]
 800939c:	430a      	orrs	r2, r1
 800939e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	f000 f811 	bl	80093c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	68fa      	ldr	r2, [r7, #12]
 80093ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2220      	movs	r2, #32
 80093b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2200      	movs	r2, #0
 80093ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3710      	adds	r7, #16
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d108      	bne.n	80093ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80093e8:	e031      	b.n	800944e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80093ea:	2308      	movs	r3, #8
 80093ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80093ee:	2308      	movs	r3, #8
 80093f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	0e5b      	lsrs	r3, r3, #25
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	f003 0307 	and.w	r3, r3, #7
 8009400:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	0f5b      	lsrs	r3, r3, #29
 800940a:	b2db      	uxtb	r3, r3
 800940c:	f003 0307 	and.w	r3, r3, #7
 8009410:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009412:	7bbb      	ldrb	r3, [r7, #14]
 8009414:	7b3a      	ldrb	r2, [r7, #12]
 8009416:	4911      	ldr	r1, [pc, #68]	; (800945c <UARTEx_SetNbDataToProcess+0x94>)
 8009418:	5c8a      	ldrb	r2, [r1, r2]
 800941a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800941e:	7b3a      	ldrb	r2, [r7, #12]
 8009420:	490f      	ldr	r1, [pc, #60]	; (8009460 <UARTEx_SetNbDataToProcess+0x98>)
 8009422:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009424:	fb93 f3f2 	sdiv	r3, r3, r2
 8009428:	b29a      	uxth	r2, r3
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009430:	7bfb      	ldrb	r3, [r7, #15]
 8009432:	7b7a      	ldrb	r2, [r7, #13]
 8009434:	4909      	ldr	r1, [pc, #36]	; (800945c <UARTEx_SetNbDataToProcess+0x94>)
 8009436:	5c8a      	ldrb	r2, [r1, r2]
 8009438:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800943c:	7b7a      	ldrb	r2, [r7, #13]
 800943e:	4908      	ldr	r1, [pc, #32]	; (8009460 <UARTEx_SetNbDataToProcess+0x98>)
 8009440:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009442:	fb93 f3f2 	sdiv	r3, r3, r2
 8009446:	b29a      	uxth	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800944e:	bf00      	nop
 8009450:	3714      	adds	r7, #20
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr
 800945a:	bf00      	nop
 800945c:	080096c8 	.word	0x080096c8
 8009460:	080096d0 	.word	0x080096d0

08009464 <malloc>:
 8009464:	4b02      	ldr	r3, [pc, #8]	; (8009470 <malloc+0xc>)
 8009466:	4601      	mov	r1, r0
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	f000 b823 	b.w	80094b4 <_malloc_r>
 800946e:	bf00      	nop
 8009470:	20000058 	.word	0x20000058

08009474 <sbrk_aligned>:
 8009474:	b570      	push	{r4, r5, r6, lr}
 8009476:	4e0e      	ldr	r6, [pc, #56]	; (80094b0 <sbrk_aligned+0x3c>)
 8009478:	460c      	mov	r4, r1
 800947a:	6831      	ldr	r1, [r6, #0]
 800947c:	4605      	mov	r5, r0
 800947e:	b911      	cbnz	r1, 8009486 <sbrk_aligned+0x12>
 8009480:	f000 f8ac 	bl	80095dc <_sbrk_r>
 8009484:	6030      	str	r0, [r6, #0]
 8009486:	4621      	mov	r1, r4
 8009488:	4628      	mov	r0, r5
 800948a:	f000 f8a7 	bl	80095dc <_sbrk_r>
 800948e:	1c43      	adds	r3, r0, #1
 8009490:	d00a      	beq.n	80094a8 <sbrk_aligned+0x34>
 8009492:	1cc4      	adds	r4, r0, #3
 8009494:	f024 0403 	bic.w	r4, r4, #3
 8009498:	42a0      	cmp	r0, r4
 800949a:	d007      	beq.n	80094ac <sbrk_aligned+0x38>
 800949c:	1a21      	subs	r1, r4, r0
 800949e:	4628      	mov	r0, r5
 80094a0:	f000 f89c 	bl	80095dc <_sbrk_r>
 80094a4:	3001      	adds	r0, #1
 80094a6:	d101      	bne.n	80094ac <sbrk_aligned+0x38>
 80094a8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80094ac:	4620      	mov	r0, r4
 80094ae:	bd70      	pop	{r4, r5, r6, pc}
 80094b0:	200004d0 	.word	0x200004d0

080094b4 <_malloc_r>:
 80094b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094b8:	1ccd      	adds	r5, r1, #3
 80094ba:	f025 0503 	bic.w	r5, r5, #3
 80094be:	3508      	adds	r5, #8
 80094c0:	2d0c      	cmp	r5, #12
 80094c2:	bf38      	it	cc
 80094c4:	250c      	movcc	r5, #12
 80094c6:	2d00      	cmp	r5, #0
 80094c8:	4607      	mov	r7, r0
 80094ca:	db01      	blt.n	80094d0 <_malloc_r+0x1c>
 80094cc:	42a9      	cmp	r1, r5
 80094ce:	d905      	bls.n	80094dc <_malloc_r+0x28>
 80094d0:	230c      	movs	r3, #12
 80094d2:	603b      	str	r3, [r7, #0]
 80094d4:	2600      	movs	r6, #0
 80094d6:	4630      	mov	r0, r6
 80094d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094dc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80095b0 <_malloc_r+0xfc>
 80094e0:	f000 f868 	bl	80095b4 <__malloc_lock>
 80094e4:	f8d8 3000 	ldr.w	r3, [r8]
 80094e8:	461c      	mov	r4, r3
 80094ea:	bb5c      	cbnz	r4, 8009544 <_malloc_r+0x90>
 80094ec:	4629      	mov	r1, r5
 80094ee:	4638      	mov	r0, r7
 80094f0:	f7ff ffc0 	bl	8009474 <sbrk_aligned>
 80094f4:	1c43      	adds	r3, r0, #1
 80094f6:	4604      	mov	r4, r0
 80094f8:	d155      	bne.n	80095a6 <_malloc_r+0xf2>
 80094fa:	f8d8 4000 	ldr.w	r4, [r8]
 80094fe:	4626      	mov	r6, r4
 8009500:	2e00      	cmp	r6, #0
 8009502:	d145      	bne.n	8009590 <_malloc_r+0xdc>
 8009504:	2c00      	cmp	r4, #0
 8009506:	d048      	beq.n	800959a <_malloc_r+0xe6>
 8009508:	6823      	ldr	r3, [r4, #0]
 800950a:	4631      	mov	r1, r6
 800950c:	4638      	mov	r0, r7
 800950e:	eb04 0903 	add.w	r9, r4, r3
 8009512:	f000 f863 	bl	80095dc <_sbrk_r>
 8009516:	4581      	cmp	r9, r0
 8009518:	d13f      	bne.n	800959a <_malloc_r+0xe6>
 800951a:	6821      	ldr	r1, [r4, #0]
 800951c:	1a6d      	subs	r5, r5, r1
 800951e:	4629      	mov	r1, r5
 8009520:	4638      	mov	r0, r7
 8009522:	f7ff ffa7 	bl	8009474 <sbrk_aligned>
 8009526:	3001      	adds	r0, #1
 8009528:	d037      	beq.n	800959a <_malloc_r+0xe6>
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	442b      	add	r3, r5
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	f8d8 3000 	ldr.w	r3, [r8]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d038      	beq.n	80095aa <_malloc_r+0xf6>
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	42a2      	cmp	r2, r4
 800953c:	d12b      	bne.n	8009596 <_malloc_r+0xe2>
 800953e:	2200      	movs	r2, #0
 8009540:	605a      	str	r2, [r3, #4]
 8009542:	e00f      	b.n	8009564 <_malloc_r+0xb0>
 8009544:	6822      	ldr	r2, [r4, #0]
 8009546:	1b52      	subs	r2, r2, r5
 8009548:	d41f      	bmi.n	800958a <_malloc_r+0xd6>
 800954a:	2a0b      	cmp	r2, #11
 800954c:	d917      	bls.n	800957e <_malloc_r+0xca>
 800954e:	1961      	adds	r1, r4, r5
 8009550:	42a3      	cmp	r3, r4
 8009552:	6025      	str	r5, [r4, #0]
 8009554:	bf18      	it	ne
 8009556:	6059      	strne	r1, [r3, #4]
 8009558:	6863      	ldr	r3, [r4, #4]
 800955a:	bf08      	it	eq
 800955c:	f8c8 1000 	streq.w	r1, [r8]
 8009560:	5162      	str	r2, [r4, r5]
 8009562:	604b      	str	r3, [r1, #4]
 8009564:	4638      	mov	r0, r7
 8009566:	f104 060b 	add.w	r6, r4, #11
 800956a:	f000 f829 	bl	80095c0 <__malloc_unlock>
 800956e:	f026 0607 	bic.w	r6, r6, #7
 8009572:	1d23      	adds	r3, r4, #4
 8009574:	1af2      	subs	r2, r6, r3
 8009576:	d0ae      	beq.n	80094d6 <_malloc_r+0x22>
 8009578:	1b9b      	subs	r3, r3, r6
 800957a:	50a3      	str	r3, [r4, r2]
 800957c:	e7ab      	b.n	80094d6 <_malloc_r+0x22>
 800957e:	42a3      	cmp	r3, r4
 8009580:	6862      	ldr	r2, [r4, #4]
 8009582:	d1dd      	bne.n	8009540 <_malloc_r+0x8c>
 8009584:	f8c8 2000 	str.w	r2, [r8]
 8009588:	e7ec      	b.n	8009564 <_malloc_r+0xb0>
 800958a:	4623      	mov	r3, r4
 800958c:	6864      	ldr	r4, [r4, #4]
 800958e:	e7ac      	b.n	80094ea <_malloc_r+0x36>
 8009590:	4634      	mov	r4, r6
 8009592:	6876      	ldr	r6, [r6, #4]
 8009594:	e7b4      	b.n	8009500 <_malloc_r+0x4c>
 8009596:	4613      	mov	r3, r2
 8009598:	e7cc      	b.n	8009534 <_malloc_r+0x80>
 800959a:	230c      	movs	r3, #12
 800959c:	603b      	str	r3, [r7, #0]
 800959e:	4638      	mov	r0, r7
 80095a0:	f000 f80e 	bl	80095c0 <__malloc_unlock>
 80095a4:	e797      	b.n	80094d6 <_malloc_r+0x22>
 80095a6:	6025      	str	r5, [r4, #0]
 80095a8:	e7dc      	b.n	8009564 <_malloc_r+0xb0>
 80095aa:	605b      	str	r3, [r3, #4]
 80095ac:	deff      	udf	#255	; 0xff
 80095ae:	bf00      	nop
 80095b0:	200004cc 	.word	0x200004cc

080095b4 <__malloc_lock>:
 80095b4:	4801      	ldr	r0, [pc, #4]	; (80095bc <__malloc_lock+0x8>)
 80095b6:	f000 b84b 	b.w	8009650 <__retarget_lock_acquire_recursive>
 80095ba:	bf00      	nop
 80095bc:	20000610 	.word	0x20000610

080095c0 <__malloc_unlock>:
 80095c0:	4801      	ldr	r0, [pc, #4]	; (80095c8 <__malloc_unlock+0x8>)
 80095c2:	f000 b846 	b.w	8009652 <__retarget_lock_release_recursive>
 80095c6:	bf00      	nop
 80095c8:	20000610 	.word	0x20000610

080095cc <memset>:
 80095cc:	4402      	add	r2, r0
 80095ce:	4603      	mov	r3, r0
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d100      	bne.n	80095d6 <memset+0xa>
 80095d4:	4770      	bx	lr
 80095d6:	f803 1b01 	strb.w	r1, [r3], #1
 80095da:	e7f9      	b.n	80095d0 <memset+0x4>

080095dc <_sbrk_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d06      	ldr	r5, [pc, #24]	; (80095f8 <_sbrk_r+0x1c>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7f9 fc7a 	bl	8002ee0 <_sbrk>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_sbrk_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_sbrk_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	2000060c 	.word	0x2000060c

080095fc <__errno>:
 80095fc:	4b01      	ldr	r3, [pc, #4]	; (8009604 <__errno+0x8>)
 80095fe:	6818      	ldr	r0, [r3, #0]
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	20000058 	.word	0x20000058

08009608 <__libc_init_array>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	4d0d      	ldr	r5, [pc, #52]	; (8009640 <__libc_init_array+0x38>)
 800960c:	4c0d      	ldr	r4, [pc, #52]	; (8009644 <__libc_init_array+0x3c>)
 800960e:	1b64      	subs	r4, r4, r5
 8009610:	10a4      	asrs	r4, r4, #2
 8009612:	2600      	movs	r6, #0
 8009614:	42a6      	cmp	r6, r4
 8009616:	d109      	bne.n	800962c <__libc_init_array+0x24>
 8009618:	4d0b      	ldr	r5, [pc, #44]	; (8009648 <__libc_init_array+0x40>)
 800961a:	4c0c      	ldr	r4, [pc, #48]	; (800964c <__libc_init_array+0x44>)
 800961c:	f000 f828 	bl	8009670 <_init>
 8009620:	1b64      	subs	r4, r4, r5
 8009622:	10a4      	asrs	r4, r4, #2
 8009624:	2600      	movs	r6, #0
 8009626:	42a6      	cmp	r6, r4
 8009628:	d105      	bne.n	8009636 <__libc_init_array+0x2e>
 800962a:	bd70      	pop	{r4, r5, r6, pc}
 800962c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009630:	4798      	blx	r3
 8009632:	3601      	adds	r6, #1
 8009634:	e7ee      	b.n	8009614 <__libc_init_array+0xc>
 8009636:	f855 3b04 	ldr.w	r3, [r5], #4
 800963a:	4798      	blx	r3
 800963c:	3601      	adds	r6, #1
 800963e:	e7f2      	b.n	8009626 <__libc_init_array+0x1e>
 8009640:	080096e0 	.word	0x080096e0
 8009644:	080096e0 	.word	0x080096e0
 8009648:	080096e0 	.word	0x080096e0
 800964c:	080096e4 	.word	0x080096e4

08009650 <__retarget_lock_acquire_recursive>:
 8009650:	4770      	bx	lr

08009652 <__retarget_lock_release_recursive>:
 8009652:	4770      	bx	lr

08009654 <memcpy>:
 8009654:	440a      	add	r2, r1
 8009656:	4291      	cmp	r1, r2
 8009658:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800965c:	d100      	bne.n	8009660 <memcpy+0xc>
 800965e:	4770      	bx	lr
 8009660:	b510      	push	{r4, lr}
 8009662:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009666:	f803 4f01 	strb.w	r4, [r3, #1]!
 800966a:	4291      	cmp	r1, r2
 800966c:	d1f9      	bne.n	8009662 <memcpy+0xe>
 800966e:	bd10      	pop	{r4, pc}

08009670 <_init>:
 8009670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009672:	bf00      	nop
 8009674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009676:	bc08      	pop	{r3}
 8009678:	469e      	mov	lr, r3
 800967a:	4770      	bx	lr

0800967c <_fini>:
 800967c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967e:	bf00      	nop
 8009680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009682:	bc08      	pop	{r3}
 8009684:	469e      	mov	lr, r3
 8009686:	4770      	bx	lr
