INFO: [VRFC 10-2263] Analyzing Verilog file "/run/media/fnavarro/Datos/fnavarro/6to/Tecnicas Digitales IV/Practicos/Entrenamiento/PE_8/PE_8.sim/sim_1/synth/timing/xsim/tb_mod7_counter_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2sseg
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-311] analyzing module jk_ff_0
INFO: [VRFC 10-311] analyzing module jk_ff_1
INFO: [VRFC 10-311] analyzing module mod7_acounter
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-311] analyzing module glbl
