================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Dec 04 11:18:31 CST 2025
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         sb_serial_dot
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu9eg-ffvb1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              7985
FF:               10863
DSP:              1
BRAM:             30
URAM:             0
SRL:              1344


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.353       |
| Post-Route     | 4.214       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 7985 | 10863 | 1   | 30   |      |     |        |      |         |          |        |
|   CTRL_BUS_s_axi_U                        | 40   | 72    |     |      |      |     |        |      |         |          |        |
|   DATA_BUS_m_axi_U                        | 1243 | 1778  |     | 15   |      |     |        |      |         |          |        |
|   RESULT_BUS_m_axi_U                      | 884  | 1333  |     |      |      |     |        |      |         |          |        |
|   WEIGHT_BUS_m_axi_U                      | 995  | 1778  |     | 15   |      |     |        |      |         |          |        |
|   compute_U0                              | 3234 | 2560  | 1   |      |      |     |        |      |         |          |        |
|       mac_muladd_13s_4ns_16ns_16_4_1_U781 |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U653                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U654                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U655                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U656                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U657                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U658                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U659                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U660                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U661                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U662                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U663                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U664                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U665                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U666                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U667                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U668                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U669                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U670                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U671                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U672                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U673                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U674                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U675                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U676                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U677                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U678                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U679                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U680                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U681                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U682                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U683                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U684                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U685                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U686                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U687                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U688                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U689                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U690                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U691                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U692                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U693                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U694                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U695                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U696                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U697                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U698                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U699                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U700                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U701                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U702                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U703                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U704                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U705                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U706                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U707                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U708                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U709                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U710                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U711                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U712                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U713                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U714                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U715                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U716                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U717                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U718                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U719                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U720                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U721                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U722                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U723                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U724                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U725                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U726                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U727                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U728                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U729                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U730                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U731                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U732                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U733                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U734                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U735                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U736                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U737                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U738                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U739                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U740                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U741                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U742                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U743                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U744                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U745                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U746                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U747                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U748                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U749                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U750                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U751                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U752                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U753                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U754                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U755                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U756                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U757                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U758                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U759                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U760                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U761                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U762                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U763                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U764                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U765                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U766                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U767                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U768                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U769                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U770                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U771                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U772                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U773                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U774                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U775                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U776                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U777                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U778                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U779                |      |       |     |      |      |     |        |      |         |          |        |
|       mul_4s_2s_6_1_1_U780                |      |       |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                         | 204  | 233   |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0                           |      |       |     |      |      |     |        |      |         |          |        |
|   load_and_unpack_U0                      | 624  | 1681  |     |      |      |     |        |      |         |          |        |
|     (load_and_unpack_U0)                  | 100  | 1419  |     |      |      |     |        |      |         |          |        |
|   result_c_U                              |      |       |     |      |      |     |        |      |         |          |        |
|   result_stream_U                         |      |       |     |      |      |     |        |      |         |          |        |
|   rounds_c1_U                             | 41   | 70    |     |      |      |     |        |      |         |          |        |
|   rounds_c_U                              | 40   | 70    |     |      |      |     |        |      |         |          |        |
|   spike_stream_U                          | 216  | 10    |     |      |      |     |        |      |         |          |        |
|   start_for_compute_U0_U                  |      |       |     |      |      |     |        |      |         |          |        |
|   start_for_store_result_U0_U             |      |       |     |      |      |     |        |      |         |          |        |
|   store_result_U0                         | 125  | 188   |     |      |      |     |        |      |         |          |        |
|     (store_result_U0)                     | 52   | 136   |     |      |      |     |        |      |         |          |        |
|   weight_stream_U                         | 265  | 1033  |     |      |      |     |        |      |         |          |        |
+-------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.91%  | OK     |
| FD                                                        | 50%       | 1.98%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.93%  | OK     |
| CARRY8                                                    | 25%       | 1.04%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.04%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.64%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.84%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 5139      | 295    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.33   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                        | ENDPOINT PIN                                                                                                               | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                       |                                                                                                                            |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.786 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4/CE |            2 |       2722 |          4.012 |          0.155 |        3.857 |
| Path2 | 0.786 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4/CE |            2 |       2722 |          4.012 |          0.155 |        3.857 |
| Path3 | 0.786 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4/CE |            2 |       2722 |          4.012 |          0.155 |        3.857 |
| Path4 | 0.786 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4/CE |            2 |       2722 |          4.012 |          0.155 |        3.857 |
| Path5 | 0.786 | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg/C | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4/CE |            2 |       2722 |          4.012 |          0.155 |        3.857 |
+-------+-------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | Path1 Cells                                                                                                                                       | Primitive Type      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | Path2 Cells                                                                                                                                       | Primitive Type      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | Path3 Cells                                                                                                                                       | Primitive Type      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | Path4 Cells                                                                                                                                       | Primitive Type      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | Path5 Cells                                                                                                                                       | Primitive Type      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[1]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[2]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln82_17_reg_8975_pp0_iter6_reg_reg[3]_srl4                           | CLB.SRL.SRL16E      |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/ap_enable_reg_pp0_iter48_reg                                               | REGISTER.SDR.FDRE   |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3            | CLB.LUT.LUT4        |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/flow_control_loop_pipe_sequential_init_U/empty_fu_1112[511]_i_3_bufg_place | CLOCK.BUFFER.BUFGCE |
    | compute_U0/grp_compute_Pipeline_round_compute_spike_process_loop_fu_64/trunc_ln88_17_reg_8225_pp0_iter5_reg_reg[0]_srl4                           | CLB.SRL.SRL16E      |
    +---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sb_serial_dot_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/sb_serial_dot_failfast_routed.rpt                 |
| power                    | impl/verilog/report/sb_serial_dot_power_routed.rpt                    |
| status                   | impl/verilog/report/sb_serial_dot_status_routed.rpt                   |
| timing                   | impl/verilog/report/sb_serial_dot_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/sb_serial_dot_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/sb_serial_dot_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/sb_serial_dot_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------------+


