{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width, strategy):\n",
      "    if strategy == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Counter = DefineCircuit(\"Counter\", \"cout\", Out(Bit), \"O\", Out(Bits(4)), *ClockInterface(has_ce=False))\n",
      "value = Register(4, has_ce=False)\n",
      "wireclock(Counter, value)\n",
      "value_next_0_tmp = [value.O[__silica_i] for __silica_i in range(4)]\n",
      "O_0_tmp = value.O\n",
      "value_next_0_tmp, cout_0_tmp = add(value.O, bits(1, 4), cout=True)\n",
      "wire(bits(value_next_0_tmp), value.I)\n",
      "wire(cout_0_tmp, Counter.cout)\n",
      "wire(O_0_tmp, Counter.O)\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "\n",
    "@si.coroutine\n",
    "def Counter(width, init=0, incr=1):\n",
    "    value = bits(init, width)\n",
    "    O = value\n",
    "    cout = False\n",
    "    while True:\n",
    "        yield O, cout\n",
    "        O = value\n",
    "        value, cout = add(value, bits(incr, width), cout=True)\n",
    "        \n",
    "si.compile(Counter(4), file_name=\"build/silica_counter.py\")\n",
    "with open(\"build/silica_counter.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling Register4\n",
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Counter\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Counter ===\n",
      "\n",
      "   Number of wires:                 47\n",
      "   Number of wire bits:             68\n",
      "   Number of public wires:          47\n",
      "   Number of public wire bits:      68\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     SB_CARRY                        3\n",
      "     SB_DFF                          4\n",
      "     SB_LUT4                         4\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_counter.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          6 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          9 / 1280\n",
      "  DFF        4\n",
      "  CARRY      4\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 4\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 231\n",
      "  at iteration #50: temp = 4.50097, wire length = 84\n",
      "  at iteration #100: temp = 1.88195, wire length = 51\n",
      "  at iteration #150: temp = 0.0933737, wire length = 12\n",
      "  final wire length = 10\n",
      "\n",
      "After placement:\n",
      "PIOs       3 / 96\n",
      "PLBs       2 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.02s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     3 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.00s\n",
      "write_txt build/silica_counter.txt...\n",
      "\n",
      "Total number of logic levels: 5\n",
      "Total path delay: 3.23 ns (309.79 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o verilog -m lattice -t Counter build/silica_counter.py\n",
    "!yosys -p 'synth_ice40 -top Counter -blif build/silica_counter.blif' build/silica_counter.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_counter.txt build/silica_counter.blif\n",
    "!icetime -tmd hx1k build/silica_counter.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4\n"
     ]
    }
   ],
   "source": [
    "from magma import compile\n",
    "from mantle import DefineCounter\n",
    "compile(\"build/mantle_counter\", DefineCounter(4))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== Counter4 ===\n",
      "\n",
      "   Number of wires:                 47\n",
      "   Number of wire bits:             68\n",
      "   Number of public wires:          47\n",
      "   Number of public wire bits:      68\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 11\n",
      "     SB_CARRY                        3\n",
      "     SB_DFF                          4\n",
      "     SB_LUT4                         4\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/mantle_counter.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          6 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          9 / 1280\n",
      "  DFF        4\n",
      "  CARRY      4\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 4\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 208\n",
      "  at iteration #50: temp = 4.97341, wire length = 105\n",
      "  at iteration #100: temp = 2.30414, wire length = 45\n",
      "  at iteration #150: temp = 0.34888, wire length = 11\n",
      "  final wire length = 10\n",
      "\n",
      "After placement:\n",
      "PIOs       3 / 96\n",
      "PLBs       2 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.02s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     3 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/mantle_counter.txt...\n",
      "\n",
      "Total number of logic levels: 5\n",
      "Total path delay: 3.23 ns (309.79 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top Counter4 -blif build/mantle_counter.blif' build/mantle_counter.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/mantle_counter.txt build/mantle_counter.blif\n",
    "!icetime -tmd hx1k build/mantle_counter.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
