// Seed: 1158765888
module module_0 #(
    parameter id_11 = 32'd28,
    parameter id_4  = 32'd74
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire _id_4;
  generate
    wire [1  +  id_4 : -1] id_5, id_6, id_7;
    begin : LABEL_0
      assign id_6 = id_2;
    end
    wire id_8, id_9, id_10, _id_11;
    begin : LABEL_1
      begin : LABEL_2
        wire id_12, id_13;
      end
    end
  endgenerate
  wire [1 : -1] id_14[id_11 : 1], id_15, id_16;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_2 = 32'd31,
    parameter id_3 = 32'd44
) (
    _id_1
);
  input wire _id_1;
  integer _id_2;
  ;
  wire [id_1  -  id_1  &  (  -1  ) : id_1] _id_3, id_4, id_5, id_6, id_7;
  logic id_8;
  ;
  logic id_9;
  ;
  logic id_10;
  assign id_6 = +id_10[id_3 : 1'b0>id_2];
  wire [1 : 1] id_11;
  logic id_12;
  wire id_13;
  assign id_7 = id_1;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_5
  );
endmodule
