VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow_1_62V_175C}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.620}
  {Temperature} {175.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {November 26, 2025}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/rw_en_reg} {CN}
  ENDPT {mem_inst/rw_en_reg} {RN} {DFFRQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.901}
    {-} {Recovery} {1.258}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {64.563}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.086}
    {=} {Slack Time} {59.477}
  END_SLK_CLC
  SLK 59.477
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {61.741} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {1.121} {0.234} {2.269} {61.746} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.743} {0.000} {3.503} {} {5.013} {64.490} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.073} {0.000} {3.502} {0.755} {5.086} {64.563} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {6.023} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {6.032} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {6.391} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.033} {0.000} {0.315} {0.417} {65.901} {6.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[32]} {CN}
  ENDPT {mem_inst/registers_en_reg[32]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.903}
    {-} {Recovery} {-0.177}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.000}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.077}
    {=} {Slack Time} {59.924}
  END_SLK_CLC
  SLK 59.924
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {62.188} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {62.211} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {65.967} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.033} {0.000} {4.963} {0.533} {6.077} {66.000} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {5.576} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {5.585} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {5.945} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.035} {0.000} {0.315} {0.417} {65.903} {5.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[33]} {CN}
  ENDPT {mem_inst/registers_en_reg[33]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.902}
    {-} {Recovery} {-0.177}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.070}
    {=} {Slack Time} {59.930}
  END_SLK_CLC
  SLK 59.930
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {62.194} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {62.217} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {65.973} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.026} {0.000} {4.963} {0.533} {6.070} {65.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {5.570} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {5.579} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {5.938} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.034} {0.000} {0.315} {0.417} {65.902} {5.973} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[35]} {CN}
  ENDPT {mem_inst/registers_en_reg[35]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.900}
    {-} {Recovery} {-0.221}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.041}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.071}
    {=} {Slack Time} {59.970}
  END_SLK_CLC
  SLK 59.970
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {62.234} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {62.257} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {66.013} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.027} {0.000} {4.963} {0.533} {6.071} {66.041} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {5.530} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {5.539} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {5.898} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.031} {0.000} {0.315} {0.417} {65.900} {5.930} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[34]} {CN}
  ENDPT {mem_inst/registers_en_reg[34]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.900}
    {-} {Recovery} {-0.221}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.041}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.071}
    {=} {Slack Time} {59.971}
  END_SLK_CLC
  SLK 59.971
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {62.235} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {62.258} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {66.014} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.027} {0.000} {4.963} {0.533} {6.071} {66.041} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {5.529} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {5.539} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {5.898} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.315} {0.417} {65.900} {5.930} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.895}
    {-} {Recovery} {-0.221}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.036}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.058}
    {=} {Slack Time} {59.978}
  END_SLK_CLC
  SLK 59.978
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {62.242} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {62.266} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {66.022} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {4.963} {0.533} {6.058} {66.036} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {5.522} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {5.531} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {5.890} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.027} {0.000} {0.315} {0.417} {65.895} {5.917} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[22]} {CN}
  ENDPT {mem_inst/registers_en_reg[22]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.901}
    {-} {Recovery} {-0.136}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.956}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.086}
    {=} {Slack Time} {60.870}
  END_SLK_CLC
  SLK 60.870
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.134} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {1.121} {0.234} {2.269} {63.139} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.743} {0.000} {3.503} {} {5.013} {65.883} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.073} {0.000} {3.502} {0.755} {5.086} {65.956} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.630} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.639} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.998} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.315} {0.417} {65.901} {5.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.901}
    {-} {Recovery} {-0.177}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.998}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.086}
    {=} {Slack Time} {60.912}
  END_SLK_CLC
  SLK 60.912
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.176} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {1.121} {0.234} {2.269} {63.181} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.743} {0.000} {3.503} {} {5.013} {65.925} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.073} {0.000} {3.502} {0.755} {5.086} {65.998} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.588} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.597} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.956} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.315} {0.417} {65.901} {4.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[18]} {CN}
  ENDPT {mem_inst/registers_en_reg[18]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.904}
    {-} {Recovery} {-0.175}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.085}
    {=} {Slack Time} {60.914}
  END_SLK_CLC
  SLK 60.914
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.178} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {1.121} {0.234} {2.269} {63.184} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.743} {0.000} {3.503} {} {5.013} {65.927} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.072} {0.000} {3.502} {0.755} {5.085} {65.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.586} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.590} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.972} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.309} {0.426} {65.904} {4.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[16]} {CN}
  ENDPT {mem_inst/registers_en_reg[16]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.904}
    {-} {Recovery} {-0.175}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.999}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.085}
    {=} {Slack Time} {60.915}
  END_SLK_CLC
  SLK 60.915
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.179} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.005} {0.000} {1.121} {0.234} {2.269} {63.184} {} {} {} 
    INST {FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.743} {0.000} {3.503} {} {5.013} {65.927} {} {70} {(139.86, 249.87) (140.98, 249.83)} 
    NET {} {} {} {} {} {FE_OFN0_rst_n} {} {0.072} {0.000} {3.502} {0.755} {5.085} {65.999} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.585} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.590} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.972} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.309} {0.426} {65.904} {4.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[2]} {CN}
  ENDPT {mem_inst/registers_en_reg[2]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.901}
    {-} {Recovery} {-0.175}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.977}
    {=} {Slack Time} {61.020}
  END_SLK_CLC
  SLK 61.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.284} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.023} {0.000} {1.120} {0.234} {2.287} {63.307} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.685} {0.000} {3.391} {} {4.972} {65.991} {} {33} {(170.10, 102.93) (171.22, 102.98)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.005} {0.000} {3.390} {0.363} {4.977} {65.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.480} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.490} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.849} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.315} {0.417} {65.901} {4.881} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[1]} {CN}
  ENDPT {mem_inst/registers_en_reg[1]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.901}
    {-} {Recovery} {-0.175}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.977}
    {=} {Slack Time} {61.020}
  END_SLK_CLC
  SLK 61.020
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.284} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.023} {0.000} {1.120} {0.234} {2.287} {63.307} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.685} {0.000} {3.391} {} {4.972} {65.992} {} {33} {(170.10, 102.93) (171.22, 102.98)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.005} {0.000} {3.390} {0.363} {4.977} {65.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.480} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.489} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.848} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.033} {0.000} {0.315} {0.417} {65.901} {4.881} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[26]} {CN}
  ENDPT {mem_inst/registers_en_reg[26]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.884}
    {-} {Recovery} {-0.122}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.739}
    {=} {Slack Time} {61.188}
  END_SLK_CLC
  SLK 61.188
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.452} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.269} {63.457} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.887} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.040} {0.000} {3.028} {0.654} {4.739} {65.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.312} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.321} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.690} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.299} {0.407} {65.884} {4.696} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[20]} {CN}
  ENDPT {mem_inst/registers_en_reg[20]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.909}
    {-} {Recovery} {-0.126}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.955}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.746}
    {=} {Slack Time} {61.208}
  END_SLK_CLC
  SLK 61.208
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.472} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.269} {63.477} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.908} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.047} {0.000} {3.028} {0.654} {4.746} {65.955} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.292} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.296} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.678} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.022} {0.000} {0.309} {0.426} {65.909} {4.700} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[21]} {CN}
  ENDPT {mem_inst/registers_en_reg[21]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.908}
    {-} {Recovery} {-0.126}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.954}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.738}
    {=} {Slack Time} {61.216}
  END_SLK_CLC
  SLK 61.216
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.480} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.268} {63.484} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.915} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.039} {0.000} {3.028} {0.654} {4.738} {65.954} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.284} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.289} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.670} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.022} {0.000} {0.309} {0.426} {65.908} {4.692} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[25]} {CN}
  ENDPT {mem_inst/registers_en_reg[25]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.126}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.955}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.739}
    {=} {Slack Time} {61.217}
  END_SLK_CLC
  SLK 61.217
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.481} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.269} {63.485} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.916} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.040} {0.000} {3.028} {0.654} {4.739} {65.955} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.283} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.288} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.670} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.023} {0.000} {0.309} {0.426} {65.910} {4.693} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[19]} {CN}
  ENDPT {mem_inst/registers_en_reg[19]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.908}
    {-} {Recovery} {-0.167}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.746}
    {=} {Slack Time} {61.249}
  END_SLK_CLC
  SLK 61.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.513} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.268} {63.517} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.948} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.047} {0.000} {3.028} {0.654} {4.746} {65.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.251} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.256} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.637} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.022} {0.000} {0.309} {0.426} {65.908} {4.659} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[17]} {CN}
  ENDPT {mem_inst/registers_en_reg[17]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.909}
    {-} {Recovery} {-0.167}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.995}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.746}
    {=} {Slack Time} {61.249}
  END_SLK_CLC
  SLK 61.249
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.513} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {1.121} {0.234} {2.269} {63.518} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.431} {0.000} {3.026} {} {4.699} {65.948} {} {61} {(170.38, 267.79) (169.26, 267.75)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN1_rst_n} {} {0.047} {0.000} {3.028} {0.654} {4.746} {65.995} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.251} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.255} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.637} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.022} {0.000} {0.309} {0.426} {65.909} {4.660} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[27]} {CN}
  ENDPT {mem_inst/registers_en_reg[27]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.884}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.924}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.598}
    {=} {Slack Time} {61.326}
  END_SLK_CLC
  SLK 61.326
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.590} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.608} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.919} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {2.818} {0.617} {4.598} {65.924} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.174} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.183} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.552} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.299} {0.407} {65.884} {4.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[8]} {CN}
  ENDPT {mem_inst/registers_en_reg[8]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.897}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.610}
    {=} {Slack Time} {61.326}
  END_SLK_CLC
  SLK 61.326
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.590} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.608} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.919} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.017} {0.000} {2.819} {0.617} {4.610} {65.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.174} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.183} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.552} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.897} {4.571} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[30]} {CN}
  ENDPT {mem_inst/registers_en_reg[30]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.886}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.598}
    {=} {Slack Time} {61.327}
  END_SLK_CLC
  SLK 61.327
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.591} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.609} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.921} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {2.818} {0.617} {4.598} {65.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.173} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.181} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.550} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.008} {0.000} {0.299} {0.407} {65.886} {4.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[24]} {CN}
  ENDPT {mem_inst/registers_en_reg[24]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.886}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.926}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.597}
    {=} {Slack Time} {61.328}
  END_SLK_CLC
  SLK 61.328
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.592} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.610} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.922} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.004} {0.000} {2.818} {0.617} {4.597} {65.926} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.172} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.180} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.549} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.009} {0.000} {0.299} {0.407} {65.886} {4.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[10]} {CN}
  ENDPT {mem_inst/registers_en_reg[10]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.896}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.607}
    {=} {Slack Time} {61.329}
  END_SLK_CLC
  SLK 61.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.593} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.610} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.922} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.014} {0.000} {2.819} {0.617} {4.607} {65.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.171} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.180} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.549} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.896} {4.568} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[9]} {CN}
  ENDPT {mem_inst/registers_en_reg[9]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.897}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.606}
    {=} {Slack Time} {61.329}
  END_SLK_CLC
  SLK 61.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.593} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.611} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.923} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.013} {0.000} {2.819} {0.617} {4.606} {65.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.171} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.179} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.548} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.897} {4.567} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[11]} {CN}
  ENDPT {mem_inst/registers_en_reg[11]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.894}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.933}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.598}
    {=} {Slack Time} {61.335}
  END_SLK_CLC
  SLK 61.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.599} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.617} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.928} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {2.818} {0.617} {4.598} {65.933} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.165} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.174} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.543} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.016} {0.000} {0.299} {0.407} {65.894} {4.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[28]} {CN}
  ENDPT {mem_inst/registers_en_reg[28]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.894}
    {-} {Recovery} {-0.119}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.933}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.598}
    {=} {Slack Time} {61.335}
  END_SLK_CLC
  SLK 61.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.599} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.617} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.928} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {2.818} {0.617} {4.598} {65.933} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.165} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.174} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.543} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.016} {0.000} {0.299} {0.407} {65.894} {4.559} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[31]} {CN}
  ENDPT {mem_inst/registers_en_reg[31]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.122}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.601}
    {=} {Slack Time} {61.352}
  END_SLK_CLC
  SLK 61.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.616} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.633} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.945} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.008} {0.000} {2.819} {0.617} {4.601} {65.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.148} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.153} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.535} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.024} {0.000} {0.309} {0.426} {65.910} {4.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[29]} {CN}
  ENDPT {mem_inst/registers_en_reg[29]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.122}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.600}
    {=} {Slack Time} {61.352}
  END_SLK_CLC
  SLK 61.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.616} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.634} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.945} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {2.819} {0.617} {4.600} {65.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.148} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.153} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.534} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.024} {0.000} {0.309} {0.426} {65.910} {4.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[23]} {CN}
  ENDPT {mem_inst/registers_en_reg[23]} {SN} {DFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.122}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.952}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.598}
    {=} {Slack Time} {61.354}
  END_SLK_CLC
  SLK 61.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.618} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.636} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.947} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.005} {0.000} {2.818} {0.617} {4.598} {65.952} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.146} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.150} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.532} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.023} {0.000} {0.309} {0.426} {65.910} {4.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[5]} {CN}
  ENDPT {mem_inst/registers_en_reg[5]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.888}
    {-} {Recovery} {-0.165}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.973}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.612}
    {=} {Slack Time} {61.361}
  END_SLK_CLC
  SLK 61.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.625} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.643} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.954} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.019} {0.000} {2.819} {0.617} {4.612} {65.973} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.139} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.149} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.508} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.020} {0.000} {0.314} {0.417} {65.888} {4.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[0]} {CN}
  ENDPT {mem_inst/registers_en_reg[0]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.890}
    {-} {Recovery} {-0.165}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.613}
    {=} {Slack Time} {61.363}
  END_SLK_CLC
  SLK 61.363
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.627} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.645} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.956} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.019} {0.000} {2.819} {0.617} {4.613} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.137} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.146} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.505} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.022} {0.000} {0.315} {0.417} {65.890} {4.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[6]} {CN}
  ENDPT {mem_inst/registers_en_reg[6]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.883}
    {-} {Recovery} {-0.165}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.967}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.601}
    {=} {Slack Time} {61.366}
  END_SLK_CLC
  SLK 61.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.630} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.648} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.960} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.008} {0.000} {2.819} {0.617} {4.601} {65.967} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.134} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.143} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.502} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.014} {0.000} {0.314} {0.417} {65.883} {4.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[7]} {CN}
  ENDPT {mem_inst/registers_en_reg[7]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.897}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.610}
    {=} {Slack Time} {61.366}
  END_SLK_CLC
  SLK 61.366
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.630} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.648} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.960} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.017} {0.000} {2.819} {0.617} {4.610} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.134} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.142} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.511} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.897} {4.530} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[4]} {CN}
  ENDPT {mem_inst/registers_en_reg[4]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.897}
    {-} {Recovery} {-0.165}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.982}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.613}
    {=} {Slack Time} {61.370}
  END_SLK_CLC
  SLK 61.370
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.634} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.652} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.963} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.019} {0.000} {2.819} {0.617} {4.613} {65.982} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.130} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.139} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.359} {0.000} {0.310} {} {65.868} {4.499} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.029} {0.000} {0.315} {0.417} {65.897} {4.527} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[12]} {CN}
  ENDPT {mem_inst/registers_en_reg[12]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.896}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.599}
    {=} {Slack Time} {61.376}
  END_SLK_CLC
  SLK 61.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.640} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.658} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.969} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {2.818} {0.617} {4.599} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.124} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.133} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.501} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.896} {4.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[14]} {CN}
  ENDPT {mem_inst/registers_en_reg[14]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.896}
    {-} {Recovery} {-0.160}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.599}
    {=} {Slack Time} {61.376}
  END_SLK_CLC
  SLK 61.376
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.640} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.658} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.970} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.006} {0.000} {2.818} {0.617} {4.599} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.124} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.236} {65.509} {4.132} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.369} {0.000} {0.299} {} {65.878} {4.501} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.300} {0.407} {65.896} {4.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[15]} {CN}
  ENDPT {mem_inst/registers_en_reg[15]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.163}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.601}
    {=} {Slack Time} {61.392}
  END_SLK_CLC
  SLK 61.392
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.656} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.674} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.985} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.008} {0.000} {2.819} {0.617} {4.601} {65.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.108} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.113} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.494} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.024} {0.000} {0.309} {0.426} {65.910} {4.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[13]} {CN}
  ENDPT {mem_inst/registers_en_reg[13]} {SN} {DFFSHDX0} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.910}
    {-} {Recovery} {-0.163}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.600}
    {=} {Slack Time} {61.393}
  END_SLK_CLC
  SLK 61.393
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {63.657} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.018} {0.000} {1.120} {0.234} {2.282} {63.675} {} {} {} 
    INST {mem_inst/FE_OFC3_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.311} {0.000} {2.819} {} {4.593} {65.986} {} {55} {(220.50, 169.23) (221.62, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN5_rst_n} {} {0.007} {0.000} {2.818} {0.617} {4.600} {65.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {=} {Beginpoint Arrival Time} {65.500}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.236} {65.500} {4.107} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.236} {65.505} {4.112} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.382} {0.000} {0.308} {} {65.886} {4.493} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.024} {0.000} {0.309} {0.426} {65.910} {4.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][1]} {C}
  ENDPT {mem_inst/registers_reg[2][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.368}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.809}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.130}
    {=} {Slack Time} {117.680}
  END_SLK_CLC
  SLK 117.680
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.944} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.967} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.723} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.086} {0.000} {4.964} {0.533} {6.130} {123.809} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.680} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.670} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-117.344} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.375} {0.436} {0.368} {-117.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[4][3]} {C}
  ENDPT {mem_inst/registers_reg[4][3]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.814}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.131}
    {=} {Slack Time} {117.683}
  END_SLK_CLC
  SLK 117.683
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.947} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.971} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.727} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.087} {0.000} {4.964} {0.533} {6.131} {123.814} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.683} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.674} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.348} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.376} {0.436} {0.372} {-117.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.131}
    {=} {Slack Time} {117.684}
  END_SLK_CLC
  SLK 117.684
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.948} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.972} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.727} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.087} {0.000} {4.964} {0.533} {6.131} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.684} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.675} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.348} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.376} {0.436} {0.373} {-117.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][0]} {C}
  ENDPT {mem_inst/registers_reg[2][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.130}
    {=} {Slack Time} {117.685}
  END_SLK_CLC
  SLK 117.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.949} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.972} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.728} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.087} {0.000} {4.964} {0.533} {6.130} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.685} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.675} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.349} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.376} {0.436} {0.373} {-117.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][4]} {C}
  ENDPT {mem_inst/registers_reg[1][4]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.130}
    {=} {Slack Time} {117.685}
  END_SLK_CLC
  SLK 117.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.949} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.973} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.728} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.087} {0.000} {4.964} {0.533} {6.130} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.685} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.676} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.349} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.038} {0.000} {0.376} {0.436} {0.373} {-117.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_FEN_reg[0]} {C}
  ENDPT {mem_inst/Timer_FEN_reg[0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.374}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.816}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.131}
    {=} {Slack Time} {117.685}
  END_SLK_CLC
  SLK 117.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.949} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.973} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.729} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.087} {0.000} {4.964} {0.533} {6.131} {123.816} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.685} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.676} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.350} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.038} {0.000} {0.376} {0.436} {0.374} {-117.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CP_reset_reg[2]} {C}
  ENDPT {mem_inst/CP_reset_reg[2]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.130}
    {=} {Slack Time} {117.685}
  END_SLK_CLC
  SLK 117.685
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.949} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.973} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.729} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.086} {0.000} {4.964} {0.533} {6.130} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.685} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.676} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.350} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.038} {0.000} {0.376} {0.436} {0.373} {-117.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_FEN_reg[1]} {C}
  ENDPT {mem_inst/Timer_FEN_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.130}
    {=} {Slack Time} {117.686}
  END_SLK_CLC
  SLK 117.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.950} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.973} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.729} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.086} {0.000} {4.964} {0.533} {6.130} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.686} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.676} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.350} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.038} {0.000} {0.376} {0.436} {0.373} {-117.312} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CS_control_reg[1][1]} {C}
  ENDPT {mem_inst/CS_control_reg[1][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.129}
    {=} {Slack Time} {117.686}
  END_SLK_CLC
  SLK 117.686
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.950} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.973} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.729} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.086} {0.000} {4.964} {0.533} {6.129} {123.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.686} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.677} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.350} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.038} {0.000} {0.376} {0.436} {0.373} {-117.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][1]} {C}
  ENDPT {mem_inst/registers_reg[1][1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.376}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.129}
    {=} {Slack Time} {117.689}
  END_SLK_CLC
  SLK 117.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.953} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.977} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.732} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.086} {0.000} {4.964} {0.533} {6.129} {123.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.689} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.680} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.353} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.041} {0.000} {0.376} {0.436} {0.376} {-117.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CP_reset_reg[1]} {C}
  ENDPT {mem_inst/CP_reset_reg[1]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.376}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.128}
    {=} {Slack Time} {117.691}
  END_SLK_CLC
  SLK 117.691
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.955} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.978} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.734} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.084} {0.000} {4.964} {0.533} {6.128} {123.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.691} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.681} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-117.355} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.041} {0.000} {0.376} {0.436} {0.376} {-117.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/CS_control_reg[1][0]} {C}
  ENDPT {mem_inst/CS_control_reg[1][0]} {RN} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.376}
    {-} {Recovery} {1.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.818}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.125}
    {=} {Slack Time} {117.692}
  END_SLK_CLC
  SLK 117.692
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {0.764}
    {=} {Beginpoint Arrival Time} {2.264}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.121} {0.234} {2.264} {119.956} {} {18} {(166.04, 290.08) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {1.120} {0.234} {2.288} {119.980} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.756} {0.000} {4.963} {} {6.043} {123.736} {} {49} {(145.18, 106.51) (144.06, 106.47)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.082} {0.000} {4.964} {0.533} {6.125} {123.818} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-117.692} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-117.683} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-117.357} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.040} {0.000} {0.376} {0.436} {0.376} {-117.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[5]} {C}
  ENDPT {mem_inst/Data_out_reg[5]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.302}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.975}
    {=} {Slack Time} {45.016}
  END_SLK_CLC
  SLK 45.016
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.510} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.517} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {110.973} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.006} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.583} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.585} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.165} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.166} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.658} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.658} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.295} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.296} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.481} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.481} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.367} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.367} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.783} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.783} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.334} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.335} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.197} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.197} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {117.952} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {117.953} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.058} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.062} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.150} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.004} {0.000} {4.654} {0.072} {78.139} {123.154} {} {} {} 
    INST {mem_inst/g24588__2883} {A} {^} {Q} {v} {} {AN22HDX1} {0.851} {0.054} {0.917} {} {78.990} {124.005} {} {1} {(125.72, 83.72) (126.98, 85.54)} 
    NET {} {} {} {} {} {mem_inst/n_964} {} {0.001} {0.000} {0.917} {0.014} {78.990} {124.006} {} {} {} 
    INST {mem_inst/g24341__4319} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.710} {0.000} {0.256} {} {79.700} {124.716} {} {1} {(181.72, 84.28) (183.30, 83.94)} 
    NET {} {} {} {} {} {mem_inst/n_1039} {} {0.001} {0.000} {0.256} {0.023} {79.701} {124.717} {} {} {} 
    INST {mem_inst/g24333__2346} {A} {v} {Q} {^} {} {NA4HDX1} {0.273} {0.000} {0.332} {} {79.975} {124.990} {} {1} {(79.24, 74.76) (79.94, 76.09)} 
    NET {} {} {} {} {} {mem_inst/n_1047} {} {0.000} {0.000} {0.332} {0.006} {79.975} {124.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.016} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.007} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.335} {0.000} {0.366} {} {0.344} {-44.672} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.028} {0.000} {0.369} {0.438} {0.372} {-44.644} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[6]} {C}
  ENDPT {mem_inst/Data_out_reg[6]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.947}
    {=} {Slack Time} {45.045}
  END_SLK_CLC
  SLK 45.045
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.540} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.546} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.002} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.035} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.612} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.615} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.194} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.195} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.687} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.687} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.325} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.325} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.510} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.510} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.396} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.396} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.812} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.812} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.363} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.364} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.226} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.226} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {117.982} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {117.982} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.087} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.091} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.179} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.004} {0.000} {4.654} {0.072} {78.139} {123.183} {} {} {} 
    INST {mem_inst/g24591__7410} {A} {^} {Q} {v} {} {AN22HDX1} {0.843} {0.045} {0.919} {} {78.982} {124.026} {} {1} {(126.28, 80.92) (127.54, 79.10)} 
    NET {} {} {} {} {} {mem_inst/n_961} {} {0.001} {0.000} {0.919} {0.014} {78.982} {124.027} {} {} {} 
    INST {mem_inst/g24336__6417} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.701} {0.000} {0.245} {} {79.683} {124.728} {} {1} {(182.84, 75.32) (184.42, 74.98)} 
    NET {} {} {} {} {} {mem_inst/n_1044} {} {0.001} {0.000} {0.245} {0.021} {79.684} {124.729} {} {} {} 
    INST {mem_inst/g24327__4733} {A} {v} {Q} {^} {} {NA4HDX1} {0.263} {0.000} {0.324} {} {79.947} {124.992} {} {1} {(97.72, 74.76) (98.42, 76.09)} 
    NET {} {} {} {} {} {mem_inst/n_1052} {} {0.000} {0.000} {0.324} {0.006} {79.947} {124.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.045} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.036} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-44.709} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.375} {0.436} {0.372} {-44.673} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[2]} {C}
  ENDPT {mem_inst/Data_out_reg[2]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.301}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.936}
    {=} {Slack Time} {45.056}
  END_SLK_CLC
  SLK 45.056
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.551} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.557} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.014} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.046} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.624} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.626} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.206} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.206} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.698} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.698} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.336} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.336} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.522} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.522} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.407} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.408} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.823} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.823} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.375} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.375} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.237} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.237} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {117.993} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {117.994} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.098} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.102} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.190} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.005} {0.000} {4.654} {0.072} {78.139} {123.195} {} {} {} 
    INST {mem_inst/g24579__7098} {A} {^} {Q} {v} {} {AN22HDX1} {0.832} {0.030} {0.922} {} {78.971} {124.027} {} {1} {(126.28, 74.76) (125.02, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_973} {} {0.001} {0.000} {0.922} {0.014} {78.972} {124.028} {} {} {} 
    INST {mem_inst/g24340__6260} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.705} {0.014} {0.238} {} {79.676} {124.732} {} {1} {(182.84, 71.40) (184.42, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1040} {} {0.001} {0.000} {0.238} {0.019} {79.678} {124.734} {} {} {} 
    INST {mem_inst/g24332__2883} {A} {v} {Q} {^} {} {NA4HDX1} {0.258} {0.000} {0.326} {} {79.936} {124.992} {} {1} {(107.80, 71.96) (108.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1048} {} {0.000} {0.000} {0.326} {0.006} {79.936} {124.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.056} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.047} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-44.721} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.375} {0.436} {0.372} {-44.684} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[7]} {C}
  ENDPT {mem_inst/Data_out_reg[7]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.299}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.883}
    {=} {Slack Time} {45.103}
  END_SLK_CLC
  SLK 45.103
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.597} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.604} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.060} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.093} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.670} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.672} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.252} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.252} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.745} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.745} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.382} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.383} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.568} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.568} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.454} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.454} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.870} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.870} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.421} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.421} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.284} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.284} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {118.039} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {118.040} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.144} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.149} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.237} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.005} {0.000} {4.654} {0.072} {78.139} {123.242} {} {} {} 
    INST {mem_inst/g24593__5477} {A} {^} {Q} {v} {} {AN22HDX1} {0.793} {0.000} {0.910} {} {78.932} {124.035} {} {1} {(133.56, 83.72) (132.30, 85.54)} 
    NET {} {} {} {} {} {mem_inst/n_959} {} {0.001} {0.000} {0.910} {0.013} {78.933} {124.035} {} {} {} 
    INST {mem_inst/g24339__5107} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.699} {0.000} {0.243} {} {79.632} {124.734} {} {1} {(179.48, 89.32) (181.06, 89.67)} 
    NET {} {} {} {} {} {mem_inst/n_1041} {} {0.001} {0.000} {0.243} {0.021} {79.633} {124.735} {} {} {} 
    INST {mem_inst/g24331__9945} {A} {v} {Q} {^} {} {NA4HDX1} {0.251} {0.000} {0.308} {} {79.883} {124.986} {} {1} {(83.72, 89.88) (84.42, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_1049} {} {0.000} {0.000} {0.308} {0.005} {79.883} {124.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.103} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.093} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.335} {0.000} {0.366} {} {0.344} {-44.759} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.368} {0.438} {0.365} {-44.738} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[1]} {C}
  ENDPT {mem_inst/Data_out_reg[1]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.364}
    {-} {Setup} {0.300}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.843}
    {=} {Slack Time} {45.141}
  END_SLK_CLC
  SLK 45.141
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.636} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.642} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.098} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.131} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.709} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.711} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.291} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.291} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.783} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.783} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.421} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.421} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.606} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.606} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.492} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.492} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.908} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.908} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.460} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.460} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.322} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.322} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {118.078} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {118.078} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.183} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.187} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.275} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.004} {0.000} {4.654} {0.072} {78.138} {123.279} {} {} {} 
    INST {mem_inst/g24607__7098} {A} {^} {Q} {v} {} {AN22HDX1} {0.751} {0.000} {0.878} {} {78.889} {124.030} {} {1} {(125.72, 98.84) (126.98, 97.02)} 
    NET {} {} {} {} {} {mem_inst/n_945} {} {0.000} {0.000} {0.878} {0.011} {78.889} {124.030} {} {} {} 
    INST {mem_inst/g24337__5477} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.687} {0.008} {0.250} {} {79.577} {124.718} {} {1} {(161.00, 107.24) (162.58, 107.59)} 
    NET {} {} {} {} {} {mem_inst/n_1043} {} {0.001} {0.000} {0.250} {0.019} {79.577} {124.718} {} {} {} 
    INST {mem_inst/g24329__6161} {A} {v} {Q} {^} {} {NA4HDX1} {0.266} {0.000} {0.320} {} {79.843} {124.984} {} {1} {(85.96, 107.80) (86.66, 106.47)} 
    NET {} {} {} {} {} {mem_inst/n_1051} {} {0.000} {0.000} {0.320} {0.006} {79.843} {124.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.141} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.132} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.335} {0.000} {0.366} {} {0.344} {-44.797} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.020} {0.000} {0.368} {0.438} {0.364} {-44.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[4]} {C}
  ENDPT {mem_inst/Data_out_reg[4]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.302}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.757}
    {=} {Slack Time} {45.227}
  END_SLK_CLC
  SLK 45.227
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.721} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.728} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.184} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.217} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.794} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.796} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.376} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.377} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.869} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.869} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.506} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.507} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.692} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.692} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.578} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.578} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {115.994} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {115.994} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.545} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.546} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.408} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.408} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {118.163} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {118.164} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.269} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.273} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.361} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.005} {0.000} {4.654} {0.072} {78.139} {123.366} {} {} {} 
    INST {mem_inst/g24584__4733} {A} {^} {Q} {v} {} {AN22HDX1} {0.686} {0.000} {0.829} {} {78.825} {124.051} {} {1} {(140.28, 74.76) (141.54, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_968} {} {0.000} {0.000} {0.829} {0.008} {78.825} {124.052} {} {} {} 
    INST {mem_inst/g24335__7410} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.669} {0.007} {0.231} {} {79.494} {124.721} {} {1} {(157.64, 71.40) (159.22, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1045} {} {0.001} {0.000} {0.231} {0.018} {79.495} {124.722} {} {} {} 
    INST {mem_inst/g24326__7482} {A} {v} {Q} {^} {} {NA4HDX1} {0.262} {0.000} {0.331} {} {79.757} {124.984} {} {1} {(87.64, 71.96) (88.34, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1053} {} {0.000} {0.000} {0.331} {0.006} {79.757} {124.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.227} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.218} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.335} {0.000} {0.366} {} {0.344} {-44.883} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.368} {0.438} {0.365} {-44.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[0]} {C}
  ENDPT {mem_inst/Data_out_reg[0]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.301}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.685}
    {=} {Slack Time} {45.298}
  END_SLK_CLC
  SLK 45.298
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.793} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.799} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.256} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.289} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.866} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.868} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.448} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.448} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.940} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.940} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.578} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.578} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.764} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.764} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.650} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.650} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {116.065} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {116.065} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.617} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.617} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.480} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.480} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {118.235} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {118.236} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.340} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.345} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.432} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.002} {0.000} {4.654} {0.072} {78.136} {123.435} {} {} {} 
    INST {mem_inst/g24604__1705} {A} {^} {Q} {v} {} {AN22HDX1} {0.638} {0.000} {0.794} {} {78.775} {124.073} {} {1} {(134.12, 98.84) (132.86, 97.02)} 
    NET {} {} {} {} {} {mem_inst/n_948} {} {0.000} {0.000} {0.794} {0.006} {78.775} {124.073} {} {} {} 
    INST {mem_inst/g24338__2398} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.642} {0.007} {0.243} {} {79.417} {124.715} {} {1} {(142.52, 98.28) (144.10, 98.62)} 
    NET {} {} {} {} {} {mem_inst/n_1042} {} {0.001} {0.000} {0.243} {0.015} {79.417} {124.716} {} {} {} 
    INST {mem_inst/g24330__9315} {A} {v} {Q} {^} {} {NA4HDX1} {0.268} {0.000} {0.325} {} {79.685} {124.984} {} {1} {(92.12, 98.84) (92.82, 97.50)} 
    NET {} {} {} {} {} {mem_inst/n_1050} {} {0.000} {0.000} {0.325} {0.006} {79.685} {124.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.298} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.289} {} {} {} 
    INST {CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.335} {0.000} {0.366} {} {0.344} {-44.954} {} {96} {(96.60, 152.04) (86.97, 151.26)} 
    NET {} {} {} {} {} {CTS_2} {} {0.021} {0.000} {0.368} {0.438} {0.365} {-44.934} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/Data_out_reg[3]} {C}
  ENDPT {mem_inst/Data_out_reg[3]} {D} {DFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.303}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {79.690}
    {=} {Slack Time} {45.299}
  END_SLK_CLC
  SLK 45.299
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {110.794} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {110.800} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {111.257} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {111.290} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {112.867} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {112.869} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {113.449} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {113.449} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {113.941} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {113.941} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {114.579} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {114.579} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {114.765} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {114.765} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {115.651} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {115.651} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {116.066} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {116.066} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {116.618} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {116.618} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {117.481} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {117.481} {} {} {} 
    INST {mem_inst/g25208__5477} {A} {^} {Q} {^} {} {AND2HDX1} {0.755} {0.000} {0.419} {} {72.937} {118.236} {} {5} {(148.87, 152.43) (151.06, 150.74)} 
    NET {} {} {} {} {} {mem_inst/n_472} {} {0.001} {0.000} {0.419} {0.039} {72.938} {118.237} {} {} {} 
    INST {mem_inst/g26024} {B} {^} {Q} {v} {} {NA2I1HDX1} {1.104} {0.000} {1.286} {} {74.042} {119.341} {} {14} {(154.70, 151.87) (153.58, 150.78)} 
    NET {} {} {} {} {} {mem_inst/n_1100} {} {0.004} {0.000} {1.286} {0.132} {74.046} {119.346} {} {} {} 
    INST {mem_inst/g25099__6131} {D} {v} {Q} {^} {} {NO4I2HDX0} {4.088} {0.240} {4.654} {} {78.134} {123.433} {} {8} {(143.08, 125.16) (141.26, 124.33)} 
    NET {} {} {} {} {} {mem_inst/n_586} {} {0.005} {0.000} {4.654} {0.072} {78.139} {123.438} {} {} {} 
    INST {mem_inst/g24582__5115} {A} {^} {Q} {v} {} {AN22HDX1} {0.654} {0.000} {0.805} {} {78.793} {124.092} {} {1} {(135.24, 74.76) (133.98, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_970} {} {0.000} {0.000} {0.805} {0.006} {78.793} {124.092} {} {} {} 
    INST {mem_inst/g24334__1666} {DN} {v} {Q} {v} {} {NO6I5HDX1} {0.630} {0.005} {0.227} {} {79.423} {124.722} {} {1} {(140.28, 71.40) (141.86, 71.75)} 
    NET {} {} {} {} {} {mem_inst/n_1046} {} {0.000} {0.000} {0.227} {0.012} {79.423} {124.723} {} {} {} 
    INST {mem_inst/g24325__5115} {A} {v} {Q} {^} {} {NA4HDX1} {0.267} {0.000} {0.344} {} {79.690} {124.990} {} {1} {(113.96, 71.96) (114.66, 70.62)} 
    NET {} {} {} {} {} {mem_inst/n_1054} {} {0.000} {0.000} {0.344} {0.007} {79.690} {124.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-45.299} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-45.290} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-44.964} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.037} {0.000} {0.375} {0.436} {0.372} {-44.927} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][5]} {C}
  ENDPT {mem_inst/registers_reg[21][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.555}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.730}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.394}
    {=} {Slack Time} {47.337}
  END_SLK_CLC
  SLK 47.337
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.832} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.838} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.294} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.327} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.904} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.907} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.486} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.487} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {115.979} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {115.979} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.617} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.617} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.802} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.802} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.688} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.688} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.104} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.104} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.655} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.656} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.518} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.518} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.462} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.463} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.747} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.749} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.422} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.422} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.710} {124.047} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.007} {0.000} {1.837} {0.089} {76.718} {124.054} {} {} {} 
    INST {mem_inst/g24962__7482} {S} {^} {Q} {v} {} {MU2HDX0} {0.676} {0.000} {0.175} {} {77.394} {124.730} {} {1} {(105.56, 247.24) (109.62, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_717} {} {0.000} {0.000} {0.175} {0.007} {77.394} {124.730} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.337} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.329} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-46.983} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.011} {0.000} {0.369} {0.447} {0.365} {-46.972} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][2]} {C}
  ENDPT {mem_inst/registers_reg[21][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.368}
    {-} {Setup} {0.554}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.734}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.392}
    {=} {Slack Time} {47.342}
  END_SLK_CLC
  SLK 47.342
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.836} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.843} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.299} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.332} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.909} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.911} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.491} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.492} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {115.984} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {115.984} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.621} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.622} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.807} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.807} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.693} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.693} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.109} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.109} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.660} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.661} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.523} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.523} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.467} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.468} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.752} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.754} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.427} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.427} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.710} {124.052} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.008} {0.000} {1.837} {0.089} {76.718} {124.059} {} {} {} 
    INST {mem_inst/g24958__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.674} {0.000} {0.173} {} {77.392} {124.734} {} {1} {(95.48, 248.92) (91.42, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_721} {} {0.000} {0.000} {0.173} {0.006} {77.392} {124.734} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.342} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.334} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-46.988} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.369} {0.447} {0.368} {-46.974} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][3]} {C}
  ENDPT {mem_inst/registers_reg[17][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.371}
    {-} {Setup} {0.555}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.735}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.389}
    {=} {Slack Time} {47.346}
  END_SLK_CLC
  SLK 47.346
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.841} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.847} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.304} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.337} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.914} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.916} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.496} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.496} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {115.988} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {115.988} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.626} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.626} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.812} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.812} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.697} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.698} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.113} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.113} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.665} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.665} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.527} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.528} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.471} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.472} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.757} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.759} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.432} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.432} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.044} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.010} {0.000} {1.893} {0.093} {76.707} {124.053} {} {} {} 
    INST {mem_inst/g24967__2883} {S} {^} {Q} {v} {} {MU2HDX0} {0.682} {0.000} {0.179} {} {77.389} {124.735} {} {1} {(57.96, 248.92) (53.90, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_712} {} {0.000} {0.000} {0.179} {0.007} {77.389} {124.735} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.346} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.007} {-47.339} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-46.992} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.017} {0.000} {0.370} {0.447} {0.371} {-46.975} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][7]} {C}
  ENDPT {mem_inst/registers_reg[21][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.369}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.736}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.388}
    {=} {Slack Time} {47.348}
  END_SLK_CLC
  SLK 47.348
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.843} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.849} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.305} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.338} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.915} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.918} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.497} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.498} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {115.990} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {115.990} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.628} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.628} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.813} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.813} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.699} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.699} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.115} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.115} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.666} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.667} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.529} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.529} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.473} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.474} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.758} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.760} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.433} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.433} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.710} {124.058} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.008} {0.000} {1.837} {0.089} {76.718} {124.065} {} {} {} 
    INST {mem_inst/g24963__4733} {S} {^} {Q} {v} {} {MU2HDX0} {0.670} {0.000} {0.169} {} {77.388} {124.736} {} {1} {(86.52, 248.92) (82.46, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_716} {} {0.000} {0.000} {0.169} {0.006} {77.388} {124.736} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.348} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.007} {-47.340} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-46.994} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.369} {0.447} {0.369} {-46.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][7]} {C}
  ENDPT {mem_inst/registers_reg[17][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.370}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.737}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.379}
    {=} {Slack Time} {47.358}
  END_SLK_CLC
  SLK 47.358
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.853} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.859} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.316} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.349} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.926} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.928} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.508} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.508} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.000} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.000} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.638} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.638} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.824} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.824} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.710} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.710} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.125} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.125} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.677} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.677} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.540} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.540} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.484} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.484} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.769} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.771} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.444} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.444} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.056} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.010} {0.000} {1.893} {0.093} {76.707} {124.066} {} {} {} 
    INST {mem_inst/g24970__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.671} {0.000} {0.169} {} {77.378} {124.737} {} {1} {(66.92, 248.92) (62.86, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_709} {} {0.000} {0.000} {0.169} {0.006} {77.379} {124.737} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.358} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.351} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.004} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.016} {0.000} {0.370} {0.447} {0.370} {-46.988} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][6]} {C}
  ENDPT {mem_inst/registers_reg[17][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.361}
    {-} {Setup} {0.551}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.730}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.367}
    {=} {Slack Time} {47.363}
  END_SLK_CLC
  SLK 47.363
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.858} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.864} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.320} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.353} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.931} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.933} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.513} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.513} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.005} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.005} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.643} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.643} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.829} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.829} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.714} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.714} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.130} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.130} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.682} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.682} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.544} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.544} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.488} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.489} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.773} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.775} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.448} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.449} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.060} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.009} {0.000} {1.893} {0.093} {76.707} {124.070} {} {} {} 
    INST {mem_inst/g24971__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.162} {} {77.367} {124.730} {} {1} {(64.12, 239.96) (60.06, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_708} {} {0.000} {0.000} {0.162} {0.005} {77.367} {124.730} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.007} {-47.355} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.009} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.368} {0.447} {0.361} {-47.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][0]} {C}
  ENDPT {mem_inst/registers_reg[17][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.740}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.377}
    {=} {Slack Time} {47.363}
  END_SLK_CLC
  SLK 47.363
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.858} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.864} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.321} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.931} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.933} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.513} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.513} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.005} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.005} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.643} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.643} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.829} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.829} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.714} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.715} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.130} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.130} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.682} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.682} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.544} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.545} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.488} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.489} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.774} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.776} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.449} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.449} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.061} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.010} {0.000} {1.893} {0.093} {76.707} {124.070} {} {} {} 
    INST {mem_inst/g24964__6161} {S} {^} {Q} {v} {} {MU2HDX0} {0.670} {0.000} {0.168} {} {77.377} {124.740} {} {1} {(58.52, 247.24) (54.46, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_715} {} {0.000} {0.000} {0.168} {0.006} {77.377} {124.740} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.356} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.009} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.370} {0.447} {0.373} {-46.990} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][2]} {C}
  ENDPT {mem_inst/registers_reg[17][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.361}
    {-} {Setup} {0.551}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.731}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.367}
    {=} {Slack Time} {47.363}
  END_SLK_CLC
  SLK 47.363
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.858} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.864} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.321} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.931} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.933} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.513} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.513} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.005} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.005} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.643} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.643} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.829} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.829} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.715} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.715} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.130} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.130} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.682} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.682} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.545} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.545} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.489} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.489} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.774} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.776} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.449} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.449} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.061} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.009} {0.000} {1.893} {0.093} {76.707} {124.070} {} {} {} 
    INST {mem_inst/g24966__9945} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.160} {} {77.367} {124.730} {} {1} {(61.88, 238.28) (65.94, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_713} {} {0.000} {0.000} {0.160} {0.005} {77.367} {124.731} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.363} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.356} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.010} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.007} {0.000} {0.368} {0.447} {0.361} {-47.002} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][6]} {C}
  ENDPT {mem_inst/registers_reg[21][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.367}
    {-} {Setup} {0.550}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.737}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.372}
    {=} {Slack Time} {47.365}
  END_SLK_CLC
  SLK 47.365
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.860} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.866} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.323} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.356} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.933} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.935} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.515} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.515} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.007} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.007} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.645} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.645} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.831} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.831} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.717} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.717} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.132} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.132} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.684} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.684} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.547} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.547} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.491} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.491} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.776} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.778} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.451} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.451} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.710} {124.075} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.007} {0.000} {1.837} {0.089} {76.717} {124.083} {} {} {} 
    INST {mem_inst/g24961__5115} {S} {^} {Q} {v} {} {MU2HDX0} {0.654} {0.000} {0.157} {} {77.372} {124.737} {} {1} {(115.64, 248.92) (111.58, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_718} {} {0.000} {0.000} {0.157} {0.005} {77.372} {124.737} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.365} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.007} {-47.358} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.012} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.013} {0.000} {0.369} {0.447} {0.367} {-46.999} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Setup} {0.552}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.374}
    {=} {Slack Time} {47.367}
  END_SLK_CLC
  SLK 47.367
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.862} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.868} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.324} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.357} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.935} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.937} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.517} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.517} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.009} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.009} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.647} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.647} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.832} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.832} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.718} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.718} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.134} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.134} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.686} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.686} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.548} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.548} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.492} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.493} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.777} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.779} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.452} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.453} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.064} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.009} {0.000} {1.893} {0.093} {76.706} {124.073} {} {} {} 
    INST {mem_inst/g24965__9315} {S} {^} {Q} {v} {} {MU2HDX0} {0.668} {0.000} {0.167} {} {77.374} {124.741} {} {1} {(51.80, 211.40) (47.74, 210.98)} 
    NET {} {} {} {} {} {mem_inst/n_714} {} {0.000} {0.000} {0.167} {0.006} {77.374} {124.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.367} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.008} {-47.359} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.013} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.020} {0.000} {0.370} {0.447} {0.374} {-46.993} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][0]} {C}
  ENDPT {mem_inst/registers_reg[24][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.354}
    {-} {Setup} {0.562}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.712}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.337}
    {=} {Slack Time} {47.375}
  END_SLK_CLC
  SLK 47.375
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.870} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.876} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.332} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.365} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.943} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.945} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.525} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.525} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.017} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.017} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.655} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.655} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.840} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.840} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.726} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.726} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.142} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.142} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.694} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.694} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.556} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.556} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.500} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.501} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.785} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.787} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.460} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.461} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.018} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.005} {0.000} {1.814} {0.089} {76.648} {124.023} {} {} {} 
    INST {mem_inst/g24980__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.689} {0.000} {0.186} {} {77.337} {124.712} {} {1} {(257.32, 247.24) (253.26, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_699} {} {0.000} {0.000} {0.186} {0.008} {77.337} {124.712} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.375} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.370} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.034} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.350} {0.425} {0.354} {-47.021} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][5]} {C}
  ENDPT {mem_inst/registers_reg[17][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Setup} {0.549}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.744}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.359}
    {=} {Slack Time} {47.385}
  END_SLK_CLC
  SLK 47.385
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.880} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.886} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.342} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.375} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.953} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.955} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.535} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.535} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.027} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.027} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.665} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.665} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.850} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.850} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.736} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.736} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.152} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.152} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.704} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.704} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.566} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.566} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.510} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.511} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.795} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.797} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.470} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.086} {122.471} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.698} {124.082} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.010} {0.000} {1.893} {0.093} {76.707} {124.092} {} {} {} 
    INST {mem_inst/g24969__1666} {S} {^} {Q} {v} {} {MU2HDX0} {0.652} {0.000} {0.153} {} {77.359} {124.744} {} {1} {(52.36, 247.24) (48.30, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_710} {} {0.000} {0.000} {0.153} {0.005} {77.359} {124.744} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.385} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.007} {0.000} {0.015} {0.249} {0.007} {-47.377} {} {} {} 
    INST {CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.346} {0.000} {0.368} {} {0.354} {-47.031} {} {96} {(92.12, 245.56) (101.75, 246.34)} 
    NET {} {} {} {} {} {CTS_3} {} {0.019} {0.000} {0.370} {0.447} {0.373} {-47.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][4]} {C}
  ENDPT {mem_inst/registers_reg[24][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.354}
    {-} {Setup} {0.559}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.715}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.328}
    {=} {Slack Time} {47.387}
  END_SLK_CLC
  SLK 47.387
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.882} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.888} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.345} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.378} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.955} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.957} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.537} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.537} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.029} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.029} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.667} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.667} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.853} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.853} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.739} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.739} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.154} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.154} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.706} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.706} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.569} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.569} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.513} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.513} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.798} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.800} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.473} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.473} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.030} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.004} {0.000} {1.814} {0.089} {76.647} {124.035} {} {} {} 
    INST {mem_inst/g24984__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.680} {0.000} {0.178} {} {77.328} {124.715} {} {1} {(234.36, 238.28) (230.30, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_695} {} {0.000} {0.000} {0.178} {0.007} {77.328} {124.715} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.387} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.382} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.046} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.350} {0.425} {0.354} {-47.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][7]} {C}
  ENDPT {mem_inst/registers_reg[24][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.353}
    {-} {Setup} {0.559}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.714}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.326}
    {=} {Slack Time} {47.387}
  END_SLK_CLC
  SLK 47.387
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.882} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.888} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.345} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.378} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.955} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.957} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.537} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.537} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.029} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.029} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.667} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.667} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.853} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.853} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.739} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.739} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.154} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.154} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.706} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.706} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.569} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.569} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.513} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.513} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.798} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.800} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.473} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.473} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.031} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.003} {0.000} {1.814} {0.089} {76.647} {124.034} {} {} {} 
    INST {mem_inst/g24987__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.680} {0.000} {0.178} {} {77.326} {124.714} {} {1} {(217.56, 247.24) (213.50, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_692} {} {0.000} {0.000} {0.178} {0.007} {77.326} {124.714} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.387} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.382} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.046} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.350} {0.425} {0.353} {-47.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][1]} {C}
  ENDPT {mem_inst/registers_reg[24][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.352}
    {-} {Setup} {0.558}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.713}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.323}
    {=} {Slack Time} {47.391}
  END_SLK_CLC
  SLK 47.391
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.885} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.892} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.348} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.381} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.958} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.960} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.540} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.540} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.033} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.033} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.670} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.671} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.856} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.856} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.742} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.742} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.158} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.158} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.709} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.709} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.572} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.572} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.516} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.516} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.801} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.803} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.476} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.476} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.034} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.004} {0.000} {1.814} {0.089} {76.647} {124.038} {} {} {} 
    INST {mem_inst/g24981__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.675} {0.000} {0.175} {} {77.323} {124.713} {} {1} {(242.20, 239.96) (238.14, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_698} {} {0.000} {0.000} {0.175} {0.006} {77.323} {124.713} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.391} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.386} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.049} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.010} {0.000} {0.350} {0.425} {0.352} {-47.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][6]} {C}
  ENDPT {mem_inst/registers_reg[24][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.355}
    {-} {Setup} {0.559}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.715}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.325}
    {=} {Slack Time} {47.391}
  END_SLK_CLC
  SLK 47.391
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.885} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.892} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.348} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.381} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.958} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.960} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.540} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.541} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.033} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.033} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.670} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.671} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.856} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.856} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.742} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.742} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.158} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.158} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.709} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.710} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.572} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.572} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.516} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.517} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.801} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.803} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.476} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.477} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.034} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.004} {0.000} {1.814} {0.089} {76.647} {124.038} {} {} {} 
    INST {mem_inst/g24986__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.677} {0.000} {0.177} {} {77.325} {124.715} {} {1} {(234.92, 222.04) (230.86, 222.46)} 
    NET {} {} {} {} {} {mem_inst/n_693} {} {0.000} {0.000} {0.177} {0.007} {77.325} {124.715} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.391} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.386} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.049} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.350} {0.425} {0.355} {-47.036} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][1]} {C}
  ENDPT {mem_inst/registers_reg[21][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[24]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.361}
    {-} {Setup} {0.556}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.725}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.334}
    {=} {Slack Time} {47.391}
  END_SLK_CLC
  SLK 47.391
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.886} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.013} {0.000} {0.022} {0.352} {65.508} {112.899} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.442} {0.000} {0.406} {} {65.950} {113.341} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.407} {0.597} {65.963} {113.354} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[24]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.569} {0.000} {0.642} {} {67.531} {114.923} {} {10} {(206.36, 169.96) (213.08, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[24]} {} {0.001} {0.000} {0.642} {0.110} {67.533} {114.924} {} {} {} 
    INST {mem_inst/g25480__6783} {B} {v} {Q} {^} {} {AN22HDX1} {0.572} {0.000} {0.396} {} {68.105} {115.496} {} {1} {(183.40, 164.92) (181.02, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_372} {} {0.000} {0.000} {0.396} {0.006} {68.105} {115.496} {} {} {} 
    INST {mem_inst/g25297__2883} {A} {^} {Q} {^} {} {OA22HDX1} {0.473} {0.000} {0.130} {} {68.579} {115.970} {} {1} {(175.00, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.579} {115.970} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.216} {116.608} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.217} {116.608} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.402} {116.793} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.402} {116.793} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.288} {117.679} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.288} {117.679} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.704} {118.095} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.704} {118.095} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.255} {118.647} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.255} {118.647} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.118} {119.509} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.118} {119.509} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.062} {120.453} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.062} {120.454} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.347} {121.738} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.349} {121.740} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.022} {122.413} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.022} {122.414} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.647} {124.038} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.006} {0.000} {1.837} {0.089} {76.653} {124.044} {} {} {} 
    INST {mem_inst/g24957__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.681} {0.000} {0.179} {} {77.334} {124.725} {} {1} {(157.08, 248.92) (153.02, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_722} {} {0.000} {0.000} {0.179} {0.007} {77.334} {124.725} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.391} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.249} {0.004} {-47.387} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.347} {0.000} {0.369} {} {0.351} {-47.040} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.369} {0.447} {0.361} {-47.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][4]} {C}
  ENDPT {mem_inst/registers_reg[17][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[24]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.557}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.728}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.326}
    {=} {Slack Time} {47.402}
  END_SLK_CLC
  SLK 47.402
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.897} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.013} {0.000} {0.022} {0.352} {65.508} {112.909} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.442} {0.000} {0.406} {} {65.950} {113.352} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.407} {0.597} {65.963} {113.364} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[24]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.569} {0.000} {0.642} {} {67.531} {114.933} {} {10} {(206.36, 169.96) (213.08, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[24]} {} {0.001} {0.000} {0.642} {0.110} {67.533} {114.934} {} {} {} 
    INST {mem_inst/g25480__6783} {B} {v} {Q} {^} {} {AN22HDX1} {0.572} {0.000} {0.396} {} {68.105} {115.507} {} {1} {(183.40, 164.92) (181.02, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_372} {} {0.000} {0.000} {0.396} {0.006} {68.105} {115.507} {} {} {} 
    INST {mem_inst/g25297__2883} {A} {^} {Q} {^} {} {OA22HDX1} {0.473} {0.000} {0.130} {} {68.579} {115.980} {} {1} {(175.00, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.579} {115.980} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.216} {116.618} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.217} {116.618} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.402} {116.804} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.402} {116.804} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.288} {117.690} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.288} {117.690} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.704} {118.105} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.704} {118.105} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.255} {118.657} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.255} {118.657} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.118} {119.520} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.118} {119.520} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.062} {120.464} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.062} {120.464} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.347} {121.749} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.349} {121.751} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.022} {122.424} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.001} {0.000} {0.551} {0.037} {75.023} {122.424} {} {} {} 
    INST {mem_inst/g25182__2802} {A} {v} {Q} {^} {} {NO2HDX1} {1.611} {0.000} {1.893} {} {76.634} {124.036} {} {8} {(127.40, 188.44) (127.28, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_500} {} {0.005} {0.000} {1.893} {0.093} {76.639} {124.041} {} {} {} 
    INST {mem_inst/g24968__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.687} {0.000} {0.183} {} {77.326} {124.728} {} {1} {(126.28, 239.96) (122.22, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_711} {} {0.000} {0.000} {0.183} {0.007} {77.326} {124.728} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.402} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.249} {0.005} {-47.397} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.347} {0.000} {0.369} {} {0.352} {-47.050} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.013} {0.000} {0.369} {0.447} {0.365} {-47.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][2]} {C}
  ENDPT {mem_inst/registers_reg[24][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.353}
    {-} {Setup} {0.556}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.717}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.313}
    {=} {Slack Time} {47.404}
  END_SLK_CLC
  SLK 47.404
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.899} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.905} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.361} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.394} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.972} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.974} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.554} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.554} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.046} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.046} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.684} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.684} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.869} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.869} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.755} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.755} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.171} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.171} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.723} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.723} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.585} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.585} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.529} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.530} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.814} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.816} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.489} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.490} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.047} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.003} {0.000} {1.814} {0.089} {76.646} {124.050} {} {} {} 
    INST {mem_inst/g24982__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.166} {} {77.313} {124.717} {} {1} {(211.96, 247.24) (207.90, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_697} {} {0.000} {0.000} {0.166} {0.006} {77.313} {124.717} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.404} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.399} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.063} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.350} {0.425} {0.353} {-47.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][4]} {C}
  ENDPT {mem_inst/registers_reg[21][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[24]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.361}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.728}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.323}
    {=} {Slack Time} {47.405}
  END_SLK_CLC
  SLK 47.405
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.899} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.013} {0.000} {0.022} {0.352} {65.508} {112.912} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.442} {0.000} {0.406} {} {65.950} {113.354} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.407} {0.597} {65.963} {113.367} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[24]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.569} {0.000} {0.642} {} {67.531} {114.936} {} {10} {(206.36, 169.96) (213.08, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[24]} {} {0.001} {0.000} {0.642} {0.110} {67.533} {114.937} {} {} {} 
    INST {mem_inst/g25480__6783} {B} {v} {Q} {^} {} {AN22HDX1} {0.572} {0.000} {0.396} {} {68.105} {115.510} {} {1} {(183.40, 164.92) (181.02, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_372} {} {0.000} {0.000} {0.396} {0.006} {68.105} {115.510} {} {} {} 
    INST {mem_inst/g25297__2883} {A} {^} {Q} {^} {} {OA22HDX1} {0.473} {0.000} {0.130} {} {68.579} {115.983} {} {1} {(175.00, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.579} {115.983} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.216} {116.621} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.217} {116.621} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.402} {116.807} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.402} {116.807} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.288} {117.692} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.288} {117.693} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.704} {118.108} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.704} {118.108} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.255} {118.660} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.255} {118.660} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.118} {119.522} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.118} {119.522} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.062} {120.466} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.062} {120.467} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.347} {121.752} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.349} {121.753} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.022} {122.427} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.022} {122.427} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.647} {124.051} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.006} {0.000} {1.837} {0.089} {76.652} {124.057} {} {} {} 
    INST {mem_inst/g24960__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.671} {0.000} {0.169} {} {77.323} {124.727} {} {1} {(162.68, 248.92) (158.62, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_719} {} {0.000} {0.000} {0.169} {0.006} {77.323} {124.728} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.405} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.249} {0.004} {-47.400} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.347} {0.000} {0.369} {} {0.351} {-47.053} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.009} {0.000} {0.369} {0.447} {0.361} {-47.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][5]} {C}
  ENDPT {mem_inst/registers_reg[24][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.356}
    {-} {Setup} {0.557}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.719}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.313}
    {=} {Slack Time} {47.406}
  END_SLK_CLC
  SLK 47.406
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.901} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.907} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.364} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.397} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.974} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.976} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.556} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.556} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.048} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.048} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.686} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.687} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.872} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.872} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.758} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.758} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.174} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.174} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.725} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.725} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.588} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.588} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.532} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.532} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.817} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.819} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.492} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.492} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.050} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.002} {0.000} {1.814} {0.089} {76.645} {124.052} {} {} {} 
    INST {mem_inst/g24985__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.667} {0.000} {0.168} {} {77.313} {124.719} {} {1} {(213.08, 222.04) (209.02, 222.46)} 
    NET {} {} {} {} {} {mem_inst/n_694} {} {0.000} {0.000} {0.168} {0.006} {77.313} {124.719} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.406} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.402} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.065} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.014} {0.000} {0.350} {0.425} {0.356} {-47.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[24][3]} {C}
  ENDPT {mem_inst/registers_reg[24][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.354}
    {-} {Setup} {0.556}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.718}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.310}
    {=} {Slack Time} {47.408}
  END_SLK_CLC
  SLK 47.408
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.903} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {112.909} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.365} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.398} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {114.975} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {114.978} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.557} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.558} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.050} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.050} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.688} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.688} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {116.873} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {116.873} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.759} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.759} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.175} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.175} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.726} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.727} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.589} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.589} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.533} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.126} {120.534} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.411} {121.818} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.412} {121.820} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.086} {122.493} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.086} {122.494} {} {} {} 
    INST {mem_inst/g25183__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.557} {0.000} {1.815} {} {76.643} {124.051} {} {8} {(210.84, 188.44) (210.96, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_499} {} {0.005} {0.000} {1.814} {0.089} {76.648} {124.056} {} {} {} 
    INST {mem_inst/g24983__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.663} {0.000} {0.163} {} {77.310} {124.718} {} {1} {(252.84, 247.24) (248.78, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_696} {} {0.000} {0.000} {0.163} {0.006} {77.310} {124.718} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.408} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.005} {0.000} {0.013} {0.249} {0.005} {-47.403} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.336} {0.000} {0.350} {} {0.341} {-47.066} {} {93} {(203.00, 272.44) (212.63, 273.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.350} {0.425} {0.354} {-47.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][3]} {C}
  ENDPT {mem_inst/registers_reg[21][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[24]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.732}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.322}
    {=} {Slack Time} {47.410}
  END_SLK_CLC
  SLK 47.410
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.905} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.013} {0.000} {0.022} {0.352} {65.508} {112.918} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.442} {0.000} {0.406} {} {65.950} {113.360} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.407} {0.597} {65.963} {113.373} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[24]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.569} {0.000} {0.642} {} {67.531} {114.942} {} {10} {(206.36, 169.96) (213.08, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[24]} {} {0.001} {0.000} {0.642} {0.110} {67.533} {114.943} {} {} {} 
    INST {mem_inst/g25480__6783} {B} {v} {Q} {^} {} {AN22HDX1} {0.572} {0.000} {0.396} {} {68.105} {115.515} {} {1} {(183.40, 164.92) (181.02, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_372} {} {0.000} {0.000} {0.396} {0.006} {68.105} {115.515} {} {} {} 
    INST {mem_inst/g25297__2883} {A} {^} {Q} {^} {} {OA22HDX1} {0.473} {0.000} {0.130} {} {68.579} {115.989} {} {1} {(175.00, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.579} {115.989} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.216} {116.627} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.217} {116.627} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.402} {116.812} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.402} {116.812} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.288} {117.698} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.288} {117.698} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.704} {118.114} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.704} {118.114} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.255} {118.665} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.255} {118.666} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.118} {119.528} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.118} {119.528} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.062} {120.472} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.062} {120.473} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.347} {121.757} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.349} {121.759} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.022} {122.432} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.022} {122.432} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.647} {124.057} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.007} {0.000} {1.837} {0.089} {76.654} {124.064} {} {} {} 
    INST {mem_inst/g24959__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.668} {0.000} {0.168} {} {77.322} {124.732} {} {1} {(122.36, 248.92) (118.30, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_720} {} {0.000} {0.000} {0.168} {0.006} {77.322} {124.732} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.410} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.249} {0.004} {-47.406} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.347} {0.000} {0.369} {} {0.351} {-47.059} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.013} {0.000} {0.369} {0.447} {0.364} {-47.046} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][0]} {C}
  ENDPT {mem_inst/registers_reg[21][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[24]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.364}
    {-} {Setup} {0.552}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.732}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.319}
    {=} {Slack Time} {47.413}
  END_SLK_CLC
  SLK 47.413
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {112.907} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.013} {0.000} {0.022} {0.352} {65.508} {112.920} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.442} {0.000} {0.406} {} {65.950} {113.362} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.013} {0.000} {0.407} {0.597} {65.963} {113.375} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[24]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.569} {0.000} {0.642} {} {67.531} {114.944} {} {10} {(206.36, 169.96) (213.08, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[24]} {} {0.001} {0.000} {0.642} {0.110} {67.533} {114.945} {} {} {} 
    INST {mem_inst/g25480__6783} {B} {v} {Q} {^} {} {AN22HDX1} {0.572} {0.000} {0.396} {} {68.105} {115.518} {} {1} {(183.40, 164.92) (181.02, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_372} {} {0.000} {0.000} {0.396} {0.006} {68.105} {115.518} {} {} {} 
    INST {mem_inst/g25297__2883} {A} {^} {Q} {^} {} {OA22HDX1} {0.473} {0.000} {0.130} {} {68.579} {115.991} {} {1} {(175.00, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.579} {115.991} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.216} {116.629} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.217} {116.629} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.402} {116.815} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.402} {116.815} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.288} {117.700} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.288} {117.701} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.704} {118.116} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.704} {118.116} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.255} {118.668} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.255} {118.668} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.118} {119.530} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.118} {119.530} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.062} {120.474} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.001} {0.000} {0.881} {0.077} {73.062} {120.475} {} {} {} 
    INST {mem_inst/g25203__2346} {A} {v} {Q} {^} {} {NO2HDX1} {1.285} {0.000} {1.291} {} {74.347} {121.760} {} {6} {(145.32, 164.36) (145.44, 165.69)} 
    NET {} {} {} {} {} {mem_inst/n_477} {} {0.002} {0.000} {1.291} {0.061} {74.349} {121.761} {} {} {} 
    INST {mem_inst/g25199} {A} {^} {Q} {v} {} {INHDX1} {0.673} {0.018} {0.551} {} {75.022} {122.435} {} {3} {(172.20, 188.44) (172.90, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_476} {} {0.000} {0.000} {0.551} {0.037} {75.022} {122.435} {} {} {} 
    INST {mem_inst/g25174__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.063} {1.837} {} {76.647} {124.059} {} {8} {(163.24, 188.44) (163.35, 187.10)} 
    NET {} {} {} {} {} {mem_inst/n_508} {} {0.007} {0.000} {1.837} {0.089} {76.653} {124.066} {} {} {} 
    INST {mem_inst/g24956__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.165} {} {77.319} {124.732} {} {1} {(134.12, 248.92) (130.06, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_723} {} {0.000} {0.000} {0.165} {0.006} {77.319} {124.732} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.413} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.004} {0.000} {0.013} {0.249} {0.005} {-47.408} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.347} {0.000} {0.369} {} {0.352} {-47.061} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.012} {0.000} {0.369} {0.447} {0.364} {-47.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][3]} {C}
  ENDPT {mem_inst/registers_reg[7][3]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.363}
    {-} {Setup} {0.555}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.729}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.110}
    {=} {Slack Time} {47.618}
  END_SLK_CLC
  SLK 47.618
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.113} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.119} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.576} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.609} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.186} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.188} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.768} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.768} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.260} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.260} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.898} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.898} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.084} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.084} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.970} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.970} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.385} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.385} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.937} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.937} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.800} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.800} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.744} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.749} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.050} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.052} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.510} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.510} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.042} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.006} {0.000} {1.885} {0.092} {76.430} {124.048} {} {} {} 
    INST {mem_inst/g24847__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.680} {0.000} {0.178} {} {77.110} {124.728} {} {1} {(231.00, 41.16) (235.06, 40.74)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.000} {0.000} {0.178} {0.007} {77.110} {124.729} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.618} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.609} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.284} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.029} {0.000} {0.371} {0.434} {0.363} {-47.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][1]} {C}
  ENDPT {mem_inst/registers_reg[7][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.378}
    {-} {Setup} {0.554}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.743}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.110}
    {=} {Slack Time} {47.633}
  END_SLK_CLC
  SLK 47.633
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.128} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.134} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.591} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.623} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.201} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.203} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.783} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.783} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.275} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.275} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.913} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.913} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.099} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.099} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.984} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.985} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.400} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.400} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.952} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.952} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.814} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.814} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.758} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.763} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.064} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.066} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.525} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.525} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.057} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.007} {0.000} {1.885} {0.092} {76.431} {124.064} {} {} {} 
    INST {mem_inst/g24845__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.679} {0.000} {0.177} {} {77.110} {124.743} {} {1} {(280.28, 33.88) (284.34, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_812} {} {0.000} {0.000} {0.177} {0.007} {77.110} {124.743} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.633} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.624} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.298} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.043} {0.000} {0.372} {0.434} {0.378} {-47.255} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][6]} {C}
  ENDPT {mem_inst/registers_reg[7][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.374}
    {-} {Setup} {0.554}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.740}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.106}
    {=} {Slack Time} {47.634}
  END_SLK_CLC
  SLK 47.634
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.129} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.135} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.592} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.202} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.204} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.784} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.784} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.276} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.276} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.914} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.914} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.100} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.100} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.986} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.986} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.401} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.401} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.953} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.953} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.816} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.816} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.760} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.765} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.066} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.068} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.526} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.526} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.058} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.007} {0.000} {1.885} {0.092} {76.431} {124.065} {} {} {} 
    INST {mem_inst/g24850__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.675} {0.000} {0.174} {} {77.106} {124.740} {} {1} {(264.60, 33.88) (268.66, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.000} {0.000} {0.174} {0.006} {77.106} {124.740} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.634} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.625} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.300} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.039} {0.000} {0.372} {0.434} {0.374} {-47.260} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][4]} {C}
  ENDPT {mem_inst/registers_reg[7][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.367}
    {-} {Setup} {0.552}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.736}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.097}
    {=} {Slack Time} {47.638}
  END_SLK_CLC
  SLK 47.638
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.133} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.139} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.596} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.629} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.206} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.208} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.788} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.788} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.280} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.280} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.918} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.918} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.104} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.104} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.990} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.990} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.405} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.405} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.957} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.957} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.820} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.820} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.764} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.769} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.070} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.072} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.530} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.530} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.062} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.006} {0.000} {1.885} {0.092} {76.430} {124.068} {} {} {} 
    INST {mem_inst/g24848__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.668} {0.000} {0.166} {} {77.097} {124.736} {} {1} {(224.84, 33.88) (220.78, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.000} {0.000} {0.166} {0.006} {77.097} {124.736} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.638} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.629} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.304} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.033} {0.000} {0.372} {0.434} {0.367} {-47.271} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][0]} {C}
  ENDPT {mem_inst/registers_reg[7][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.551}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.096}
    {=} {Slack Time} {47.645}
  END_SLK_CLC
  SLK 47.645
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.140} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.146} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.602} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.213} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.215} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.795} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.795} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.287} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.287} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.925} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.925} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.111} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.111} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.996} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.996} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.412} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.412} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.964} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.964} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.826} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.826} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.770} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.775} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.076} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.078} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.537} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.537} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.069} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.005} {0.000} {1.885} {0.092} {76.429} {124.074} {} {} {} 
    INST {mem_inst/g24844__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.667} {0.000} {0.166} {} {77.096} {124.741} {} {1} {(230.44, 51.80) (234.50, 52.22)} 
    NET {} {} {} {} {} {mem_inst/n_813} {} {0.000} {0.000} {0.166} {0.006} {77.096} {124.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.645} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.636} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.310} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.037} {0.000} {0.372} {0.434} {0.372} {-47.273} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][7]} {C}
  ENDPT {mem_inst/registers_reg[7][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.370}
    {-} {Setup} {0.551}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.093}
    {=} {Slack Time} {47.645}
  END_SLK_CLC
  SLK 47.645
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.140} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.146} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.603} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.636} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.213} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.215} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.795} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.795} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.287} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.287} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.925} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.925} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.111} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.111} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {117.996} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {117.997} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.412} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.412} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.964} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.964} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.826} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.827} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.770} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.775} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.076} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.079} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.537} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.537} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.069} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.003} {0.000} {1.885} {0.092} {76.426} {124.072} {} {} {} 
    INST {mem_inst/g24851__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.667} {0.000} {0.166} {} {77.093} {124.738} {} {1} {(232.68, 87.64) (228.62, 88.06)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.000} {0.000} {0.166} {0.006} {77.093} {124.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.645} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.636} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.310} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.035} {0.000} {0.372} {0.434} {0.370} {-47.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][2]} {C}
  ENDPT {mem_inst/registers_reg[7][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.378}
    {-} {Setup} {0.550}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.747}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.093}
    {=} {Slack Time} {47.655}
  END_SLK_CLC
  SLK 47.655
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.150} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.156} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.612} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.645} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.223} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.225} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.805} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.805} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.297} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.297} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.935} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.935} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.120} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.120} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.006} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.006} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.422} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.422} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.974} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.974} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.836} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.836} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.780} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.785} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.086} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.088} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.546} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.547} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.078} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.007} {0.000} {1.885} {0.092} {76.431} {124.086} {} {} {} 
    INST {mem_inst/g24846__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.662} {0.000} {0.161} {} {77.093} {124.747} {} {1} {(271.88, 33.88) (275.94, 34.30)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.000} {0.000} {0.161} {0.005} {77.093} {124.747} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.655} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.646} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.320} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.043} {0.000} {0.372} {0.434} {0.378} {-47.277} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[7][5]} {C}
  ENDPT {mem_inst/registers_reg[7][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.378}
    {-} {Setup} {0.549}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.748}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.087}
    {=} {Slack Time} {47.662}
  END_SLK_CLC
  SLK 47.662
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.157} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.163} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.619} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.652} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.230} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.232} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.812} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.812} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.304} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.304} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.942} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.942} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.127} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.127} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.013} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.013} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.429} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.429} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.981} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.981} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.843} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.843} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.787} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.792} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.093} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.095} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.553} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.554} {} {} {} 
    INST {mem_inst/g25175__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.532} {0.000} {1.885} {} {76.424} {124.085} {} {8} {(219.80, 101.64) (219.91, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_507} {} {0.007} {0.000} {1.885} {0.092} {76.431} {124.093} {} {} {} 
    INST {mem_inst/g24849__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.656} {0.000} {0.157} {} {77.087} {124.748} {} {1} {(269.08, 41.16) (273.14, 40.74)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.000} {0.000} {0.157} {0.005} {77.087} {124.748} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.662} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.653} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.327} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.043} {0.000} {0.372} {0.434} {0.378} {-47.284} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[4][4]} {C}
  ENDPT {mem_inst/registers_reg[4][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.371}
    {-} {Setup} {0.581}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.710}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.041}
    {=} {Slack Time} {47.669}
  END_SLK_CLC
  SLK 47.669
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.164} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.170} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.627} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.660} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.237} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.239} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.819} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.819} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.311} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.311} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.949} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.949} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.135} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.135} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.020} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.021} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.436} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.436} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {118.988} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {118.988} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.850} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.851} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.794} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.003} {0.000} {0.881} {0.077} {73.128} {120.797} {} {} {} 
    INST {mem_inst/g25209} {A} {v} {Q} {^} {} {INHDX1} {0.429} {0.000} {0.324} {} {73.557} {121.226} {} {2} {(137.48, 128.52) (138.18, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_468} {} {0.000} {0.000} {0.324} {0.016} {73.558} {121.227} {} {} {} 
    INST {mem_inst/g25201__9945} {A} {^} {Q} {v} {} {NA2HDX1} {0.512} {0.000} {0.539} {} {74.070} {121.739} {} {4} {(142.94, 129.75) (142.97, 128.66)} 
    NET {} {} {} {} {} {mem_inst/n_481} {} {0.000} {0.000} {0.539} {0.047} {74.070} {121.739} {} {} {} 
    INST {mem_inst/g25137__9315} {A} {v} {Q} {^} {} {NO2HDX1} {1.129} {0.000} {1.242} {} {75.200} {122.869} {} {9} {(149.24, 128.52) (149.35, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_542} {} {0.003} {0.000} {1.242} {0.058} {75.203} {122.872} {} {} {} 
    INST {mem_inst/g25102__7482} {A} {^} {Q} {v} {} {NO2HDX1} {0.592} {0.008} {0.523} {} {75.795} {123.464} {} {8} {(160.44, 89.88) (160.33, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_583} {} {0.002} {0.000} {0.523} {0.046} {75.797} {123.466} {} {} {} 
    INST {mem_inst/g24404__6131} {D} {v} {Q} {v} {} {AO222HDX0} {1.244} {0.000} {0.284} {} {77.041} {124.710} {} {1} {(158.20, 68.04) (156.20, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1000} {} {0.000} {0.000} {0.284} {0.009} {77.041} {124.710} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.669} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.660} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-47.334} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.036} {0.000} {0.376} {0.436} {0.371} {-47.298} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][0]} {C}
  ENDPT {mem_inst/registers_reg[10][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.363}
    {-} {Setup} {0.558}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.724}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.035}
    {=} {Slack Time} {47.690}
  END_SLK_CLC
  SLK 47.690
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.184} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.191} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.647} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.680} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.257} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.259} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.839} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.840} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.332} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.332} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.969} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.970} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.155} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.155} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.041} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.041} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.457} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.457} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.008} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.009} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.871} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.871} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.815} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.820} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.121} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.123} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.581} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.581} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.034} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.008} {0.000} {1.768} {0.086} {76.353} {124.042} {} {} {} 
    INST {mem_inst/g24878__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.682} {0.000} {0.180} {} {77.035} {124.724} {} {1} {(259.56, 94.92) (263.62, 94.50)} 
    NET {} {} {} {} {} {mem_inst/n_779} {} {0.000} {0.000} {0.180} {0.007} {77.035} {124.724} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.690} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.681} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.333} {0.000} {0.357} {} {0.342} {-47.348} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.021} {0.000} {0.357} {0.427} {0.363} {-47.327} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][7]} {C}
  ENDPT {mem_inst/registers_reg[10][7]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.375}
    {-} {Setup} {0.557}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.042}
    {=} {Slack Time} {47.696}
  END_SLK_CLC
  SLK 47.696
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.191} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.197} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.654} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.687} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.264} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.266} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.846} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.846} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.338} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.338} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.976} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.976} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.162} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.162} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.047} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.048} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.463} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.463} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.015} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.015} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.877} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.878} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.821} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.826} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.127} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.130} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.588} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.588} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.040} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.009} {0.000} {1.768} {0.086} {76.353} {124.049} {} {} {} 
    INST {mem_inst/g24811__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.689} {0.000} {0.186} {} {77.042} {124.738} {} {1} {(259.56, 77.00) (255.50, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_846} {} {0.000} {0.000} {0.186} {0.008} {77.042} {124.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.696} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.687} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.361} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.040} {0.000} {0.372} {0.434} {0.375} {-47.321} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][6]} {C}
  ENDPT {mem_inst/registers_reg[10][6]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.371}
    {-} {Setup} {0.555}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.736}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.033}
    {=} {Slack Time} {47.703}
  END_SLK_CLC
  SLK 47.703
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.198} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.204} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.660} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.693} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.271} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.273} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.853} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.853} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.345} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.345} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.983} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.983} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.169} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.169} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.054} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.054} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.470} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.470} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.022} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.022} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.884} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.884} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.828} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.833} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.134} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.136} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.595} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.595} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.047} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.010} {0.000} {1.767} {0.086} {76.355} {124.058} {} {} {} 
    INST {mem_inst/g24882__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.678} {0.000} {0.179} {} {77.033} {124.736} {} {1} {(241.64, 60.76) (237.58, 61.18)} 
    NET {} {} {} {} {} {mem_inst/n_775} {} {0.000} {0.000} {0.179} {0.007} {77.033} {124.736} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.703} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.694} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.368} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.036} {0.000} {0.372} {0.434} {0.371} {-47.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][5]} {C}
  ENDPT {mem_inst/registers_reg[10][5]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.372}
    {-} {Setup} {0.553}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.739}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.026}
    {=} {Slack Time} {47.712}
  END_SLK_CLC
  SLK 47.712
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.207} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.213} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.670} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.703} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.280} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.282} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.862} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.862} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.354} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.354} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.992} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.992} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.178} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.178} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.064} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.064} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.479} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.479} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.031} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.031} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.894} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.894} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.838} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.843} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.144} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.146} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.604} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.604} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.057} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.010} {0.000} {1.767} {0.086} {76.355} {124.067} {} {} {} 
    INST {mem_inst/g24881__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.672} {0.000} {0.172} {} {77.026} {124.739} {} {1} {(249.48, 60.76) (253.54, 61.18)} 
    NET {} {} {} {} {} {mem_inst/n_776} {} {0.000} {0.000} {0.172} {0.006} {77.026} {124.739} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.712} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.703} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.378} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.037} {0.000} {0.372} {0.434} {0.372} {-47.340} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][1]} {C}
  ENDPT {mem_inst/registers_reg[10][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.363}
    {-} {Setup} {0.554}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.729}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.013}
    {=} {Slack Time} {47.715}
  END_SLK_CLC
  SLK 47.715
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.210} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.216} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.673} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.283} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.285} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.865} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.865} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.357} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.357} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {116.995} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {116.996} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.181} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.181} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.067} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.067} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.483} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.483} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.034} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.034} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.897} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.897} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.841} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.846} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.147} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.149} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.607} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.607} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.060} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.007} {0.000} {1.768} {0.086} {76.351} {124.066} {} {} {} 
    INST {mem_inst/g24876__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.662} {0.000} {0.164} {} {77.013} {124.728} {} {1} {(252.84, 94.92) (256.90, 94.50)} 
    NET {} {} {} {} {} {mem_inst/n_781} {} {0.000} {0.000} {0.164} {0.006} {77.013} {124.729} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.715} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.707} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.333} {0.000} {0.357} {} {0.342} {-47.373} {} {94} {(196.28, 164.92) (205.91, 165.70)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.021} {0.000} {0.357} {0.427} {0.363} {-47.353} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][4]} {C}
  ENDPT {mem_inst/registers_reg[10][4]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.367}
    {-} {Setup} {0.552}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.735}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.014}
    {=} {Slack Time} {47.721}
  END_SLK_CLC
  SLK 47.721
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.216} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.222} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.678} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.711} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.289} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.291} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.871} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.871} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.363} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.363} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {117.001} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {117.001} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.186} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.186} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.072} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.072} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.488} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.488} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.040} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.040} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.902} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.902} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.846} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.005} {0.000} {0.881} {0.077} {73.130} {120.851} {} {} {} 
    INST {mem_inst/g25192__5115} {B} {v} {Q} {^} {} {NO2I1HDX1} {1.301} {0.048} {1.316} {} {74.431} {122.152} {} {6} {(154.84, 120.12) (153.58, 120.95)} 
    NET {} {} {} {} {} {mem_inst/n_490} {} {0.002} {0.000} {1.316} {0.063} {74.434} {122.154} {} {} {} 
    INST {mem_inst/g25187} {A} {^} {Q} {v} {} {INHDX1} {0.458} {0.000} {0.404} {} {74.892} {122.612} {} {2} {(219.24, 119.56) (219.94, 120.89)} 
    NET {} {} {} {} {} {mem_inst/n_489} {} {0.000} {0.000} {0.404} {0.019} {74.892} {122.613} {} {} {} 
    INST {mem_inst/g25150__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.452} {0.000} {1.768} {} {76.344} {124.065} {} {8} {(224.28, 101.64) (224.40, 102.98)} 
    NET {} {} {} {} {} {mem_inst/n_529} {} {0.003} {0.000} {1.768} {0.086} {76.348} {124.069} {} {} {} 
    INST {mem_inst/g24880__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.167} {} {77.014} {124.735} {} {1} {(228.20, 77.00) (232.26, 76.58)} 
    NET {} {} {} {} {} {mem_inst/n_777} {} {0.000} {0.000} {0.167} {0.006} {77.014} {124.735} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.721} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.712} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.368} {} {0.335} {-47.386} {} {93} {(196.28, 134.12) (186.65, 133.34)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.032} {0.000} {0.372} {0.434} {0.367} {-47.354} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[4][0]} {C}
  ENDPT {mem_inst/registers_reg[4][0]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.371}
    {-} {Setup} {0.572}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.719}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.990}
    {=} {Slack Time} {47.729}
  END_SLK_CLC
  SLK 47.729
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.224} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.230} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.687} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.297} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.299} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.879} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.879} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.371} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.371} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {117.009} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {117.009} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.195} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.195} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.081} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.081} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.496} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.496} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.048} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.048} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.911} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.911} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.855} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.003} {0.000} {0.881} {0.077} {73.128} {120.858} {} {} {} 
    INST {mem_inst/g25209} {A} {v} {Q} {^} {} {INHDX1} {0.429} {0.000} {0.324} {} {73.557} {121.287} {} {2} {(137.48, 128.52) (138.18, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_468} {} {0.000} {0.000} {0.324} {0.016} {73.558} {121.287} {} {} {} 
    INST {mem_inst/g25201__9945} {A} {^} {Q} {v} {} {NA2HDX1} {0.512} {0.000} {0.539} {} {74.070} {121.799} {} {4} {(142.94, 129.75) (142.97, 128.66)} 
    NET {} {} {} {} {} {mem_inst/n_481} {} {0.000} {0.000} {0.539} {0.047} {74.070} {121.800} {} {} {} 
    INST {mem_inst/g25137__9315} {A} {v} {Q} {^} {} {NO2HDX1} {1.129} {0.000} {1.242} {} {75.200} {122.929} {} {9} {(149.24, 128.52) (149.35, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_542} {} {0.003} {0.000} {1.242} {0.058} {75.203} {122.932} {} {} {} 
    INST {mem_inst/g25102__7482} {A} {^} {Q} {v} {} {NO2HDX1} {0.592} {0.008} {0.523} {} {75.795} {123.524} {} {8} {(160.44, 89.88) (160.33, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_583} {} {0.000} {0.000} {0.523} {0.046} {75.795} {123.525} {} {} {} 
    INST {mem_inst/g24400__1705} {D} {v} {Q} {v} {} {AO222HDX0} {1.194} {0.000} {0.247} {} {76.990} {124.719} {} {1} {(155.40, 85.96) (153.40, 83.89)} 
    NET {} {} {} {} {} {mem_inst/n_1004} {} {0.000} {0.000} {0.247} {0.007} {76.990} {124.719} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.729} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.720} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-47.394} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.035} {0.000} {0.376} {0.436} {0.371} {-47.359} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[4][1]} {C}
  ENDPT {mem_inst/registers_reg[4][1]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.368}
    {-} {Setup} {0.571}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.716}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.986}
    {=} {Slack Time} {47.730}
  END_SLK_CLC
  SLK 47.730
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.225} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.231} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.688} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.298} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.300} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.880} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.880} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.372} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.372} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {117.010} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {117.011} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.196} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.196} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.082} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.082} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.498} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.498} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.049} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.049} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.912} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.912} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.856} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.003} {0.000} {0.881} {0.077} {73.128} {120.859} {} {} {} 
    INST {mem_inst/g25209} {A} {v} {Q} {^} {} {INHDX1} {0.429} {0.000} {0.324} {} {73.557} {121.288} {} {2} {(137.48, 128.52) (138.18, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_468} {} {0.000} {0.000} {0.324} {0.016} {73.558} {121.288} {} {} {} 
    INST {mem_inst/g25201__9945} {A} {^} {Q} {v} {} {NA2HDX1} {0.512} {0.000} {0.539} {} {74.070} {121.800} {} {4} {(142.94, 129.75) (142.97, 128.66)} 
    NET {} {} {} {} {} {mem_inst/n_481} {} {0.000} {0.000} {0.539} {0.047} {74.070} {121.801} {} {} {} 
    INST {mem_inst/g25137__9315} {A} {v} {Q} {^} {} {NO2HDX1} {1.129} {0.000} {1.242} {} {75.200} {122.930} {} {9} {(149.24, 128.52) (149.35, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_542} {} {0.003} {0.000} {1.242} {0.058} {75.203} {122.933} {} {} {} 
    INST {mem_inst/g25102__7482} {A} {^} {Q} {v} {} {NO2HDX1} {0.592} {0.008} {0.523} {} {75.795} {123.526} {} {8} {(160.44, 89.88) (160.33, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_583} {} {0.000} {0.000} {0.523} {0.046} {75.795} {123.526} {} {} {} 
    INST {mem_inst/g24402__8246} {D} {v} {Q} {v} {} {AO222HDX0} {1.191} {0.000} {0.245} {} {76.986} {124.716} {} {1} {(160.44, 94.92) (158.44, 92.85)} 
    NET {} {} {} {} {} {mem_inst/n_1002} {} {0.000} {0.000} {0.245} {0.006} {76.986} {124.716} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.730} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.721} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.335} {-47.395} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.032} {0.000} {0.375} {0.436} {0.368} {-47.363} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[4][2]} {C}
  ENDPT {mem_inst/registers_reg[4][2]} {D} {DFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {DFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.366}
    {-} {Setup} {0.571}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.716}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.985}
    {=} {Slack Time} {47.731}
  END_SLK_CLC
  SLK 47.731
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Source Insertion Delay} {-0.005}
    {=} {Beginpoint Arrival Time} {65.495}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.003} {0.352} {65.495} {113.226} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.006} {0.000} {0.018} {0.352} {65.501} {113.232} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00002} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.415} {} {65.958} {113.688} {} {95} {(141.96, 268.52) (132.33, 267.74)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.033} {0.000} {0.417} {0.618} {65.990} {113.721} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {v} {} {DFFSQHDX1} {1.577} {0.015} {0.630} {} {67.568} {115.299} {} {10} {(182.28, 173.88) (189.00, 172.76)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.002} {0.000} {0.630} {0.107} {67.570} {115.301} {} {} {} 
    INST {mem_inst/g25482__1617} {B} {v} {Q} {^} {} {AN22HDX1} {0.580} {0.000} {0.405} {} {68.150} {115.881} {} {1} {(186.76, 164.92) (189.14, 166.18)} 
    NET {} {} {} {} {} {mem_inst/n_370} {} {0.000} {0.000} {0.405} {0.007} {68.150} {115.881} {} {} {} 
    INST {mem_inst/g25297__2883} {C} {^} {Q} {^} {} {OA22HDX1} {0.492} {0.000} {0.130} {} {68.642} {116.373} {} {1} {(175.56, 164.92) (177.56, 164.47)} 
    NET {} {} {} {} {} {mem_inst/n_417} {} {0.000} {0.000} {0.130} {0.005} {68.642} {116.373} {} {} {} 
    INST {mem_inst/g25292__7482} {E} {^} {Q} {^} {} {OA221HDX1} {0.638} {0.000} {0.206} {} {69.280} {117.011} {} {1} {(178.36, 161.00) (173.56, 161.45)} 
    NET {} {} {} {} {} {mem_inst/n_422} {} {0.000} {0.000} {0.206} {0.011} {69.280} {117.011} {} {} {} 
    INST {mem_inst/g25288__1881} {C} {^} {Q} {v} {} {ON21HDX1} {0.185} {0.000} {0.151} {} {69.466} {117.197} {} {1} {(166.60, 138.04) (165.88, 139.30)} 
    NET {} {} {} {} {} {mem_inst/n_425} {} {0.000} {0.000} {0.151} {0.004} {69.466} {117.197} {} {} {} 
    INST {mem_inst/g25232__5526} {C} {v} {Q} {v} {} {AO211HDX0} {0.886} {0.000} {0.261} {} {70.351} {118.082} {} {1} {(162.68, 139.72) (160.68, 137.34)} 
    NET {} {} {} {} {} {mem_inst/n_464} {} {0.000} {0.000} {0.261} {0.011} {70.352} {118.082} {} {} {} 
    INST {mem_inst/g25214__8428} {D} {v} {Q} {^} {} {AN211HDX1} {0.416} {0.000} {0.431} {} {70.767} {118.498} {} {1} {(161.56, 155.96) (161.70, 155.52)} 
    NET {} {} {} {} {} {mem_inst/n_465} {} {0.000} {0.000} {0.431} {0.005} {70.767} {118.498} {} {} {} 
    INST {mem_inst/g25213__4319} {E} {^} {Q} {v} {} {ON221HDX0} {0.552} {0.000} {0.507} {} {71.319} {119.050} {} {1} {(161.56, 159.32) (162.26, 161.42)} 
    NET {} {} {} {} {} {mem_inst/n_466} {} {0.000} {0.000} {0.507} {0.009} {71.319} {119.050} {} {} {} 
    INST {mem_inst/g25212__6260} {E} {v} {Q} {^} {} {AN221HDX1} {0.862} {0.000} {0.938} {} {72.181} {119.912} {} {3} {(150.36, 155.96) (151.06, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_467} {} {0.000} {0.000} {0.938} {0.020} {72.181} {119.912} {} {} {} 
    INST {mem_inst/g25211__5107} {A} {^} {Q} {v} {} {NA2HDX1} {0.944} {0.000} {0.881} {} {73.125} {120.856} {} {8} {(147.14, 151.37) (147.12, 152.46)} 
    NET {} {} {} {} {} {mem_inst/n_469} {} {0.003} {0.000} {0.881} {0.077} {73.128} {120.859} {} {} {} 
    INST {mem_inst/g25209} {A} {v} {Q} {^} {} {INHDX1} {0.429} {0.000} {0.324} {} {73.557} {121.288} {} {2} {(137.48, 128.52) (138.18, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_468} {} {0.000} {0.000} {0.324} {0.016} {73.558} {121.289} {} {} {} 
    INST {mem_inst/g25201__9945} {A} {^} {Q} {v} {} {NA2HDX1} {0.512} {0.000} {0.539} {} {74.070} {121.801} {} {4} {(142.94, 129.75) (142.97, 128.66)} 
    NET {} {} {} {} {} {mem_inst/n_481} {} {0.000} {0.000} {0.539} {0.047} {74.070} {121.801} {} {} {} 
    INST {mem_inst/g25137__9315} {A} {v} {Q} {^} {} {NO2HDX1} {1.129} {0.000} {1.242} {} {75.200} {122.931} {} {9} {(149.24, 128.52) (149.35, 129.85)} 
    NET {} {} {} {} {} {mem_inst/n_542} {} {0.003} {0.000} {1.242} {0.058} {75.203} {122.934} {} {} {} 
    INST {mem_inst/g25102__7482} {A} {^} {Q} {v} {} {NO2HDX1} {0.592} {0.008} {0.523} {} {75.795} {123.526} {} {8} {(160.44, 89.88) (160.33, 88.55)} 
    NET {} {} {} {} {} {mem_inst/n_583} {} {0.001} {0.000} {0.523} {0.046} {75.797} {123.527} {} {} {} 
    INST {mem_inst/g24401__5122} {D} {v} {Q} {v} {} {AO222HDX0} {1.188} {0.000} {0.243} {} {76.985} {124.716} {} {1} {(171.64, 68.04) (169.64, 65.97)} 
    NET {} {} {} {} {} {mem_inst/n_1003} {} {0.000} {0.000} {0.243} {0.006} {76.985} {124.716} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.249} {0.000} {-47.731} {} {7} {(166.60, 290.08) } 
    NET {} {} {} {} {} {clk} {} {0.009} {0.000} {0.015} {0.249} {0.009} {-47.722} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.326} {0.000} {0.372} {} {0.336} {-47.395} {} {92} {(195.16, 143.08) (185.53, 142.30)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.031} {0.000} {0.375} {0.436} {0.367} {-47.364} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

