IMPLEMENTATION OF BASIC LOGIC GATES USING VIVADO 2023.1

HERE I HAVE IMPLEMENTED THE LOGIC GATE LIKE AND,OR,NOT,NOR,NAND

1. AND GATE - THE PROGRAM AND THE SCHEMATIC OUTPUT



![image](https://github.com/user-attachments/assets/77cb93ac-9c11-48d3-8434-e67adee50267)
![image](https://github.com/user-attachments/assets/5759c723-fbde-456c-946c-000471dbed8e)


  
2. OR GATE 



![image](https://github.com/user-attachments/assets/2d74186c-2456-4382-9fd0-2904a8912714)
![image](https://github.com/user-attachments/assets/9b342e91-d86e-4ea4-a11e-c38adf38872e)


   
3. NOT GATE / INVERTER



![image](https://github.com/user-attachments/assets/c7aa3019-fbb1-44c7-917e-c049d3364bfd)
![image](https://github.com/user-attachments/assets/0281dc22-ffc4-4595-bcf9-7a86f8627bfc)



   
4. NOR GATE



![image](https://github.com/user-attachments/assets/b91977f0-c864-4d10-b68e-7bbceec14105)
![image](https://github.com/user-attachments/assets/79331e8b-2193-4279-a4a0-56063275513f)


 
5. NAND GATE 


![image](https://github.com/user-attachments/assets/9f28c6c4-a949-4418-8b91-4965bd42ca89)
![image](https://github.com/user-attachments/assets/71ef052b-0f76-40df-bdf8-7f39a2a61f50)




 RESPONSE 


 ![image](https://github.com/user-attachments/assets/147c23d9-e7d9-44a0-839e-d6231c630169)

 HERE I HAVE IMPLEMENTED THE 4 BIT ADDER 


CODE


![image](https://github.com/user-attachments/assets/97fdf55b-4c31-4d26-9705-50f88dacbf61)




SCHEMATIC


![Screenshot 2024-08-30 132741](https://github.com/user-attachments/assets/80bda928-2170-4b8c-bcc3-f07a53e831df)


RESPONSE
![image](https://github.com/user-attachments/assets/7276f0a3-2c6c-40fc-9b62-fde31952affd)

MULTIPLEXER
![image](https://github.com/user-attachments/assets/f3ab63d8-3bf1-4429-8571-27df567fc1e1)
RESPONSE 
![image](https://github.com/user-attachments/assets/20046d79-fa70-44e0-b21e-bf1afc8e6443)


