m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/greic/Desktop/Projeto_VLSI/src
Eteclado
w1651279575
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 6
R0
8C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
FC:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd
l0
L4 1
VVL]S;>1cOf_JBJQ:j]`oF3
!s100 k`5V_E4=MA5fPB14_>cHG0
Z3 OL;C;2021.2;73
32
!s110 1652484647
!i10b 1
!s108 1652484647.000000
!s90 -reportprogress|300|-work|work|C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd|
!s107 C:/Users/greic/Desktop/Projeto_VLSI/src/teclado.vhd|
!i113 0
Z4 o-work work
Z5 tExplicit 1 CvgOpt 0
Etestbench
w1652484566
R1
R2
!i122 7
R0
8C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd
FC:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd
l0
L4 1
VfJ:3BSenWcN^EEM?K_F^Y0
!s100 ?;Fi2HEi<1II4RT3IjQ^^2
R3
32
!s110 1652484654
!i10b 1
!s108 1652484654.000000
!s90 -reportprogress|300|-work|work|C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd|
!s107 C:/Users/greic/Desktop/Projeto_VLSI/src/testbench.vhd|
!i113 0
R4
R5
