


Data 'Frame' Format
----

-	1 start bit
-	8 data bits
-	1 end bit

   Start <------- Data ------>  End
	+-----------------------------+
	|  |  |  |  |  |  |  |  |  |  |
	+-----------------------------+
	<----------- Frame ----------->


[1] https://www.researchgate.net/publication/369465619_Design_And_Implementation_of_UART_Based_on_Verilog_HDL
