$date
	Mon Dec  8 14:37:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module factorial_tb $end
$var wire 16 ! fact [15:0] $end
$var reg 4 " num [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 4 $ num [3:0] $end
$var reg 16 % fact [15:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b1 %
b0 $
b0 #
b0 "
b1 !
$end
#10
b1 "
b1 $
b1 #
#20
b10 !
b10 %
b11 &
b10 "
b10 $
b10 #
#30
b100 &
b110 !
b110 %
b11 "
b11 $
b11 #
#40
b101 &
b11000 !
b11000 %
b100 "
b100 $
b100 #
#50
b110 &
b1111000 !
b1111000 %
b101 "
b101 $
b101 #
#60
b111 &
b1011010000 !
b1011010000 %
b110 "
b110 $
b110 #
#70
b1000 &
b1001110110000 !
b1001110110000 %
b111 "
b111 $
b111 #
#80
b1000 #
