Body {
    params: [],
    value: Expr {
        hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).7),
        kind: Block(
            Block {
                stmts: [],
                expr: Some(
                    Expr {
                        hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).1),
                        kind: Call(
                            Expr {
                                hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).2),
                                kind: Path(
                                    Resolved(
                                        None,
                                        Path {
                                            span: regex-automata/src/util/wire.rs:528:5: 528:19 (#0),
                                            res: Def(
                                                Fn,
                                                DefId(1:2092 ~ core[a245]::mem::size_of),
                                            ),
                                            segments: [
                                                PathSegment {
                                                    ident: size_of#0,
                                                    hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).5),
                                                    res: Def(
                                                        Fn,
                                                        DefId(1:2092 ~ core[a245]::mem::size_of),
                                                    ),
                                                    args: Some(
                                                        GenericArgs {
                                                            args: [
                                                                Type(
                                                                    Ty {
                                                                        hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).3),
                                                                        kind: Path(
                                                                            Resolved(
                                                                                None,
                                                                                Path {
                                                                                    span: regex-automata/src/util/wire.rs:528:15: 528:18 (#0),
                                                                                    res: PrimTy(
                                                                                        Uint(
                                                                                            U32,
                                                                                        ),
                                                                                    ),
                                                                                    segments: [
                                                                                        PathSegment {
                                                                                            ident: u32#0,
                                                                                            hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).4),
                                                                                            res: PrimTy(
                                                                                                Uint(
                                                                                                    U32,
                                                                                                ),
                                                                                            ),
                                                                                            args: None,
                                                                                            infer_args: false,
                                                                                        },
                                                                                    ],
                                                                                },
                                                                            ),
                                                                        ),
                                                                        span: regex-automata/src/util/wire.rs:528:15: 528:18 (#0),
                                                                    },
                                                                ),
                                                            ],
                                                            constraints: [],
                                                            parenthesized: No,
                                                            span_ext: regex-automata/src/util/wire.rs:528:14: 528:19 (#0),
                                                        },
                                                    ),
                                                    infer_args: false,
                                                },
                                            ],
                                        },
                                    ),
                                ),
                                span: regex-automata/src/util/wire.rs:528:5: 528:19 (#0),
                            },
                            [],
                        ),
                        span: regex-automata/src/util/wire.rs:528:5: 528:21 (#0),
                    },
                ),
                hir_id: HirId(DefId(0:4055 ~ regex_automata[00dd]::util::wire::write_endianness_check_len).6),
                rules: DefaultBlock,
                span: regex-automata/src/util/wire.rs:527:53: 529:2 (#0),
                targeted_by_break: false,
            },
            None,
        ),
        span: regex-automata/src/util/wire.rs:527:53: 529:2 (#0),
    },
}