// Seed: 924673882
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri1 id_15,
    input tri0 id_16,
    output wire id_17,
    input wor id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri0 id_21,
    input wor id_22
);
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
);
  buf (id_0, id_1);
  module_0(
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wire id_3;
endmodule
