

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Tue May 13 16:16:32 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    66574|    66574|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=9 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_i_loop_j_loop_k  |    66572|    66572|        12|          3|          1|  22188|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten1316 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i17 = alloca i32 1"   --->   Operation 16 'alloca' 'i17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j19 = alloca i32 1"   --->   Operation 18 'alloca' 'j19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k20 = alloca i32 1"   --->   Operation 19 'alloca' 'k20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_121 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_124 = alloca i32 1"   --->   Operation 21 'alloca' 'i_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../../lab1_files/hls/axil_conv2D.cpp:12]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_in, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_in"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_out, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_out"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 39 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc = trunc i32 %bias_read" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 40 'trunc' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 1, i7 %i_124"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln15 = store i21 %acc, i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %k20"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j19"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten18"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i17"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten1316"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%icmp_ln2623 = phi i1 0, void %entry, i1 %icmp_ln26, void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 49 'phi' 'icmp_ln2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%icmp_ln3122 = phi i1 0, void %entry, i1 %icmp_ln31, void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 50 'phi' 'icmp_ln3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i17_load = load i7 %i17" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 51 'load' 'i17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%k20_load = load i2 %k20"   --->   Operation 52 'load' 'k20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i_124_load = load i7 %i_124" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 53 'load' 'i_124_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln2623, i1 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 54 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln3122, i1 %xor_ln24" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 55 'and' 'and_ln24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.99ns)   --->   "%i_2 = select i1 %icmp_ln2623, i7 %i_124_load, i7 %i17_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 56 'select' 'i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%empty = or i1 %and_ln24, i1 %icmp_ln2623" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 57 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %empty, i2 0, i2 %k20_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 58 'select' 'k_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i2 %k_mid2" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 59 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.65ns) (grouped into DSP with root node image_1d_idx)   --->   "%add_ln36 = add i7 %zext_ln36_1, i7 %i_2" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 60 'add' 'add_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%zext_ln36_2 = zext i7 %add_ln36" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 61 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 62 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %i_2" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 63 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 64 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 65 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%i = add i7 %i_2, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %i, i7 %i_124" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 67 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %i_2, i7 %i17" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 68 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten1316_load = load i15 %indvar_flatten1316" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 69 'load' 'indvar_flatten1316_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i9 %indvar_flatten18" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 70 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%j19_load = load i7 %j19" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 71 'load' 'j19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.99ns)   --->   "%select_ln24 = select i1 %icmp_ln2623, i7 0, i7 %j19_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 72 'select' 'select_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.87ns)   --->   "%j_2 = add i7 %select_ln24, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 73 'add' 'j_2' <Predicate = (and_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns)   --->   "%j = select i1 %and_ln24, i7 %j_2, i7 %select_ln24" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 74 'select' 'j' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 75 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 77 'mul' 'mul_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln36, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 78 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (1.56ns)   --->   "%k = add i2 %k_mid2, i2 1" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 79 'add' 'k' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.56ns)   --->   "%icmp_ln31 = icmp_eq  i2 %k, i2 3" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 80 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln24 = add i15 %indvar_flatten1316_load, i15 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 81 'add' 'add_ln24' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %new.latch.loop_x.split, void %last.iter.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 82 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln26_1 = add i9 %indvar_flatten18_load, i9 1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 83 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.96ns)   --->   "%select_ln26_1 = select i1 %icmp_ln2623, i9 1, i9 %add_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 84 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.82ns)   --->   "%icmp_ln26 = icmp_eq  i9 %select_ln26_1, i9 258" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 85 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.94ns)   --->   "%icmp_ln24 = icmp_eq  i15 %indvar_flatten1316_load, i15 22187" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 86 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln31 = store i2 %k, i2 %k20" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln26 = store i7 %j, i7 %j19" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 88 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln26 = store i9 %select_ln26_1, i9 %indvar_flatten18" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 89 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln24 = store i15 %add_ln24, i15 %indvar_flatten1316" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 90 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc44, void %for.end46" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 91 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 92 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %k_mid2" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 93 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_mid2, i2 0" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 94 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln35 = sub i4 %p_shl, i4 %zext_ln31" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 95 'sub' 'sub_ln35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %sub_ln35" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 96 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln36, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 97 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i13 %image_1d_idx" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 98 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i8 %image_in, i64 0, i64 %zext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 99 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 100 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 101 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %trunc_ln36, i3 1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 101 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %add_ln38" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 102 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 103 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 104 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51 = add i13 %mul_ln26, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 105 'add' 'add_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.93>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 106 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 107 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln38_2 = add i4 %sub_ln35, i4 2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 108 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 109 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %image_1d_idx, i13 2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 110 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i13 %image_1d_idx_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 111 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln38_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 112 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 113 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln39_4" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 114 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 115 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51 = add i13 %mul_ln26, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 116 'add' 'add_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %add_ln51" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 117 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln51" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 118 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %sub_ln35" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 119 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln36" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 120 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 121 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 122 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %image_1d_idx, i13 1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 122 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i13 %image_1d_idx_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 123 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 124 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 125 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 126 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i8 %weights_load_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 127 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 128 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i8 %image_in_load_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 129 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 130 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.37>
ST_7 : Operation 131 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 131 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %weights_load" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 132 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %image_in_load" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 133 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 134 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 135 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 136 [2/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 136 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.27>
ST_8 : Operation 137 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 137 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i8 %weights_load_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 138 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i8 %image_in_load_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 139 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (4.17ns)   --->   "%mul_ln39_1 = mul i16 %zext_ln39_3, i16 %sext_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 140 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %mul_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 141 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 142 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%sext_ln39_3 = sext i16 %mul_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 143 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i17 %sext_ln38_1, i17 %sext_ln39_3" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 144 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 145 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%sext_ln38 = sext i16 %mul_ln39" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 146 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i17 %sext_ln38_1, i17 %sext_ln39_3" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 147 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i17 %add_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 148 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i18 %sext_ln39_4, i18 %sext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 149 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%acc_121_load = load i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 150 'load' 'acc_121_load' <Predicate = (!and_ln24)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%select_ln24_1 = select i1 %icmp_ln2623, i21 %acc, i21 %acc_121_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 151 'select' 'select_ln24_1' <Predicate = (!and_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%acc_1_mid2 = select i1 %and_ln24, i21 %acc, i21 %select_ln24_1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 152 'select' 'acc_1_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i18 %sext_ln39_4, i18 %sext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 153 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%sext_ln39_5 = sext i18 %add_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 154 'sext' 'sext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (2.22ns) (out node of the LUT)   --->   "%acc_2 = add i21 %acc_1_mid2, i21 %sext_ln39_5" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 155 'add' 'acc_2' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_2, i32 8, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 156 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.67ns)   --->   "%icmp_ln44 = icmp_sgt  i13 %tmp, i13 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 157 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln39 = store i21 %acc_2, i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 158 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_loop_k_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22188, i64 22188, i64 22188"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 161 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_2, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:46]   --->   Operation 162 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%trunc_ln49 = trunc i21 %acc_2" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 163 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%acc_sat = select i1 %icmp_ln44, i8 255, i8 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 164 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%empty_14 = or i1 %icmp_ln44, i1 %tmp_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 165 'or' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat_1 = select i1 %empty_14, i8 %acc_sat, i8 %trunc_ln49" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 166 'select' 'acc_sat_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [2/2] (3.25ns)   --->   "%store_ln51 = store i8 %acc_sat_1, i13 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 167 'store' 'store_ln51' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 168 [1/2] (3.25ns)   --->   "%store_ln51 = store i8 %acc_sat_1, i13 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 168 'store' 'store_ln51' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln31 = br void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 169 'br' 'br_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.58ns)   --->   "%ret_ln54 = ret" [../../lab1_files/hls/axil_conv2D.cpp:54]   --->   Operation 170 'ret' 'ret_ln54' <Predicate = (icmp_ln24)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1316      (alloca           ) [ 0111000000000]
i17                     (alloca           ) [ 0110000000000]
indvar_flatten18        (alloca           ) [ 0111000000000]
j19                     (alloca           ) [ 0111000000000]
k20                     (alloca           ) [ 0111000000000]
acc_121                 (alloca           ) [ 0111111111100]
i_124                   (alloca           ) [ 0110000000000]
spectopmodule_ln12      (spectopmodule    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specmemcore_ln0         (specmemcore      ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specmemcore_ln0         (specmemcore      ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specmemcore_ln0         (specmemcore      ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
bias_read               (read             ) [ 0000000000000]
acc                     (trunc            ) [ 0111111111100]
store_ln0               (store            ) [ 0000000000000]
store_ln15              (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
store_ln0               (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
icmp_ln2623             (phi              ) [ 0111111111100]
icmp_ln3122             (phi              ) [ 0100000000000]
i17_load                (load             ) [ 0000000000000]
k20_load                (load             ) [ 0000000000000]
i_124_load              (load             ) [ 0000000000000]
xor_ln24                (xor              ) [ 0000000000000]
and_ln24                (and              ) [ 0111111111100]
i_2                     (select           ) [ 0010000000000]
empty                   (or               ) [ 0000000000000]
k_mid2                  (select           ) [ 0111100000000]
zext_ln36_1             (zext             ) [ 0000000000000]
add_ln36                (add              ) [ 0000000000000]
zext_ln36_2             (zext             ) [ 0011000000000]
zext_ln26               (zext             ) [ 0101100000000]
i                       (add              ) [ 0000000000000]
store_ln24              (store            ) [ 0000000000000]
store_ln24              (store            ) [ 0000000000000]
indvar_flatten1316_load (load             ) [ 0000000000000]
indvar_flatten18_load   (load             ) [ 0000000000000]
j19_load                (load             ) [ 0000000000000]
select_ln24             (select           ) [ 0000000000000]
j_2                     (add              ) [ 0000000000000]
j                       (select           ) [ 0000000000000]
zext_ln26_1             (zext             ) [ 0110110000000]
mul_ln36                (mul              ) [ 0100100000000]
k                       (add              ) [ 0000000000000]
icmp_ln31               (icmp             ) [ 0111111111111]
add_ln24                (add              ) [ 0000000000000]
br_ln31                 (br               ) [ 0000000000000]
add_ln26_1              (add              ) [ 0000000000000]
select_ln26_1           (select           ) [ 0000000000000]
icmp_ln26               (icmp             ) [ 0101000000000]
icmp_ln24               (icmp             ) [ 0111111111111]
store_ln31              (store            ) [ 0000000000000]
store_ln26              (store            ) [ 0000000000000]
store_ln26              (store            ) [ 0000000000000]
store_ln24              (store            ) [ 0000000000000]
br_ln24                 (br               ) [ 0101000000000]
mul_ln26                (mul              ) [ 0010010000000]
zext_ln31               (zext             ) [ 0000000000000]
p_shl                   (bitconcatenate   ) [ 0000000000000]
sub_ln35                (sub              ) [ 0011011000000]
trunc_ln36              (trunc            ) [ 0000000000000]
image_1d_idx            (add              ) [ 0011011000000]
zext_ln39               (zext             ) [ 0000000000000]
image_in_addr           (getelementptr    ) [ 0010010000000]
add_ln38                (add              ) [ 0000000000000]
zext_ln38               (zext             ) [ 0000000000000]
weights_addr_1          (getelementptr    ) [ 0010010000000]
image_in_load           (load             ) [ 0101001100000]
weights_load_1          (load             ) [ 0111001110000]
add_ln38_2              (add              ) [ 0000000000000]
zext_ln38_1             (zext             ) [ 0000000000000]
image_1d_idx_2          (add              ) [ 0000000000000]
zext_ln39_4             (zext             ) [ 0000000000000]
weights_addr_2          (getelementptr    ) [ 0001001000000]
image_in_addr_2         (getelementptr    ) [ 0001001000000]
add_ln51                (add              ) [ 0000000000000]
zext_ln51               (zext             ) [ 0000000000000]
image_out_addr          (getelementptr    ) [ 0111001111111]
zext_ln36               (zext             ) [ 0000000000000]
weights_addr            (getelementptr    ) [ 0100000100000]
image_1d_idx_1          (add              ) [ 0000000000000]
zext_ln39_2             (zext             ) [ 0000000000000]
image_in_addr_1         (getelementptr    ) [ 0100000100000]
weights_load_2          (load             ) [ 0000000000000]
sext_ln39_2             (sext             ) [ 0110000110000]
image_in_load_2         (load             ) [ 0000000000000]
zext_ln39_5             (zext             ) [ 0110000110000]
weights_load            (load             ) [ 0000000000000]
sext_ln39               (sext             ) [ 0011000011000]
zext_ln39_1             (zext             ) [ 0011000011000]
image_in_load_1         (load             ) [ 0010000010000]
sext_ln39_1             (sext             ) [ 0000000000000]
zext_ln39_3             (zext             ) [ 0000000000000]
mul_ln39_1              (mul              ) [ 0000000000000]
sext_ln38_1             (sext             ) [ 0001000001000]
mul_ln39_2              (mul              ) [ 0000000000000]
sext_ln39_3             (sext             ) [ 0001000001000]
mul_ln39                (mul              ) [ 0000000000000]
sext_ln38               (sext             ) [ 0100000000100]
add_ln39                (add              ) [ 0000000000000]
sext_ln39_4             (sext             ) [ 0100000000100]
acc_121_load            (load             ) [ 0000000000000]
select_ln24_1           (select           ) [ 0000000000000]
acc_1_mid2              (select           ) [ 0000000000000]
add_ln39_1              (add              ) [ 0000000000000]
sext_ln39_5             (sext             ) [ 0000000000000]
acc_2                   (add              ) [ 0010000000010]
tmp                     (partselect       ) [ 0000000000000]
icmp_ln44               (icmp             ) [ 0010000000010]
store_ln39              (store            ) [ 0000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
specpipeline_ln32       (specpipeline     ) [ 0000000000000]
tmp_1                   (bitselect        ) [ 0000000000000]
trunc_ln49              (trunc            ) [ 0000000000000]
acc_sat                 (select           ) [ 0000000000000]
empty_14                (or               ) [ 0000000000000]
acc_sat_1               (select           ) [ 0001000000001]
store_ln51              (store            ) [ 0000000000000]
br_ln31                 (br               ) [ 0000000000000]
ret_ln54                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_i_loop_j_loop_k_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten1316_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1316/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten18_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten18/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j19_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j19/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="k20_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k20/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="acc_121_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_121/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_124_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_124/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bias_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="image_in_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="13" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_in_load/4 image_in_load_2/5 image_in_load_1/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="weights_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load_1/4 weights_load_2/5 weights_load/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="weights_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr_2/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="image_in_addr_2_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="13" slack="0"/>
<pin id="190" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_2/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="image_out_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="weights_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="image_in_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="13" slack="0"/>
<pin id="213" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_in_addr_1/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="13" slack="6"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/11 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln2623_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="2"/>
<pin id="224" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln2623 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln2623_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln2623/1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="icmp_ln3122_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3122 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln3122_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln3122/1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="image_in_load image_in_load_1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="acc_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln15_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="21" slack="0"/>
<pin id="258" dir="0" index="1" bw="21" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="15" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i17_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i17_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="k20_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="0"/>
<pin id="291" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k20_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_124_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_124_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln24_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln24_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="i_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="k_mid2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="2" slack="0"/>
<pin id="325" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln36_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln26_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln24_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="1"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln24_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="1"/>
<pin id="348" dir="0" index="1" bw="7" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="indvar_flatten1316_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="15" slack="2"/>
<pin id="352" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1316_load/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="indvar_flatten18_load_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="2"/>
<pin id="355" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten18_load/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="j19_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="2"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j19_load/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln24_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="2"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="j_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="2"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln26_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="k_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="2"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln31_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln24_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln26_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln26_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln24_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="15" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln31_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="2" slack="2"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln26_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="2"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln26_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="2"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln24_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln31_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="3"/>
<pin id="449" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_shl_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="3"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sub_ln35_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln36_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln39_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="13" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln38_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln38_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln38_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln38_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="image_1d_idx_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="1"/>
<pin id="494" dir="0" index="1" bw="3" slack="0"/>
<pin id="495" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_2/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln39_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_4/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln51_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="13" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln36_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="2"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="image_1d_idx_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="13" slack="2"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="image_1d_idx_1/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln39_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln39_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln39_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="0"/>
<pin id="526" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_5/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln39_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln39_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="2"/>
<pin id="534" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln39_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="3"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln39_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mul_ln39_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_1/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln38_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln39_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="17" slack="0"/>
<pin id="555" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_4/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="acc_121_load_load_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="21" slack="9"/>
<pin id="558" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_121_load/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln24_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="9"/>
<pin id="561" dir="0" index="1" bw="21" slack="9"/>
<pin id="562" dir="0" index="2" bw="21" slack="0"/>
<pin id="563" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="acc_1_mid2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="9"/>
<pin id="568" dir="0" index="1" bw="21" slack="9"/>
<pin id="569" dir="0" index="2" bw="21" slack="0"/>
<pin id="570" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_1_mid2/10 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln39_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="0"/>
<pin id="574" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_5/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="acc_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="21" slack="0"/>
<pin id="577" dir="0" index="1" bw="18" slack="0"/>
<pin id="578" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/10 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="13" slack="0"/>
<pin id="583" dir="0" index="1" bw="21" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln44_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="13" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="store_ln39_store_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="21" slack="0"/>
<pin id="599" dir="0" index="1" bw="21" slack="9"/>
<pin id="600" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="21" slack="1"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln49_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="21" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="acc_sat_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat/11 "/>
</bind>
</comp>

<comp id="619" class="1004" name="empty_14_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_14/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="acc_sat_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="0" index="2" bw="8" slack="0"/>
<pin id="628" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat_1/11 "/>
</bind>
</comp>

<comp id="633" class="1007" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="0" index="2" bw="7" slack="0"/>
<pin id="637" dir="0" index="3" bw="7" slack="0"/>
<pin id="638" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln36/1 zext_ln36_2/1 mul_ln36/1 image_1d_idx/3 "/>
</bind>
</comp>

<comp id="644" class="1007" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="7" slack="0"/>
<pin id="646" dir="0" index="1" bw="7" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="648" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/2 add_ln51/4 "/>
</bind>
</comp>

<comp id="652" class="1007" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_2/6 sext_ln39_3/8 add_ln39/8 "/>
</bind>
</comp>

<comp id="661" class="1007" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="17" slack="0"/>
<pin id="665" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39/7 sext_ln38/9 add_ln39_1/9 "/>
</bind>
</comp>

<comp id="670" class="1005" name="indvar_flatten1316_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="15" slack="0"/>
<pin id="672" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1316 "/>
</bind>
</comp>

<comp id="677" class="1005" name="i17_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i17 "/>
</bind>
</comp>

<comp id="684" class="1005" name="indvar_flatten18_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten18 "/>
</bind>
</comp>

<comp id="691" class="1005" name="j19_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j19 "/>
</bind>
</comp>

<comp id="698" class="1005" name="k20_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k20 "/>
</bind>
</comp>

<comp id="705" class="1005" name="acc_121_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="21" slack="0"/>
<pin id="707" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="acc_121 "/>
</bind>
</comp>

<comp id="712" class="1005" name="i_124_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="0"/>
<pin id="714" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_124 "/>
</bind>
</comp>

<comp id="719" class="1005" name="acc_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="21" slack="9"/>
<pin id="721" dir="1" index="1" bw="21" slack="9"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="725" class="1005" name="and_ln24_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln24 "/>
</bind>
</comp>

<comp id="731" class="1005" name="i_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="1"/>
<pin id="733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="k_mid2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="2"/>
<pin id="740" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="zext_ln26_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="1"/>
<pin id="747" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln26_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="13" slack="1"/>
<pin id="752" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln31_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln26_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln24_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="770" class="1005" name="sub_ln35_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="1"/>
<pin id="772" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln35 "/>
</bind>
</comp>

<comp id="776" class="1005" name="image_1d_idx_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="13" slack="1"/>
<pin id="778" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_1d_idx "/>
</bind>
</comp>

<comp id="782" class="1005" name="image_in_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="13" slack="1"/>
<pin id="784" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="weights_addr_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="weights_load_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="3"/>
<pin id="794" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="weights_load_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="weights_addr_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="image_in_addr_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="1"/>
<pin id="804" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="image_out_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="13" slack="6"/>
<pin id="809" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="weights_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="1"/>
<pin id="814" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="817" class="1005" name="image_in_addr_1_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="13" slack="1"/>
<pin id="819" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="image_in_addr_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="sext_ln39_2_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="16" slack="1"/>
<pin id="824" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_2 "/>
</bind>
</comp>

<comp id="827" class="1005" name="zext_ln39_5_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="1"/>
<pin id="829" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_5 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sext_ln39_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="16" slack="1"/>
<pin id="834" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln39_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln39_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="sext_ln38_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="17" slack="1"/>
<pin id="844" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln38_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="sext_ln39_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="18" slack="1"/>
<pin id="849" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln39_4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="acc_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="21" slack="1"/>
<pin id="854" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln44_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="864" class="1005" name="acc_sat_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="1"/>
<pin id="866" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="acc_sat_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="84" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="84" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="84" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="84" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="231"><net_src comp="62" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="159" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="146" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="299"><net_src comp="225" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="236" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="225" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="292" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="286" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="301" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="225" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="289" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="364"><net_src comp="222" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="359" pin="3"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="350" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="74" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="353" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="222" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="350" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="384" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="436"><net_src comp="373" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="407" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="395" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="455"><net_src comp="82" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="447" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="467" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="475"><net_src comp="463" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="86" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="486"><net_src comp="88" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="500"><net_src comp="492" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="514"><net_src comp="92" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="523"><net_src comp="172" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="159" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="172" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="243" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="243" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="536" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="564"><net_src comp="222" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="559" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="566" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="96" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="98" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="595"><net_src comp="581" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="100" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="575" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="607"><net_src comp="112" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="617"><net_src comp="114" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="116" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="602" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="612" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="609" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="632"><net_src comp="624" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="639"><net_src comp="329" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="307" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="66" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="380" pin="1"/><net_sink comp="633" pin=3"/></net>

<net id="643"><net_src comp="633" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="649"><net_src comp="333" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="644" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="657"><net_src comp="524" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="520" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="549" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="652" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="666"><net_src comp="532" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="528" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="553" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="669"><net_src comp="661" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="673"><net_src comp="118" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="680"><net_src comp="122" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="687"><net_src comp="126" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="694"><net_src comp="130" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="701"><net_src comp="134" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="708"><net_src comp="138" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="715"><net_src comp="142" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="722"><net_src comp="247" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="728"><net_src comp="301" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="734"><net_src comp="307" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="741"><net_src comp="321" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="748"><net_src comp="333" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="753"><net_src comp="380" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="759"><net_src comp="389" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="764"><net_src comp="415" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="769"><net_src comp="421" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="457" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="779"><net_src comp="633" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="785"><net_src comp="152" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="790"><net_src comp="165" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="795"><net_src comp="172" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="800"><net_src comp="178" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="805"><net_src comp="186" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="810"><net_src comp="194" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="815"><net_src comp="201" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="820"><net_src comp="209" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="825"><net_src comp="520" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="830"><net_src comp="524" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="835"><net_src comp="528" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="840"><net_src comp="532" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="845"><net_src comp="549" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="850"><net_src comp="553" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="855"><net_src comp="575" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="861"><net_src comp="591" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="867"><net_src comp="624" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {11 12 }
 - Input state : 
	Port: axil_conv2D : image_in | {4 5 6 7 }
	Port: axil_conv2D : weights | {4 5 6 7 }
	Port: axil_conv2D : bias | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln15 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln2623 : 1
		icmp_ln3122 : 1
		i17_load : 1
		k20_load : 1
		i_124_load : 1
		xor_ln24 : 2
		and_ln24 : 2
		i_2 : 2
		empty : 2
		k_mid2 : 2
		zext_ln36_1 : 3
		add_ln36 : 4
		zext_ln36_2 : 5
		mul_ln36 : 6
	State 2
		mul_ln26 : 1
		store_ln24 : 1
	State 3
		select_ln24 : 1
		j_2 : 2
		j : 3
		zext_ln26_1 : 4
		image_1d_idx : 5
		icmp_ln31 : 1
		add_ln24 : 1
		br_ln31 : 2
		add_ln26_1 : 1
		select_ln26_1 : 2
		icmp_ln26 : 3
		icmp_ln24 : 1
		store_ln31 : 1
		store_ln26 : 4
		store_ln26 : 3
		store_ln24 : 2
		br_ln24 : 2
	State 4
		sub_ln35 : 1
		trunc_ln36 : 2
		zext_ln39 : 1
		image_in_addr : 2
		image_in_load : 3
		add_ln38 : 3
		zext_ln38 : 4
		weights_addr_1 : 5
		weights_load_1 : 6
		add_ln51 : 1
	State 5
		zext_ln38_1 : 1
		zext_ln39_4 : 1
		weights_addr_2 : 2
		weights_load_2 : 3
		image_in_addr_2 : 2
		image_in_load_2 : 3
		zext_ln51 : 1
		image_out_addr : 2
	State 6
		weights_addr : 1
		weights_load : 2
		zext_ln39_2 : 1
		image_in_addr_1 : 2
		image_in_load_1 : 3
		sext_ln39_2 : 1
		zext_ln39_5 : 1
		mul_ln39_2 : 2
	State 7
		sext_ln39 : 1
		mul_ln39 : 2
	State 8
		mul_ln39_1 : 1
		sext_ln38_1 : 2
		sext_ln39_3 : 1
		add_ln39 : 3
	State 9
		sext_ln38 : 1
		sext_ln39_4 : 1
		add_ln39_1 : 2
	State 10
		select_ln24_1 : 1
		acc_1_mid2 : 2
		sext_ln39_5 : 1
		acc_2 : 3
		tmp : 4
		icmp_ln44 : 5
		store_ln39 : 4
	State 11
		empty_14 : 1
		acc_sat_1 : 1
		store_ln51 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |        i_fu_336       |    0    |    0    |    14   |
|          |       j_2_fu_367      |    0    |    0    |    14   |
|          |        k_fu_384       |    0    |    0    |    10   |
|          |    add_ln24_fu_395    |    0    |    0    |    20   |
|    add   |   add_ln26_1_fu_401   |    0    |    0    |    14   |
|          |    add_ln38_fu_471    |    0    |    0    |    11   |
|          |   add_ln38_2_fu_482   |    0    |    0    |    13   |
|          | image_1d_idx_2_fu_492 |    0    |    0    |    14   |
|          | image_1d_idx_1_fu_510 |    0    |    0    |    14   |
|          |      acc_2_fu_575     |    0    |    0    |    28   |
|----------|-----------------------|---------|---------|---------|
|          |       i_2_fu_307      |    0    |    0    |    7    |
|          |     k_mid2_fu_321     |    0    |    0    |    2    |
|          |   select_ln24_fu_359  |    0    |    0    |    7    |
|          |        j_fu_373       |    0    |    0    |    7    |
|  select  |  select_ln26_1_fu_407 |    0    |    0    |    9    |
|          |  select_ln24_1_fu_559 |    0    |    0    |    21   |
|          |   acc_1_mid2_fu_566   |    0    |    0    |    21   |
|          |     acc_sat_fu_612    |    0    |    0    |    2    |
|          |    acc_sat_1_fu_624   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln31_fu_389   |    0    |    0    |    10   |
|   icmp   |    icmp_ln26_fu_415   |    0    |    0    |    14   |
|          |    icmp_ln24_fu_421   |    0    |    0    |    20   |
|          |    icmp_ln44_fu_591   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln39_1_fu_543   |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln35_fu_457    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    or    |      empty_fu_315     |    0    |    0    |    2    |
|          |    empty_14_fu_619    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_644      |    1    |    0    |    0    |
|  muladd  |       grp_fu_652      |    1    |    0    |    0    |
|          |       grp_fu_661      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln24_fu_295    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    and   |    and_ln24_fu_301    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
| addmuladd|       grp_fu_633      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   | bias_read_read_fu_146 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       acc_fu_247      |    0    |    0    |    0    |
|   trunc  |   trunc_ln36_fu_463   |    0    |    0    |    0    |
|          |   trunc_ln49_fu_609   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln36_1_fu_329  |    0    |    0    |    0    |
|          |    zext_ln26_fu_333   |    0    |    0    |    0    |
|          |   zext_ln26_1_fu_380  |    0    |    0    |    0    |
|          |    zext_ln31_fu_447   |    0    |    0    |    0    |
|          |    zext_ln39_fu_467   |    0    |    0    |    0    |
|          |    zext_ln38_fu_477   |    0    |    0    |    0    |
|   zext   |   zext_ln38_1_fu_487  |    0    |    0    |    0    |
|          |   zext_ln39_4_fu_497  |    0    |    0    |    0    |
|          |    zext_ln51_fu_502   |    0    |    0    |    0    |
|          |    zext_ln36_fu_506   |    0    |    0    |    0    |
|          |   zext_ln39_2_fu_515  |    0    |    0    |    0    |
|          |   zext_ln39_5_fu_524  |    0    |    0    |    0    |
|          |   zext_ln39_1_fu_532  |    0    |    0    |    0    |
|          |   zext_ln39_3_fu_539  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      p_shl_fu_450     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln39_2_fu_520  |    0    |    0    |    0    |
|          |    sext_ln39_fu_528   |    0    |    0    |    0    |
|   sext   |   sext_ln39_1_fu_536  |    0    |    0    |    0    |
|          |   sext_ln38_1_fu_549  |    0    |    0    |    0    |
|          |   sext_ln39_4_fu_553  |    0    |    0    |    0    |
|          |   sext_ln39_5_fu_572  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       tmp_fu_581      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_602     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |    0    |   356   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      acc_121_reg_705     |   21   |
|       acc_2_reg_852      |   21   |
|        acc_reg_719       |   21   |
|     acc_sat_1_reg_864    |    8   |
|     and_ln24_reg_725     |    1   |
|        i17_reg_677       |    7   |
|       i_124_reg_712      |    7   |
|        i_2_reg_731       |    7   |
|     icmp_ln24_reg_766    |    1   |
|    icmp_ln2623_reg_222   |    1   |
|     icmp_ln26_reg_761    |    1   |
|    icmp_ln3122_reg_233   |    1   |
|     icmp_ln31_reg_756    |    1   |
|     icmp_ln44_reg_858    |    1   |
|   image_1d_idx_reg_776   |   13   |
|  image_in_addr_1_reg_817 |   13   |
|  image_in_addr_2_reg_802 |   13   |
|   image_in_addr_reg_782  |   13   |
|  image_out_addr_reg_807  |   13   |
|indvar_flatten1316_reg_670|   15   |
| indvar_flatten18_reg_684 |    9   |
|        j19_reg_691       |    7   |
|        k20_reg_698       |    2   |
|      k_mid2_reg_738      |    2   |
|          reg_243         |    8   |
|    sext_ln38_1_reg_842   |   17   |
|    sext_ln39_2_reg_822   |   16   |
|    sext_ln39_4_reg_847   |   18   |
|     sext_ln39_reg_832    |   16   |
|     sub_ln35_reg_770     |    4   |
|  weights_addr_1_reg_787  |    4   |
|  weights_addr_2_reg_797  |    4   |
|   weights_addr_reg_812   |    4   |
|  weights_load_1_reg_792  |    8   |
|    zext_ln26_1_reg_750   |   13   |
|     zext_ln26_reg_745    |   13   |
|    zext_ln39_1_reg_837   |   16   |
|    zext_ln39_5_reg_827   |   16   |
+--------------------------+--------+
|           Total          |   356  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_159 |  p0  |   6  |  13  |   78   ||    0    ||    31   |
| grp_access_fu_172 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
| grp_access_fu_217 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_633    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_644    |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_644    |  p1  |   2  |   7  |   14   ||    0    ||    9    |
|     grp_fu_652    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_652    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_661    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_661    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   240  ||  17.073 ||    0    ||   144   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   356  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   144  |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   356  |   500  |
+-----------+--------+--------+--------+--------+
