
VRSTetrisGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062d4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  08006410  08006410  00016410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006a2c  08006a2c  00016a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006a34  08006a34  00016a34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006a38  08006a38  00016a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000004  20000000  08006a3c  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000030  20000008  08006a40  00020008  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  08006a40  00020038  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000841a  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000015b0  00000000  00000000  00028447  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a50  00000000  00000000  000299f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000968  00000000  00000000  0002a448  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000043d8  00000000  00000000  0002adb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fa5  00000000  00000000  0002f188  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003212d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002c64  00000000  00000000  000321ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00034e10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000008 	.word	0x20000008
 8000158:	00000000 	.word	0x00000000
 800015c:	080063f8 	.word	0x080063f8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000000c 	.word	0x2000000c
 8000178:	080063f8 	.word	0x080063f8

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b982 	b.w	80004a8 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001c0:	468c      	mov	ip, r1
 80001c2:	460c      	mov	r4, r1
 80001c4:	4605      	mov	r5, r0
 80001c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14f      	bne.n	800026c <__udivmoddi4+0xb0>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4617      	mov	r7, r2
 80001d0:	d96b      	bls.n	80002aa <__udivmoddi4+0xee>
 80001d2:	fab2 fe82 	clz	lr, r2
 80001d6:	f1be 0f00 	cmp.w	lr, #0
 80001da:	d00b      	beq.n	80001f4 <__udivmoddi4+0x38>
 80001dc:	f1ce 0520 	rsb	r5, lr, #32
 80001e0:	fa20 f505 	lsr.w	r5, r0, r5
 80001e4:	fa01 f30e 	lsl.w	r3, r1, lr
 80001e8:	ea45 0c03 	orr.w	ip, r5, r3
 80001ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80001f0:	fa00 f50e 	lsl.w	r5, r0, lr
 80001f4:	0c39      	lsrs	r1, r7, #16
 80001f6:	fbbc f0f1 	udiv	r0, ip, r1
 80001fa:	b2ba      	uxth	r2, r7
 80001fc:	fb01 c310 	mls	r3, r1, r0, ip
 8000200:	fb00 f802 	mul.w	r8, r0, r2
 8000204:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000208:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 800020c:	45a0      	cmp	r8, r4
 800020e:	d909      	bls.n	8000224 <__udivmoddi4+0x68>
 8000210:	19e4      	adds	r4, r4, r7
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8128 	bcs.w	800046a <__udivmoddi4+0x2ae>
 800021a:	45a0      	cmp	r8, r4
 800021c:	f240 8125 	bls.w	800046a <__udivmoddi4+0x2ae>
 8000220:	3802      	subs	r0, #2
 8000222:	443c      	add	r4, r7
 8000224:	ebc8 0404 	rsb	r4, r8, r4
 8000228:	fbb4 f3f1 	udiv	r3, r4, r1
 800022c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000230:	fb03 f202 	mul.w	r2, r3, r2
 8000234:	b2ac      	uxth	r4, r5
 8000236:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 800023a:	428a      	cmp	r2, r1
 800023c:	d909      	bls.n	8000252 <__udivmoddi4+0x96>
 800023e:	19c9      	adds	r1, r1, r7
 8000240:	f103 34ff 	add.w	r4, r3, #4294967295
 8000244:	f080 810f 	bcs.w	8000466 <__udivmoddi4+0x2aa>
 8000248:	428a      	cmp	r2, r1
 800024a:	f240 810c 	bls.w	8000466 <__udivmoddi4+0x2aa>
 800024e:	3b02      	subs	r3, #2
 8000250:	4439      	add	r1, r7
 8000252:	1a8a      	subs	r2, r1, r2
 8000254:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	2e00      	cmp	r6, #0
 800025c:	d063      	beq.n	8000326 <__udivmoddi4+0x16a>
 800025e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000262:	2300      	movs	r3, #0
 8000264:	e886 000c 	stmia.w	r6, {r2, r3}
 8000268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800026c:	428b      	cmp	r3, r1
 800026e:	d907      	bls.n	8000280 <__udivmoddi4+0xc4>
 8000270:	2e00      	cmp	r6, #0
 8000272:	d056      	beq.n	8000322 <__udivmoddi4+0x166>
 8000274:	2100      	movs	r1, #0
 8000276:	e886 0011 	stmia.w	r6, {r0, r4}
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	f040 8093 	bne.w	80003b0 <__udivmoddi4+0x1f4>
 800028a:	42a3      	cmp	r3, r4
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd8>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80fe 	bhi.w	8000490 <__udivmoddi4+0x2d4>
 8000294:	1a85      	subs	r5, r0, r2
 8000296:	eb64 0303 	sbc.w	r3, r4, r3
 800029a:	469c      	mov	ip, r3
 800029c:	2001      	movs	r0, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d041      	beq.n	8000326 <__udivmoddi4+0x16a>
 80002a2:	e886 1020 	stmia.w	r6, {r5, ip}
 80002a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002aa:	b912      	cbnz	r2, 80002b2 <__udivmoddi4+0xf6>
 80002ac:	2701      	movs	r7, #1
 80002ae:	fbb7 f7f2 	udiv	r7, r7, r2
 80002b2:	fab7 fe87 	clz	lr, r7
 80002b6:	f1be 0f00 	cmp.w	lr, #0
 80002ba:	d136      	bne.n	800032a <__udivmoddi4+0x16e>
 80002bc:	1be4      	subs	r4, r4, r7
 80002be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c2:	fa1f f987 	uxth.w	r9, r7
 80002c6:	2101      	movs	r1, #1
 80002c8:	fbb4 f3f8 	udiv	r3, r4, r8
 80002cc:	fb08 4413 	mls	r4, r8, r3, r4
 80002d0:	fb09 f203 	mul.w	r2, r9, r3
 80002d4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80002d8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 80002dc:	42a2      	cmp	r2, r4
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x134>
 80002e0:	19e4      	adds	r4, r4, r7
 80002e2:	f103 30ff 	add.w	r0, r3, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x132>
 80002e8:	42a2      	cmp	r2, r4
 80002ea:	f200 80d3 	bhi.w	8000494 <__udivmoddi4+0x2d8>
 80002ee:	4603      	mov	r3, r0
 80002f0:	1aa4      	subs	r4, r4, r2
 80002f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80002f6:	fb08 4810 	mls	r8, r8, r0, r4
 80002fa:	fb09 f900 	mul.w	r9, r9, r0
 80002fe:	b2ac      	uxth	r4, r5
 8000300:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000304:	4591      	cmp	r9, r2
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0x15c>
 8000308:	19d2      	adds	r2, r2, r7
 800030a:	f100 34ff 	add.w	r4, r0, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x15a>
 8000310:	4591      	cmp	r9, r2
 8000312:	f200 80ba 	bhi.w	800048a <__udivmoddi4+0x2ce>
 8000316:	4620      	mov	r0, r4
 8000318:	ebc9 0202 	rsb	r2, r9, r2
 800031c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000320:	e79b      	b.n	800025a <__udivmoddi4+0x9e>
 8000322:	4631      	mov	r1, r6
 8000324:	4630      	mov	r0, r6
 8000326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800032a:	fa07 f70e 	lsl.w	r7, r7, lr
 800032e:	f1ce 0c20 	rsb	ip, lr, #32
 8000332:	fa24 f30c 	lsr.w	r3, r4, ip
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	fbb3 faf8 	udiv	sl, r3, r8
 800033e:	fa1f f987 	uxth.w	r9, r7
 8000342:	fb08 351a 	mls	r5, r8, sl, r3
 8000346:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034a:	fa04 f40e 	lsl.w	r4, r4, lr
 800034e:	fb0a fb09 	mul.w	fp, sl, r9
 8000352:	ea4c 0c04 	orr.w	ip, ip, r4
 8000356:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800035a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 800035e:	459b      	cmp	fp, r3
 8000360:	fa00 f50e 	lsl.w	r5, r0, lr
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x1c0>
 8000366:	19db      	adds	r3, r3, r7
 8000368:	f10a 32ff 	add.w	r2, sl, #4294967295
 800036c:	f080 808b 	bcs.w	8000486 <__udivmoddi4+0x2ca>
 8000370:	459b      	cmp	fp, r3
 8000372:	f240 8088 	bls.w	8000486 <__udivmoddi4+0x2ca>
 8000376:	f1aa 0a02 	sub.w	sl, sl, #2
 800037a:	443b      	add	r3, r7
 800037c:	ebcb 0303 	rsb	r3, fp, r3
 8000380:	fbb3 f0f8 	udiv	r0, r3, r8
 8000384:	fb08 3310 	mls	r3, r8, r0, r3
 8000388:	fb00 f409 	mul.w	r4, r0, r9
 800038c:	fa1f fc8c 	uxth.w	ip, ip
 8000390:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000394:	429c      	cmp	r4, r3
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0x1ec>
 8000398:	19db      	adds	r3, r3, r7
 800039a:	f100 32ff 	add.w	r2, r0, #4294967295
 800039e:	d26e      	bcs.n	800047e <__udivmoddi4+0x2c2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d96c      	bls.n	800047e <__udivmoddi4+0x2c2>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443b      	add	r3, r7
 80003a8:	1b1c      	subs	r4, r3, r4
 80003aa:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 80003ae:	e78b      	b.n	80002c8 <__udivmoddi4+0x10c>
 80003b0:	f1c1 0e20 	rsb	lr, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc0e 	lsr.w	ip, r2, lr
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa24 f70e 	lsr.w	r7, r4, lr
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fbb7 faf9 	udiv	sl, r7, r9
 80003ca:	fa1f f38c 	uxth.w	r3, ip
 80003ce:	fb09 771a 	mls	r7, r9, sl, r7
 80003d2:	fa20 f80e 	lsr.w	r8, r0, lr
 80003d6:	408c      	lsls	r4, r1
 80003d8:	fb0a f503 	mul.w	r5, sl, r3
 80003dc:	ea48 0404 	orr.w	r4, r8, r4
 80003e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80003e4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80003e8:	42bd      	cmp	r5, r7
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	fa00 fb01 	lsl.w	fp, r0, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x24c>
 80003f4:	eb17 070c 	adds.w	r7, r7, ip
 80003f8:	f10a 30ff 	add.w	r0, sl, #4294967295
 80003fc:	d241      	bcs.n	8000482 <__udivmoddi4+0x2c6>
 80003fe:	42bd      	cmp	r5, r7
 8000400:	d93f      	bls.n	8000482 <__udivmoddi4+0x2c6>
 8000402:	f1aa 0a02 	sub.w	sl, sl, #2
 8000406:	4467      	add	r7, ip
 8000408:	1b7f      	subs	r7, r7, r5
 800040a:	fbb7 f5f9 	udiv	r5, r7, r9
 800040e:	fb09 7715 	mls	r7, r9, r5, r7
 8000412:	fb05 f303 	mul.w	r3, r5, r3
 8000416:	b2a4      	uxth	r4, r4
 8000418:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800041c:	42bb      	cmp	r3, r7
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x276>
 8000420:	eb17 070c 	adds.w	r7, r7, ip
 8000424:	f105 30ff 	add.w	r0, r5, #4294967295
 8000428:	d227      	bcs.n	800047a <__udivmoddi4+0x2be>
 800042a:	42bb      	cmp	r3, r7
 800042c:	d925      	bls.n	800047a <__udivmoddi4+0x2be>
 800042e:	3d02      	subs	r5, #2
 8000430:	4467      	add	r7, ip
 8000432:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000436:	fba0 8902 	umull	r8, r9, r0, r2
 800043a:	1aff      	subs	r7, r7, r3
 800043c:	454f      	cmp	r7, r9
 800043e:	4645      	mov	r5, r8
 8000440:	464c      	mov	r4, r9
 8000442:	d314      	bcc.n	800046e <__udivmoddi4+0x2b2>
 8000444:	d029      	beq.n	800049a <__udivmoddi4+0x2de>
 8000446:	b366      	cbz	r6, 80004a2 <__udivmoddi4+0x2e6>
 8000448:	ebbb 0305 	subs.w	r3, fp, r5
 800044c:	eb67 0704 	sbc.w	r7, r7, r4
 8000450:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000454:	40cb      	lsrs	r3, r1
 8000456:	40cf      	lsrs	r7, r1
 8000458:	ea4e 0303 	orr.w	r3, lr, r3
 800045c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000460:	2100      	movs	r1, #0
 8000462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000466:	4623      	mov	r3, r4
 8000468:	e6f3      	b.n	8000252 <__udivmoddi4+0x96>
 800046a:	4618      	mov	r0, r3
 800046c:	e6da      	b.n	8000224 <__udivmoddi4+0x68>
 800046e:	ebb8 0502 	subs.w	r5, r8, r2
 8000472:	eb69 040c 	sbc.w	r4, r9, ip
 8000476:	3801      	subs	r0, #1
 8000478:	e7e5      	b.n	8000446 <__udivmoddi4+0x28a>
 800047a:	4605      	mov	r5, r0
 800047c:	e7d9      	b.n	8000432 <__udivmoddi4+0x276>
 800047e:	4610      	mov	r0, r2
 8000480:	e792      	b.n	80003a8 <__udivmoddi4+0x1ec>
 8000482:	4682      	mov	sl, r0
 8000484:	e7c0      	b.n	8000408 <__udivmoddi4+0x24c>
 8000486:	4692      	mov	sl, r2
 8000488:	e778      	b.n	800037c <__udivmoddi4+0x1c0>
 800048a:	3802      	subs	r0, #2
 800048c:	443a      	add	r2, r7
 800048e:	e743      	b.n	8000318 <__udivmoddi4+0x15c>
 8000490:	4608      	mov	r0, r1
 8000492:	e704      	b.n	800029e <__udivmoddi4+0xe2>
 8000494:	3b02      	subs	r3, #2
 8000496:	443c      	add	r4, r7
 8000498:	e72a      	b.n	80002f0 <__udivmoddi4+0x134>
 800049a:	45c3      	cmp	fp, r8
 800049c:	d3e7      	bcc.n	800046e <__udivmoddi4+0x2b2>
 800049e:	463c      	mov	r4, r7
 80004a0:	e7d1      	b.n	8000446 <__udivmoddi4+0x28a>
 80004a2:	4631      	mov	r1, r6
 80004a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080004a8 <__aeabi_idiv0>:
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop

080004ac <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004b4:	4a05      	ldr	r2, [pc, #20]	; (80004cc <NVIC_PriorityGroupConfig+0x20>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c0:	60d3      	str	r3, [r2, #12]
}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bc80      	pop	{r7}
 80004ca:	4770      	bx	lr
 80004cc:	e000ed00 	.word	0xe000ed00

080004d0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80004d8:	2300      	movs	r3, #0
 80004da:	73fb      	strb	r3, [r7, #15]
 80004dc:	2300      	movs	r3, #0
 80004de:	73bb      	strb	r3, [r7, #14]
 80004e0:	230f      	movs	r3, #15
 80004e2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	78db      	ldrb	r3, [r3, #3]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d038      	beq.n	800055e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80004ec:	4b26      	ldr	r3, [pc, #152]	; (8000588 <NVIC_Init+0xb8>)
 80004ee:	68db      	ldr	r3, [r3, #12]
 80004f0:	43db      	mvns	r3, r3
 80004f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80004f6:	0a1b      	lsrs	r3, r3, #8
 80004f8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80004fa:	7bfb      	ldrb	r3, [r7, #15]
 80004fc:	f1c3 0304 	rsb	r3, r3, #4
 8000500:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000502:	7b7a      	ldrb	r2, [r7, #13]
 8000504:	7bfb      	ldrb	r3, [r7, #15]
 8000506:	fa42 f303 	asr.w	r3, r2, r3
 800050a:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	785b      	ldrb	r3, [r3, #1]
 8000510:	461a      	mov	r2, r3
 8000512:	7bbb      	ldrb	r3, [r7, #14]
 8000514:	fa02 f303 	lsl.w	r3, r2, r3
 8000518:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	789a      	ldrb	r2, [r3, #2]
 800051e:	7b7b      	ldrb	r3, [r7, #13]
 8000520:	4013      	ands	r3, r2
 8000522:	b2da      	uxtb	r2, r3
 8000524:	7bfb      	ldrb	r3, [r7, #15]
 8000526:	4313      	orrs	r3, r2
 8000528:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 800052a:	7bfb      	ldrb	r3, [r7, #15]
 800052c:	011b      	lsls	r3, r3, #4
 800052e:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000530:	4a16      	ldr	r2, [pc, #88]	; (800058c <NVIC_Init+0xbc>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	4413      	add	r3, r2
 8000538:	7bfa      	ldrb	r2, [r7, #15]
 800053a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800053e:	4a13      	ldr	r2, [pc, #76]	; (800058c <NVIC_Init+0xbc>)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	781b      	ldrb	r3, [r3, #0]
 8000544:	095b      	lsrs	r3, r3, #5
 8000546:	b2db      	uxtb	r3, r3
 8000548:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	781b      	ldrb	r3, [r3, #0]
 800054e:	f003 031f 	and.w	r3, r3, #31
 8000552:	2101      	movs	r1, #1
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000558:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800055c:	e00f      	b.n	800057e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800055e:	490b      	ldr	r1, [pc, #44]	; (800058c <NVIC_Init+0xbc>)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	095b      	lsrs	r3, r3, #5
 8000566:	b2db      	uxtb	r3, r3
 8000568:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	f003 031f 	and.w	r3, r3, #31
 8000572:	2201      	movs	r2, #1
 8000574:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000576:	f100 0320 	add.w	r3, r0, #32
 800057a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800057e:	bf00      	nop
 8000580:	3714      	adds	r7, #20
 8000582:	46bd      	mov	sp, r7
 8000584:	bc80      	pop	{r7}
 8000586:	4770      	bx	lr
 8000588:	e000ed00 	.word	0xe000ed00
 800058c:	e000e100 	.word	0xe000e100

08000590 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000590:	b480      	push	{r7}
 8000592:	b085      	sub	sp, #20
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80005b2:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	791b      	ldrb	r3, [r3, #4]
 80005b8:	021a      	lsls	r2, r3, #8
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	4313      	orrs	r3, r2
 80005c0:	68fa      	ldr	r2, [r7, #12]
 80005c2:	4313      	orrs	r3, r2
 80005c4:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	68fa      	ldr	r2, [r7, #12]
 80005ca:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005d2:	68fa      	ldr	r2, [r7, #12]
 80005d4:	4b17      	ldr	r3, [pc, #92]	; (8000634 <ADC_Init+0xa4>)
 80005d6:	4013      	ands	r3, r2
 80005d8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	691a      	ldr	r2, [r3, #16]
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005e8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	795b      	ldrb	r3, [r3, #5]
 80005ee:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80005f0:	4313      	orrs	r3, r2
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	4313      	orrs	r3, r2
 80005f6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68fa      	ldr	r2, [r7, #12]
 80005fc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 800060a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	7d1b      	ldrb	r3, [r3, #20]
 8000610:	3b01      	subs	r3, #1
 8000612:	b2da      	uxtb	r2, r3
 8000614:	7afb      	ldrb	r3, [r7, #11]
 8000616:	4313      	orrs	r3, r2
 8000618:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	051b      	lsls	r3, r3, #20
 800061e:	68fa      	ldr	r2, [r7, #12]
 8000620:	4313      	orrs	r3, r2
 8000622:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	68fa      	ldr	r2, [r7, #12]
 8000628:	631a      	str	r2, [r3, #48]	; 0x30
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	bc80      	pop	{r7}
 8000632:	4770      	bx	lr
 8000634:	c0fff7fd 	.word	0xc0fff7fd

08000638 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	2200      	movs	r2, #0
 800064a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	2200      	movs	r2, #0
 8000650:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	2200      	movs	r2, #0
 8000656:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800065e:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2200      	movs	r2, #0
 8000664:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2201      	movs	r2, #1
 800066a:	751a      	strb	r2, [r3, #20]
}
 800066c:	bf00      	nop
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	bc80      	pop	{r7}
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
 8000680:	460b      	mov	r3, r1
 8000682:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000684:	78fb      	ldrb	r3, [r7, #3]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d006      	beq.n	8000698 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	689b      	ldr	r3, [r3, #8]
 800068e:	f043 0201 	orr.w	r2, r3, #1
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000696:	e005      	b.n	80006a4 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	689b      	ldr	r3, [r3, #8]
 800069c:	f023 0201 	bic.w	r2, r3, #1
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	609a      	str	r2, [r3, #8]
  }
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80006b0:	b480      	push	{r7}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
 80006b8:	4608      	mov	r0, r1
 80006ba:	4611      	mov	r1, r2
 80006bc:	461a      	mov	r2, r3
 80006be:	4603      	mov	r3, r0
 80006c0:	70fb      	strb	r3, [r7, #3]
 80006c2:	460b      	mov	r3, r1
 80006c4:	70bb      	strb	r3, [r7, #2]
 80006c6:	4613      	mov	r3, r2
 80006c8:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
 80006ce:	2300      	movs	r3, #0
 80006d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80006d2:	78fb      	ldrb	r3, [r7, #3]
 80006d4:	2b1d      	cmp	r3, #29
 80006d6:	d923      	bls.n	8000720 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80006dc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80006de:	78fb      	ldrb	r3, [r7, #3]
 80006e0:	f1a3 021e 	sub.w	r2, r3, #30
 80006e4:	4613      	mov	r3, r2
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	4413      	add	r3, r2
 80006ea:	2207      	movs	r2, #7
 80006ec:	fa02 f303 	lsl.w	r3, r2, r3
 80006f0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006f2:	68bb      	ldr	r3, [r7, #8]
 80006f4:	43db      	mvns	r3, r3
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	4013      	ands	r3, r2
 80006fa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80006fc:	7879      	ldrb	r1, [r7, #1]
 80006fe:	78fb      	ldrb	r3, [r7, #3]
 8000700:	f1a3 021e 	sub.w	r2, r3, #30
 8000704:	4613      	mov	r3, r2
 8000706:	005b      	lsls	r3, r3, #1
 8000708:	4413      	add	r3, r2
 800070a:	fa01 f303 	lsl.w	r3, r1, r3
 800070e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000710:	68fa      	ldr	r2, [r7, #12]
 8000712:	68bb      	ldr	r3, [r7, #8]
 8000714:	4313      	orrs	r3, r2
 8000716:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	68fa      	ldr	r2, [r7, #12]
 800071c:	65da      	str	r2, [r3, #92]	; 0x5c
 800071e:	e06c      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000720:	78fb      	ldrb	r3, [r7, #3]
 8000722:	2b13      	cmp	r3, #19
 8000724:	d923      	bls.n	800076e <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	f1a3 0214 	sub.w	r2, r3, #20
 8000732:	4613      	mov	r3, r2
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	4413      	add	r3, r2
 8000738:	2207      	movs	r2, #7
 800073a:	fa02 f303 	lsl.w	r3, r2, r3
 800073e:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000740:	68bb      	ldr	r3, [r7, #8]
 8000742:	43db      	mvns	r3, r3
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	4013      	ands	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 800074a:	7879      	ldrb	r1, [r7, #1]
 800074c:	78fb      	ldrb	r3, [r7, #3]
 800074e:	f1a3 0214 	sub.w	r2, r3, #20
 8000752:	4613      	mov	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	4413      	add	r3, r2
 8000758:	fa01 f303 	lsl.w	r3, r1, r3
 800075c:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800075e:	68fa      	ldr	r2, [r7, #12]
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	4313      	orrs	r3, r2
 8000764:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	68fa      	ldr	r2, [r7, #12]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	e045      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 800076e:	78fb      	ldrb	r3, [r7, #3]
 8000770:	2b09      	cmp	r3, #9
 8000772:	d923      	bls.n	80007bc <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	691b      	ldr	r3, [r3, #16]
 8000778:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800077a:	78fb      	ldrb	r3, [r7, #3]
 800077c:	f1a3 020a 	sub.w	r2, r3, #10
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	2207      	movs	r2, #7
 8000788:	fa02 f303 	lsl.w	r3, r2, r3
 800078c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	43db      	mvns	r3, r3
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	4013      	ands	r3, r2
 8000796:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000798:	7879      	ldrb	r1, [r7, #1]
 800079a:	78fb      	ldrb	r3, [r7, #3]
 800079c:	f1a3 020a 	sub.w	r2, r3, #10
 80007a0:	4613      	mov	r3, r2
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	4413      	add	r3, r2
 80007a6:	fa01 f303 	lsl.w	r3, r1, r3
 80007aa:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ac:	68fa      	ldr	r2, [r7, #12]
 80007ae:	68bb      	ldr	r3, [r7, #8]
 80007b0:	4313      	orrs	r3, r2
 80007b2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68fa      	ldr	r2, [r7, #12]
 80007b8:	611a      	str	r2, [r3, #16]
 80007ba:	e01e      	b.n	80007fa <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	695b      	ldr	r3, [r3, #20]
 80007c0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 80007c2:	78fa      	ldrb	r2, [r7, #3]
 80007c4:	4613      	mov	r3, r2
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	4413      	add	r3, r2
 80007ca:	2207      	movs	r2, #7
 80007cc:	fa02 f303 	lsl.w	r3, r2, r3
 80007d0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80007d2:	68bb      	ldr	r3, [r7, #8]
 80007d4:	43db      	mvns	r3, r3
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4013      	ands	r3, r2
 80007da:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80007dc:	7879      	ldrb	r1, [r7, #1]
 80007de:	78fa      	ldrb	r2, [r7, #3]
 80007e0:	4613      	mov	r3, r2
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	4413      	add	r3, r2
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	68bb      	ldr	r3, [r7, #8]
 80007f0:	4313      	orrs	r3, r2
 80007f2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80007fa:	78bb      	ldrb	r3, [r7, #2]
 80007fc:	2b06      	cmp	r3, #6
 80007fe:	d821      	bhi.n	8000844 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000804:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000806:	78bb      	ldrb	r3, [r7, #2]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	4613      	mov	r3, r2
 800080c:	009b      	lsls	r3, r3, #2
 800080e:	4413      	add	r3, r2
 8000810:	221f      	movs	r2, #31
 8000812:	fa02 f303 	lsl.w	r3, r2, r3
 8000816:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	43db      	mvns	r3, r3
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	4013      	ands	r3, r2
 8000820:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000822:	78f9      	ldrb	r1, [r7, #3]
 8000824:	78bb      	ldrb	r3, [r7, #2]
 8000826:	1e5a      	subs	r2, r3, #1
 8000828:	4613      	mov	r3, r2
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	4413      	add	r3, r2
 800082e:	fa01 f303 	lsl.w	r3, r1, r3
 8000832:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000834:	68fa      	ldr	r2, [r7, #12]
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4313      	orrs	r3, r2
 800083a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	68fa      	ldr	r2, [r7, #12]
 8000840:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000842:	e095      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000844:	78bb      	ldrb	r3, [r7, #2]
 8000846:	2b0c      	cmp	r3, #12
 8000848:	d821      	bhi.n	800088e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800084e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000850:	78bb      	ldrb	r3, [r7, #2]
 8000852:	1fda      	subs	r2, r3, #7
 8000854:	4613      	mov	r3, r2
 8000856:	009b      	lsls	r3, r3, #2
 8000858:	4413      	add	r3, r2
 800085a:	221f      	movs	r2, #31
 800085c:	fa02 f303 	lsl.w	r3, r2, r3
 8000860:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000862:	68bb      	ldr	r3, [r7, #8]
 8000864:	43db      	mvns	r3, r3
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	4013      	ands	r3, r2
 800086a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800086c:	78f9      	ldrb	r1, [r7, #3]
 800086e:	78bb      	ldrb	r3, [r7, #2]
 8000870:	1fda      	subs	r2, r3, #7
 8000872:	4613      	mov	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4413      	add	r3, r2
 8000878:	fa01 f303 	lsl.w	r3, r1, r3
 800087c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
 8000884:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800088c:	e070      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800088e:	78bb      	ldrb	r3, [r7, #2]
 8000890:	2b12      	cmp	r3, #18
 8000892:	d823      	bhi.n	80008dc <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000898:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 800089a:	78bb      	ldrb	r3, [r7, #2]
 800089c:	f1a3 020d 	sub.w	r2, r3, #13
 80008a0:	4613      	mov	r3, r2
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	4413      	add	r3, r2
 80008a6:	221f      	movs	r2, #31
 80008a8:	fa02 f303 	lsl.w	r3, r2, r3
 80008ac:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	43db      	mvns	r3, r3
 80008b2:	68fa      	ldr	r2, [r7, #12]
 80008b4:	4013      	ands	r3, r2
 80008b6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80008b8:	78f9      	ldrb	r1, [r7, #3]
 80008ba:	78bb      	ldrb	r3, [r7, #2]
 80008bc:	f1a3 020d 	sub.w	r2, r3, #13
 80008c0:	4613      	mov	r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	4413      	add	r3, r2
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	68bb      	ldr	r3, [r7, #8]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80008da:	e049      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 80008dc:	78bb      	ldrb	r3, [r7, #2]
 80008de:	2b18      	cmp	r3, #24
 80008e0:	d823      	bhi.n	800092a <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80008e6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80008e8:	78bb      	ldrb	r3, [r7, #2]
 80008ea:	f1a3 0213 	sub.w	r2, r3, #19
 80008ee:	4613      	mov	r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4413      	add	r3, r2
 80008f4:	221f      	movs	r2, #31
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	43db      	mvns	r3, r3
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	4013      	ands	r3, r2
 8000904:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000906:	78f9      	ldrb	r1, [r7, #3]
 8000908:	78bb      	ldrb	r3, [r7, #2]
 800090a:	f1a3 0213 	sub.w	r2, r3, #19
 800090e:	4613      	mov	r3, r2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	4413      	add	r3, r2
 8000914:	fa01 f303 	lsl.w	r3, r1, r3
 8000918:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800091a:	68fa      	ldr	r2, [r7, #12]
 800091c:	68bb      	ldr	r3, [r7, #8]
 800091e:	4313      	orrs	r3, r2
 8000920:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	68fa      	ldr	r2, [r7, #12]
 8000926:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000928:	e022      	b.n	8000970 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000930:	78bb      	ldrb	r3, [r7, #2]
 8000932:	f1a3 0219 	sub.w	r2, r3, #25
 8000936:	4613      	mov	r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	4413      	add	r3, r2
 800093c:	221f      	movs	r2, #31
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	43db      	mvns	r3, r3
 8000948:	68fa      	ldr	r2, [r7, #12]
 800094a:	4013      	ands	r3, r2
 800094c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 800094e:	78f9      	ldrb	r1, [r7, #3]
 8000950:	78bb      	ldrb	r3, [r7, #2]
 8000952:	f1a3 0219 	sub.w	r2, r3, #25
 8000956:	4613      	mov	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	fa01 f303 	lsl.w	r3, r1, r3
 8000960:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000962:	68fa      	ldr	r2, [r7, #12]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	4313      	orrs	r3, r2
 8000968:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000970:	bf00      	nop
 8000972:	3714      	adds	r7, #20
 8000974:	46bd      	mov	sp, r7
 8000976:	bc80      	pop	{r7}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	609a      	str	r2, [r3, #8]
}
 8000990:	bf00      	nop
 8000992:	370c      	adds	r7, #12
 8000994:	46bd      	mov	sp, r7
 8000996:	bc80      	pop	{r7}
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	807b      	strh	r3, [r7, #2]
 80009a8:	4613      	mov	r3, r2
 80009aa:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80009ac:	2300      	movs	r3, #0
 80009ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80009b0:	887b      	ldrh	r3, [r7, #2]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80009b6:	2201      	movs	r2, #1
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80009c0:	787b      	ldrb	r3, [r7, #1]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d006      	beq.n	80009d4 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	685a      	ldr	r2, [r3, #4]
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	431a      	orrs	r2, r3
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 80009d2:	e006      	b.n	80009e2 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685a      	ldr	r2, [r3, #4]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	43db      	mvns	r3, r3
 80009dc:	401a      	ands	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	605a      	str	r2, [r3, #4]
  }
}
 80009e2:	bf00      	nop
 80009e4:	3714      	adds	r7, #20
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bc80      	pop	{r7}
 80009ea:	4770      	bx	lr

080009ec <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80009f8:	2300      	movs	r3, #0
 80009fa:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681a      	ldr	r2, [r3, #0]
 8000a00:	887b      	ldrh	r3, [r7, #2]
 8000a02:	4013      	ands	r3, r2
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d002      	beq.n	8000a0e <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	73fb      	strb	r3, [r7, #15]
 8000a0c:	e001      	b.n	8000a12 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop

08000a20 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b087      	sub	sp, #28
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	e07e      	b.n	8000b3a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000a50:	68fa      	ldr	r2, [r7, #12]
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d16d      	bne.n	8000b34 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	2103      	movs	r1, #3
 8000a62:	fa01 f303 	lsl.w	r3, r1, r3
 8000a66:	43db      	mvns	r3, r3
 8000a68:	401a      	ands	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	791b      	ldrb	r3, [r3, #4]
 8000a76:	4619      	mov	r1, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	431a      	orrs	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	791b      	ldrb	r3, [r3, #4]
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d003      	beq.n	8000a96 <GPIO_Init+0x76>
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	791b      	ldrb	r3, [r3, #4]
 8000a92:	2b02      	cmp	r3, #2
 8000a94:	d136      	bne.n	8000b04 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	689a      	ldr	r2, [r3, #8]
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	2103      	movs	r1, #3
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	43db      	mvns	r3, r3
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	689a      	ldr	r2, [r3, #8]
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	795b      	ldrb	r3, [r3, #5]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	fa01 f303 	lsl.w	r3, r1, r3
 8000abe:	431a      	orrs	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	889b      	ldrh	r3, [r3, #4]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	2101      	movs	r1, #1
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	43db      	mvns	r3, r3
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	4013      	ands	r3, r2
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	889b      	ldrh	r3, [r3, #4]
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	b21a      	sxth	r2, r3
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	799b      	ldrb	r3, [r3, #6]
 8000aee:	4619      	mov	r1, r3
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	fa01 f303 	lsl.w	r3, r1, r3
 8000af8:	b21b      	sxth	r3, r3
 8000afa:	4313      	orrs	r3, r2
 8000afc:	b21b      	sxth	r3, r3
 8000afe:	b29a      	uxth	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	005b      	lsls	r3, r3, #1
 8000b0e:	2103      	movs	r1, #3
 8000b10:	fa01 f303 	lsl.w	r3, r1, r3
 8000b14:	43db      	mvns	r3, r3
 8000b16:	401a      	ands	r2, r3
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	79db      	ldrb	r3, [r3, #7]
 8000b24:	4619      	mov	r1, r3
 8000b26:	697b      	ldr	r3, [r7, #20]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2e:	431a      	orrs	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	f67f af7d 	bls.w	8000a3c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000b42:	bf00      	nop
 8000b44:	371c      	adds	r7, #28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
 8000b54:	460b      	mov	r3, r1
 8000b56:	807b      	strh	r3, [r7, #2]
 8000b58:	4613      	mov	r3, r2
 8000b5a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b64:	787a      	ldrb	r2, [r7, #1]
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	f003 0307 	and.w	r3, r3, #7
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000b74:	887b      	ldrh	r3, [r7, #2]
 8000b76:	08db      	lsrs	r3, r3, #3
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	887b      	ldrh	r3, [r7, #2]
 8000b7e:	08db      	lsrs	r3, r3, #3
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	461a      	mov	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3208      	adds	r2, #8
 8000b88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000b8c:	887b      	ldrh	r3, [r7, #2]
 8000b8e:	f003 0307 	and.w	r3, r3, #7
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	210f      	movs	r1, #15
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	ea02 0103 	and.w	r1, r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	f100 0208 	add.w	r2, r0, #8
 8000ba6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000baa:	887b      	ldrh	r3, [r7, #2]
 8000bac:	08db      	lsrs	r3, r3, #3
 8000bae:	b29b      	uxth	r3, r3
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3208      	adds	r2, #8
 8000bb6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000bc0:	887b      	ldrh	r3, [r7, #2]
 8000bc2:	08db      	lsrs	r3, r3, #3
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	3208      	adds	r2, #8
 8000bcc:	68b9      	ldr	r1, [r7, #8]
 8000bce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000bd2:	bf00      	nop
 8000bd4:	3714      	adds	r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <RCC_HSICmd+0x1c>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	6013      	str	r3, [r2, #0]
}
 8000bec:	bf00      	nop
 8000bee:	370c      	adds	r7, #12
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	42470000 	.word	0x42470000

08000bfc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d006      	beq.n	8000c1c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c0e:	4909      	ldr	r1, [pc, #36]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c12:	69da      	ldr	r2, [r3, #28]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000c1a:	e006      	b.n	8000c2a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c1c:	4905      	ldr	r1, [pc, #20]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <RCC_AHBPeriphClockCmd+0x38>)
 8000c20:	69da      	ldr	r2, [r3, #28]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	43db      	mvns	r3, r3
 8000c26:	4013      	ands	r3, r2
 8000c28:	61cb      	str	r3, [r1, #28]
  }
}
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr
 8000c34:	40023800 	.word	0x40023800

08000c38 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	460b      	mov	r3, r1
 8000c42:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d006      	beq.n	8000c58 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c4a:	4909      	ldr	r1, [pc, #36]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c4e:	6a1a      	ldr	r2, [r3, #32]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4313      	orrs	r3, r2
 8000c54:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000c56:	e006      	b.n	8000c66 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c58:	4905      	ldr	r1, [pc, #20]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c5a:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <RCC_APB2PeriphClockCmd+0x38>)
 8000c5c:	6a1a      	ldr	r2, [r3, #32]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	4013      	ands	r3, r2
 8000c64:	620b      	str	r3, [r1, #32]
  }
}
 8000c66:	bf00      	nop
 8000c68:	370c      	adds	r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr
 8000c70:	40023800 	.word	0x40023800

08000c74 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b087      	sub	sp, #28
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000c86:	2300      	movs	r3, #0
 8000c88:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	095b      	lsrs	r3, r3, #5
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d103      	bne.n	8000ca0 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <RCC_GetFlagStatus+0x60>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e002      	b.n	8000ca6 <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <RCC_GetFlagStatus+0x60>)
 8000ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ca4:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000ca6:	79fb      	ldrb	r3, [r7, #7]
 8000ca8:	f003 031f 	and.w	r3, r3, #31
 8000cac:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb6:	f003 0301 	and.w	r3, r3, #1
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d002      	beq.n	8000cc4 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	74fb      	strb	r3, [r7, #19]
 8000cc2:	e001      	b.n	8000cc8 <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000cc8:	7cfb      	ldrb	r3, [r7, #19]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	371c      	adds	r7, #28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	40023800 	.word	0x40023800

08000cd8 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	881b      	ldrh	r3, [r3, #0]
 8000cea:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8000cec:	89fb      	ldrh	r3, [r7, #14]
 8000cee:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8000cf2:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	881a      	ldrh	r2, [r3, #0]
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	885b      	ldrh	r3, [r3, #2]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d04:	4313      	orrs	r3, r2
 8000d06:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d0c:	4313      	orrs	r3, r2
 8000d0e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d24:	4313      	orrs	r3, r2
 8000d26:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	b29a      	uxth	r2, r3
 8000d30:	89fb      	ldrh	r3, [r7, #14]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	89fa      	ldrh	r2, [r7, #14]
 8000d3a:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	8b9b      	ldrh	r3, [r3, #28]
 8000d40:	b29b      	uxth	r3, r3
 8000d42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d46:	b29a      	uxth	r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	8a1a      	ldrh	r2, [r3, #16]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	821a      	strh	r2, [r3, #16]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop

08000d60 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d6c:	78fb      	ldrb	r3, [r7, #3]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d008      	beq.n	8000d84 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	881b      	ldrh	r3, [r3, #0]
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 8000d82:	e007      	b.n	8000d94 <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	881b      	ldrh	r3, [r3, #0]
 8000d88:	b29b      	uxth	r3, r3
 8000d8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	801a      	strh	r2, [r3, #0]
  }
}
 8000d94:	bf00      	nop
 8000d96:	370c      	adds	r7, #12
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	891b      	ldrh	r3, [r3, #8]
 8000db4:	b29a      	uxth	r2, r3
 8000db6:	887b      	ldrh	r3, [r7, #2]
 8000db8:	4013      	ands	r3, r2
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d002      	beq.n	8000dc6 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	73fb      	strb	r3, [r7, #15]
 8000dc4:	e001      	b.n	8000dca <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8000dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3714      	adds	r7, #20
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bc80      	pop	{r7}
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	460b      	mov	r3, r1
 8000de2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000de4:	2300      	movs	r3, #0
 8000de6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	81bb      	strh	r3, [r7, #12]
 8000dec:	2300      	movs	r3, #0
 8000dee:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	8a1b      	ldrh	r3, [r3, #16]
 8000df4:	b29a      	uxth	r2, r3
 8000df6:	887b      	ldrh	r3, [r7, #2]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	899b      	ldrh	r3, [r3, #12]
 8000e00:	b29a      	uxth	r2, r3
 8000e02:	887b      	ldrh	r3, [r7, #2]
 8000e04:	4013      	ands	r3, r2
 8000e06:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000e08:	89bb      	ldrh	r3, [r7, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d005      	beq.n	8000e1a <TIM_GetITStatus+0x42>
 8000e0e:	897b      	ldrh	r3, [r7, #10]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d002      	beq.n	8000e1a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000e14:	2301      	movs	r3, #1
 8000e16:	73fb      	strb	r3, [r7, #15]
 8000e18:	e001      	b.n	8000e1e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop

08000e2c <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000e38:	887b      	ldrh	r3, [r7, #2]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	821a      	strh	r2, [r3, #16]
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <TIM7_IRQHandler>:
static uint16_t backlitModulo = 0;
static uint16_t shimmerModulo = 0;
static uint16_t shimmerDutyCycle = SHIMMER_DUTY_CYCLE;

void TIM7_IRQHandler(void)
{
 8000e4c:	b598      	push	{r3, r4, r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM7, TIM_IT_Update) == SET)
 8000e50:	2101      	movs	r1, #1
 8000e52:	4817      	ldr	r0, [pc, #92]	; (8000eb0 <TIM7_IRQHandler+0x64>)
 8000e54:	f7ff ffc0 	bl	8000dd8 <TIM_GetITStatus>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d126      	bne.n	8000eac <TIM7_IRQHandler+0x60>
	{
		backlitTimer++;
 8000e5e:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e60:	cb18      	ldmia	r3, {r3, r4}
 8000e62:	3301      	adds	r3, #1
 8000e64:	f144 0400 	adc.w	r4, r4, #0
 8000e68:	4a12      	ldr	r2, [pc, #72]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e6a:	e882 0018 	stmia.w	r2, {r3, r4}

		shimmerModulo = backlitTimer % SHIMMER_PERIOD;
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <TIM7_IRQHandler+0x68>)
 8000e70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e74:	f242 7210 	movw	r2, #10000	; 0x2710
 8000e78:	f04f 0300 	mov.w	r3, #0
 8000e7c:	f7ff f986 	bl	800018c <__aeabi_uldivmod>
 8000e80:	461c      	mov	r4, r3
 8000e82:	4613      	mov	r3, r2
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <TIM7_IRQHandler+0x6c>)
 8000e88:	801a      	strh	r2, [r3, #0]

		if(shimmerDutyCycle < shimmerModulo)
 8000e8a:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <TIM7_IRQHandler+0x70>)
 8000e8c:	881a      	ldrh	r2, [r3, #0]
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <TIM7_IRQHandler+0x6c>)
 8000e90:	881b      	ldrh	r3, [r3, #0]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d203      	bcs.n	8000e9e <TIM7_IRQHandler+0x52>
		{
			gShimmerFlag = 0;
 8000e96:	4b0a      	ldr	r3, [pc, #40]	; (8000ec0 <TIM7_IRQHandler+0x74>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	e002      	b.n	8000ea4 <TIM7_IRQHandler+0x58>
		}
		else
		{
			gShimmerFlag = 1;
 8000e9e:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <TIM7_IRQHandler+0x74>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	701a      	strb	r2, [r3, #0]
				GPIOB->BSRRH = GPIO_Pin_0;
				GPIOA->BSRRH = GPIO_Pin_7;
			}
		}*/

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <TIM7_IRQHandler+0x64>)
 8000ea8:	f7ff ffc0 	bl	8000e2c <TIM_ClearITPendingBit>
	}
}
 8000eac:	bf00      	nop
 8000eae:	bd98      	pop	{r3, r4, r7, pc}
 8000eb0:	40001400 	.word	0x40001400
 8000eb4:	20000028 	.word	0x20000028
 8000eb8:	20000030 	.word	0x20000030
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000024 	.word	0x20000024

08000ec4 <initSPI2>:
#include "mcu.h"

//TODO rework to STM32L mcu's

void initSPI2(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8000eca:	2101      	movs	r1, #1
 8000ecc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ed0:	f7ff feb2 	bl	8000c38 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	2002      	movs	r0, #2
 8000ed8:	f7ff fe90 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000edc:	2302      	movs	r3, #2
 8000ede:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 8000eec:	2338      	movs	r3, #56	; 0x38
 8000eee:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ef0:	f107 0318 	add.w	r3, r7, #24
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4819      	ldr	r0, [pc, #100]	; (8000f5c <initSPI2+0x98>)
 8000ef8:	f7ff fd92 	bl	8000a20 <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 8000efc:	2205      	movs	r2, #5
 8000efe:	2103      	movs	r1, #3
 8000f00:	4816      	ldr	r0, [pc, #88]	; (8000f5c <initSPI2+0x98>)
 8000f02:	f7ff fe23 	bl	8000b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 8000f06:	2205      	movs	r2, #5
 8000f08:	2104      	movs	r1, #4
 8000f0a:	4814      	ldr	r0, [pc, #80]	; (8000f5c <initSPI2+0x98>)
 8000f0c:	f7ff fe1e 	bl	8000b4c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 8000f10:	2205      	movs	r2, #5
 8000f12:	2105      	movs	r1, #5
 8000f14:	4811      	ldr	r0, [pc, #68]	; (8000f5c <initSPI2+0x98>)
 8000f16:	f7ff fe19 	bl	8000b4c <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 8000f22:	2300      	movs	r3, #0
 8000f24:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 8000f26:	2301      	movs	r3, #1
 8000f28:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8000f32:	2300      	movs	r3, #0
 8000f34:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8000f36:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000f3a:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8000f3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f40:	81fb      	strh	r3, [r7, #14]

	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 8000f42:	1d3b      	adds	r3, r7, #4
 8000f44:	4619      	mov	r1, r3
 8000f46:	4806      	ldr	r0, [pc, #24]	; (8000f60 <initSPI2+0x9c>)
 8000f48:	f7ff fec6 	bl	8000cd8 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	4804      	ldr	r0, [pc, #16]	; (8000f60 <initSPI2+0x9c>)
 8000f50:	f7ff ff06 	bl	8000d60 <SPI_Cmd>
}
 8000f54:	bf00      	nop
 8000f56:	3720      	adds	r7, #32
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	40020400 	.word	0x40020400
 8000f60:	40013000 	.word	0x40013000

08000f64 <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	unsigned char  rxData;

	SPI1->DR = txData;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f70:	79fa      	ldrb	r2, [r7, #7]
 8000f72:	b292      	uxth	r2, r2
 8000f74:	819a      	strh	r2, [r3, #12]
	// wait until TXE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8000f76:	bf00      	nop
 8000f78:	2102      	movs	r1, #2
 8000f7a:	480b      	ldr	r0, [pc, #44]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f7c:	f7ff ff10 	bl	8000da0 <SPI_I2S_GetFlagStatus>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d1f8      	bne.n	8000f78 <readWriteSPI2+0x14>
	// wait until RXNE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8000f86:	bf00      	nop
 8000f88:	2101      	movs	r1, #1
 8000f8a:	4807      	ldr	r0, [pc, #28]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f8c:	f7ff ff08 	bl	8000da0 <SPI_I2S_GetFlagStatus>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d1f8      	bne.n	8000f88 <readWriteSPI2+0x24>
	// read the rx buff to clear the RXNE flag (garbage)
	rxData = SPI1->DR;
 8000f96:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <readWriteSPI2+0x44>)
 8000f98:	899b      	ldrh	r3, [r3, #12]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	73fb      	strb	r3, [r7, #15]

	return rxData;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40013000 	.word	0x40013000

08000fac <initCS_Pin>:

void initCS_Pin(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	2002      	movs	r0, #2
 8000fb6:	f7ff fe21 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fca:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <initCS_Pin+0x38>)
 8000fd6:	f7ff fd23 	bl	8000a20 <GPIO_Init>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40020400 	.word	0x40020400

08000fe8 <initCD_Pin>:

void initCD_Pin(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000fee:	2101      	movs	r1, #1
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f7ff fe03 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8001002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001006:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001008:	2301      	movs	r3, #1
 800100a:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800100c:	463b      	mov	r3, r7
 800100e:	4619      	mov	r1, r3
 8001010:	4803      	ldr	r0, [pc, #12]	; (8001020 <initCD_Pin+0x38>)
 8001012:	f7ff fd05 	bl	8000a20 <GPIO_Init>
}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40020000 	.word	0x40020000

08001024 <cd_set>:

void cd_set(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 8001028:	4b03      	ldr	r3, [pc, #12]	; (8001038 <cd_set+0x14>)
 800102a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800102e:	831a      	strh	r2, [r3, #24]
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr
 8001038:	40020000 	.word	0x40020000

0800103c <cd_reset>:

void cd_reset(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <cd_reset+0x14>)
 8001042:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001046:	835a      	strh	r2, [r3, #26]
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr
 8001050:	40020000 	.word	0x40020000

08001054 <initRES_Pin>:

void initRES_Pin(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800105a:	2101      	movs	r1, #1
 800105c:	2001      	movs	r0, #1
 800105e:	f7ff fdcd 	bl	8000bfc <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001062:	2300      	movs	r3, #0
 8001064:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001066:	2303      	movs	r3, #3
 8001068:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 800106e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001072:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001074:	2301      	movs	r3, #1
 8001076:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <initRES_Pin+0x38>)
 800107e:	f7ff fccf 	bl	8000a20 <GPIO_Init>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020000 	.word	0x40020000

08001090 <res_set>:

void res_set(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8001094:	4b03      	ldr	r3, [pc, #12]	; (80010a4 <res_set+0x14>)
 8001096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800109a:	831a      	strh	r2, [r3, #24]
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	bc80      	pop	{r7}
 80010a2:	4770      	bx	lr
 80010a4:	40020000 	.word	0x40020000

080010a8 <res_reset>:

void res_reset(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 80010ac:	4b03      	ldr	r3, [pc, #12]	; (80010bc <res_reset+0x14>)
 80010ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010b2:	835a      	strh	r2, [r3, #26]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	40020000 	.word	0x40020000

080010c0 <lcdReset>:
uint16_t matrix_pom[128][128];
// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 80010c4:	f7ff fff0 	bl	80010a8 <res_reset>
	Delay(10000);
 80010c8:	f242 7010 	movw	r0, #10000	; 0x2710
 80010cc:	f004 ff48 	bl	8005f60 <Delay>

	res_set();
 80010d0:	f7ff ffde 	bl	8001090 <res_set>
	Delay(10000);
 80010d4:	f242 7010 	movw	r0, #10000	; 0x2710
 80010d8:	f004 ff42 	bl	8005f60 <Delay>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}

080010e0 <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 80010ea:	f7ff ffa7 	bl	800103c <cd_reset>

	readWriteSPI2(address);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff37 	bl	8000f64 <readWriteSPI2>
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop

08001100 <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
	cd_set();
 800110a:	f7ff ff8b 	bl	8001024 <cd_set>

	readWriteSPI2(parameter);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff27 	bl	8000f64 <readWriteSPI2>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop

08001120 <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	4603      	mov	r3, r0
 8001128:	460a      	mov	r2, r1
 800112a:	71fb      	strb	r3, [r7, #7]
 800112c:	4613      	mov	r3, r2
 800112e:	71bb      	strb	r3, [r7, #6]
	cd_set();
 8001130:	f7ff ff78 	bl	8001024 <cd_set>

	readWriteSPI2(dataByte1);
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff14 	bl	8000f64 <readWriteSPI2>
	readWriteSPI2(dataByte2);
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff10 	bl	8000f64 <readWriteSPI2>
}
 8001144:	bf00      	nop
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}

0800114c <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8001156:	f7ff ffb3 	bl	80010c0 <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 800115a:	2011      	movs	r0, #17
 800115c:	f7ff ffc0 	bl	80010e0 <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 8001160:	f242 7010 	movw	r0, #10000	; 0x2710
 8001164:	f004 fefc 	bl	8005f60 <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 8001168:	203a      	movs	r0, #58	; 0x3a
 800116a:	f7ff ffb9 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 800116e:	2005      	movs	r0, #5
 8001170:	f7ff ffc6 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 8001174:	2026      	movs	r0, #38	; 0x26
 8001176:	f7ff ffb3 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 800117a:	2004      	movs	r0, #4
 800117c:	f7ff ffc0 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 8001180:	20f2      	movs	r0, #242	; 0xf2
 8001182:	f7ff ffad 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 8001186:	2001      	movs	r0, #1
 8001188:	f7ff ffba 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 800118c:	20e0      	movs	r0, #224	; 0xe0
 800118e:	f7ff ffa7 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 8001192:	203f      	movs	r0, #63	; 0x3f
 8001194:	f7ff ffb4 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 8001198:	2025      	movs	r0, #37	; 0x25
 800119a:	f7ff ffb1 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 800119e:	201c      	movs	r0, #28
 80011a0:	f7ff ffae 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 80011a4:	201e      	movs	r0, #30
 80011a6:	f7ff ffab 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 80011aa:	2020      	movs	r0, #32
 80011ac:	f7ff ffa8 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 80011b0:	2012      	movs	r0, #18
 80011b2:	f7ff ffa5 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 80011b6:	202a      	movs	r0, #42	; 0x2a
 80011b8:	f7ff ffa2 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 80011bc:	2090      	movs	r0, #144	; 0x90
 80011be:	f7ff ff9f 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 80011c2:	2024      	movs	r0, #36	; 0x24
 80011c4:	f7ff ff9c 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 80011c8:	2011      	movs	r0, #17
 80011ca:	f7ff ff99 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 80011ce:	2000      	movs	r0, #0
 80011d0:	f7ff ff96 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff ff93 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 80011da:	2000      	movs	r0, #0
 80011dc:	f7ff ff90 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff ff8d 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff ff8a 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 80011ec:	20e1      	movs	r0, #225	; 0xe1
 80011ee:	f7ff ff77 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 80011f2:	2020      	movs	r0, #32
 80011f4:	f7ff ff84 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 80011f8:	2020      	movs	r0, #32
 80011fa:	f7ff ff81 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 80011fe:	2020      	movs	r0, #32
 8001200:	f7ff ff7e 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 8001204:	2020      	movs	r0, #32
 8001206:	f7ff ff7b 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 800120a:	2005      	movs	r0, #5
 800120c:	f7ff ff78 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ff75 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 8001216:	2015      	movs	r0, #21
 8001218:	f7ff ff72 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 800121c:	20a7      	movs	r0, #167	; 0xa7
 800121e:	f7ff ff6f 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 8001222:	203d      	movs	r0, #61	; 0x3d
 8001224:	f7ff ff6c 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 8001228:	2018      	movs	r0, #24
 800122a:	f7ff ff69 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 800122e:	2025      	movs	r0, #37	; 0x25
 8001230:	f7ff ff66 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 8001234:	202a      	movs	r0, #42	; 0x2a
 8001236:	f7ff ff63 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 800123a:	202b      	movs	r0, #43	; 0x2b
 800123c:	f7ff ff60 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 8001240:	202b      	movs	r0, #43	; 0x2b
 8001242:	f7ff ff5d 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8001246:	203a      	movs	r0, #58	; 0x3a
 8001248:	f7ff ff5a 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 800124c:	20b1      	movs	r0, #177	; 0xb1
 800124e:	f7ff ff47 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 8001252:	2008      	movs	r0, #8
 8001254:	f7ff ff54 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8001258:	2008      	movs	r0, #8
 800125a:	f7ff ff51 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 800125e:	20b4      	movs	r0, #180	; 0xb4
 8001260:	f7ff ff3e 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8001264:	2007      	movs	r0, #7
 8001266:	f7ff ff4b 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 800126a:	20c0      	movs	r0, #192	; 0xc0
 800126c:	f7ff ff38 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 8001270:	200a      	movs	r0, #10
 8001272:	f7ff ff45 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 8001276:	2002      	movs	r0, #2
 8001278:	f7ff ff42 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 800127c:	20c1      	movs	r0, #193	; 0xc1
 800127e:	f7ff ff2f 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 8001282:	2002      	movs	r0, #2
 8001284:	f7ff ff3c 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 8001288:	20c5      	movs	r0, #197	; 0xc5
 800128a:	f7ff ff29 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 800128e:	2050      	movs	r0, #80	; 0x50
 8001290:	f7ff ff36 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 8001294:	205b      	movs	r0, #91	; 0x5b
 8001296:	f7ff ff33 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 800129a:	20c7      	movs	r0, #199	; 0xc7
 800129c:	f7ff ff20 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 80012a0:	2040      	movs	r0, #64	; 0x40
 80012a2:	f7ff ff2d 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 80012a6:	202a      	movs	r0, #42	; 0x2a
 80012a8:	f7ff ff1a 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x1f); // XSH
 80012ac:	201f      	movs	r0, #31
 80012ae:	f7ff ff27 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 80012b2:	2000      	movs	r0, #0
 80012b4:	f7ff ff24 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1f); // XEH
 80012b8:	201f      	movs	r0, #31
 80012ba:	f7ff ff21 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 80012be:	207f      	movs	r0, #127	; 0x7f
 80012c0:	f7ff ff1e 	bl	8001100 <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 80012c4:	202b      	movs	r0, #43	; 0x2b
 80012c6:	f7ff ff0b 	bl	80010e0 <lcdWriteCommand>
    lcdWriteParameter(0x00);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff ff18 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x1f);
 80012d0:	201f      	movs	r0, #31
 80012d2:	f7ff ff15 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x00);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ff12 	bl	8001100 <lcdWriteParameter>
    lcdWriteParameter(0x9f); // 128 pixels y
 80012dc:	209f      	movs	r0, #159	; 0x9f
 80012de:	f7ff ff0f 	bl	8001100 <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 80012e2:	2036      	movs	r0, #54	; 0x36
 80012e4:	f7ff fefc 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(orientation);
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff ff08 	bl	8001100 <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 80012f0:	2029      	movs	r0, #41	; 0x29
 80012f2:	f7ff fef5 	bl	80010e0 <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 80012f6:	202c      	movs	r0, #44	; 0x2c
 80012f8:	f7ff fef2 	bl	80010e0 <lcdWriteCommand>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <lcdClearDisplay>:

// LCD graphics functions -----------------------------------------------------------------------------------

void lcdClearDisplay(uint16_t colour)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	80fb      	strh	r3, [r7, #6]
	uint16_t pixel;

	// Set the column address to 0-127
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 800130e:	202a      	movs	r0, #42	; 0x2a
 8001310:	f7ff fee6 	bl	80010e0 <lcdWriteCommand>
	    lcdWriteParameter(0x1f); // XSH
 8001314:	201f      	movs	r0, #31
 8001316:	f7ff fef3 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x00); // XSL
 800131a:	2000      	movs	r0, #0
 800131c:	f7ff fef0 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x1f); // XEH
 8001320:	201f      	movs	r0, #31
 8001322:	f7ff feed 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 8001326:	207f      	movs	r0, #127	; 0x7f
 8001328:	f7ff feea 	bl	8001100 <lcdWriteParameter>

	    lcdWriteCommand(SET_PAGE_ADDRESS);
 800132c:	202b      	movs	r0, #43	; 0x2b
 800132e:	f7ff fed7 	bl	80010e0 <lcdWriteCommand>
	    lcdWriteParameter(0x00);
 8001332:	2000      	movs	r0, #0
 8001334:	f7ff fee4 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x1f);
 8001338:	201f      	movs	r0, #31
 800133a:	f7ff fee1 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x00);
 800133e:	2000      	movs	r0, #0
 8001340:	f7ff fede 	bl	8001100 <lcdWriteParameter>
	    lcdWriteParameter(0x9f); // 128 pixels y
 8001344:	209f      	movs	r0, #159	; 0x9f
 8001346:	f7ff fedb 	bl	8001100 <lcdWriteParameter>

	// Plot the pixels
	lcdWriteCommand(WRITE_MEMORY_START);
 800134a:	202c      	movs	r0, #44	; 0x2c
 800134c:	f7ff fec8 	bl	80010e0 <lcdWriteCommand>
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
 8001350:	2300      	movs	r3, #0
 8001352:	81fb      	strh	r3, [r7, #14]
 8001354:	e00c      	b.n	8001370 <lcdClearDisplay+0x6c>
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	b29b      	uxth	r3, r3
 800135c:	b2db      	uxtb	r3, r3
 800135e:	88fa      	ldrh	r2, [r7, #6]
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fedb 	bl	8001120 <lcdWriteData>
 800136a:	89fb      	ldrh	r3, [r7, #14]
 800136c:	3301      	adds	r3, #1
 800136e:	81fb      	strh	r3, [r7, #14]
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001376:	d9ee      	bls.n	8001356 <lcdClearDisplay+0x52>
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <lcdPutCh>:

// LCD text manipulation functions --------------------------------------------------------------------------
#define pgm_read_byte_near(address_short) (uint16_t)(address_short)
// Plot a character at the specified x, y co-ordinates (top left hand corner of character)
void lcdPutCh(unsigned char character, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4604      	mov	r4, r0
 8001388:	4608      	mov	r0, r1
 800138a:	4611      	mov	r1, r2
 800138c:	461a      	mov	r2, r3
 800138e:	4623      	mov	r3, r4
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	4603      	mov	r3, r0
 8001394:	71bb      	strb	r3, [r7, #6]
 8001396:	460b      	mov	r3, r1
 8001398:	717b      	strb	r3, [r7, #5]
 800139a:	4613      	mov	r3, r2
 800139c:	807b      	strh	r3, [r7, #2]

	// To speed up plotting we define a x window of 6 pixels and then
	// write out one row at a time.  This means the LCD will correctly
	// update the memory pointer saving us a good few bytes

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 800139e:	202a      	movs	r0, #42	; 0x2a
 80013a0:	f7ff fe9e 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x1f);
 80013a4:	201f      	movs	r0, #31
 80013a6:	f7ff feab 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(x);
 80013aa:	79bb      	ldrb	r3, [r7, #6]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fea7 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x1f);
 80013b2:	201f      	movs	r0, #31
 80013b4:	f7ff fea4 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(x+5);
 80013b8:	79bb      	ldrb	r3, [r7, #6]
 80013ba:	3305      	adds	r3, #5
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff fe9e 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 80013c4:	202b      	movs	r0, #43	; 0x2b
 80013c6:	f7ff fe8b 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80013ca:	2000      	movs	r0, #0
 80013cc:	f7ff fe98 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(y+32);
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	3320      	adds	r3, #32
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	4618      	mov	r0, r3
 80013d8:	f7ff fe92 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80013dc:	2000      	movs	r0, #0
 80013de:	f7ff fe8f 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x9f);
 80013e2:	209f      	movs	r0, #159	; 0x9f
 80013e4:	f7ff fe8c 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 80013e8:	202c      	movs	r0, #44	; 0x2c
 80013ea:	f7ff fe79 	bl	80010e0 <lcdWriteCommand>

	// Plot the font data
	for (row = 0; row < 8; row++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	73fb      	strb	r3, [r7, #15]
 80013f2:	e032      	b.n	800145a <lcdPutCh+0xda>
	{
		for (column = 0; column < 6; column++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	73bb      	strb	r3, [r7, #14]
 80013f8:	e029      	b.n	800144e <lcdPutCh+0xce>
		{
			if ((font5x8[character][column]) & (1 << row))
 80013fa:	79fa      	ldrb	r2, [r7, #7]
 80013fc:	7bb9      	ldrb	r1, [r7, #14]
 80013fe:	481a      	ldr	r0, [pc, #104]	; (8001468 <lcdPutCh+0xe8>)
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	4403      	add	r3, r0
 800140a:	440b      	add	r3, r1
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	fa42 f303 	asr.w	r3, r2, r3
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d00a      	beq.n	8001434 <lcdPutCh+0xb4>
				lcdWriteData(fgColour>>8, fgColour);
 800141e:	887b      	ldrh	r3, [r7, #2]
 8001420:	0a1b      	lsrs	r3, r3, #8
 8001422:	b29b      	uxth	r3, r3
 8001424:	b2db      	uxtb	r3, r3
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	4611      	mov	r1, r2
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff fe77 	bl	8001120 <lcdWriteData>
 8001432:	e009      	b.n	8001448 <lcdPutCh+0xc8>
			else lcdWriteData(bgColour >> 8, bgColour);
 8001434:	8c3b      	ldrh	r3, [r7, #32]
 8001436:	0a1b      	lsrs	r3, r3, #8
 8001438:	b29b      	uxth	r3, r3
 800143a:	b2db      	uxtb	r3, r3
 800143c:	8c3a      	ldrh	r2, [r7, #32]
 800143e:	b2d2      	uxtb	r2, r2
 8001440:	4611      	mov	r1, r2
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fe6c 	bl	8001120 <lcdWriteData>
	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
	{
		for (column = 0; column < 6; column++)
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	3301      	adds	r3, #1
 800144c:	73bb      	strb	r3, [r7, #14]
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	2b05      	cmp	r3, #5
 8001452:	d9d2      	bls.n	80013fa <lcdPutCh+0x7a>
	lcdWriteParameter(0x9f);

	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
 8001454:	7bfb      	ldrb	r3, [r7, #15]
 8001456:	3301      	adds	r3, #1
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	2b07      	cmp	r3, #7
 800145e:	d9c9      	bls.n	80013f4 <lcdPutCh+0x74>
			if ((font5x8[character][column]) & (1 << row))
				lcdWriteData(fgColour>>8, fgColour);
			else lcdWriteData(bgColour >> 8, bgColour);
		}
	}
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}
 8001468:	0800642c 	.word	0x0800642c

0800146c <decodeRgbValue>:

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
 8001476:	460b      	mov	r3, r1
 8001478:	71bb      	strb	r3, [r7, #6]
 800147a:	4613      	mov	r3, r2
 800147c:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 800147e:	797b      	ldrb	r3, [r7, #5]
 8001480:	02db      	lsls	r3, r3, #11
 8001482:	b21a      	sxth	r2, r3
 8001484:	79bb      	ldrb	r3, [r7, #6]
 8001486:	019b      	lsls	r3, r3, #6
 8001488:	b21b      	sxth	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b21a      	sxth	r2, r3
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	b21b      	sxth	r3, r3
 8001492:	4313      	orrs	r3, r2
 8001494:	b21b      	sxth	r3, r3
 8001496:	b29b      	uxth	r3, r3
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	bc80      	pop	{r7}
 80014a0:	4770      	bx	lr
 80014a2:	bf00      	nop

080014a4 <lcdTextX>:

// This routine takes a row number from 0 to 20 and
// returns the x coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextX(uint8_t x) { return x*6; }
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	461a      	mov	r2, r3
 80014b2:	0052      	lsls	r2, r2, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <lcdTextY>:

// This routine takes a column number from 0 to 20 and
// returns the y coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextY(uint8_t y) { return y*8; }
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	bc80      	pop	{r7}
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop

080014e0 <lcdPutS>:

// Plot a string of characters to the LCD
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b087      	sub	sp, #28
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	6078      	str	r0, [r7, #4]
 80014e8:	4608      	mov	r0, r1
 80014ea:	4611      	mov	r1, r2
 80014ec:	461a      	mov	r2, r3
 80014ee:	4603      	mov	r3, r0
 80014f0:	70fb      	strb	r3, [r7, #3]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70bb      	strb	r3, [r7, #2]
 80014f6:	4613      	mov	r3, r2
 80014f8:	803b      	strh	r3, [r7, #0]
	uint8_t origin = x;
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	73bb      	strb	r3, [r7, #14]
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 80014fe:	2300      	movs	r3, #0
 8001500:	73fb      	strb	r3, [r7, #15]
 8001502:	e01c      	b.n	800153e <lcdPutS+0x5e>
	{
		// Check if we are out of bounds and move to
		// the next line if we are
		if (x > 121)
 8001504:	78fb      	ldrb	r3, [r7, #3]
 8001506:	2b79      	cmp	r3, #121	; 0x79
 8001508:	d904      	bls.n	8001514 <lcdPutS+0x34>
		{
			x = origin;
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	70fb      	strb	r3, [r7, #3]
			y += 8;
 800150e:	78bb      	ldrb	r3, [r7, #2]
 8001510:	3308      	adds	r3, #8
 8001512:	70bb      	strb	r3, [r7, #2]
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 8001514:	78bb      	ldrb	r3, [r7, #2]
 8001516:	2b78      	cmp	r3, #120	; 0x78
 8001518:	d819      	bhi.n	800154e <lcdPutS+0x6e>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	4413      	add	r3, r2
 8001520:	7818      	ldrb	r0, [r3, #0]
 8001522:	883c      	ldrh	r4, [r7, #0]
 8001524:	78ba      	ldrb	r2, [r7, #2]
 8001526:	78f9      	ldrb	r1, [r7, #3]
 8001528:	8c3b      	ldrh	r3, [r7, #32]
 800152a:	9300      	str	r3, [sp, #0]
 800152c:	4623      	mov	r3, r4
 800152e:	f7ff ff27 	bl	8001380 <lcdPutCh>
		x += 6;
 8001532:	78fb      	ldrb	r3, [r7, #3]
 8001534:	3306      	adds	r3, #6
 8001536:	70fb      	strb	r3, [r7, #3]
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
	uint8_t origin = x;
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	7bfc      	ldrb	r4, [r7, #15]
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f7fe fe1b 	bl	800017c <strlen>
 8001546:	4603      	mov	r3, r0
 8001548:	429c      	cmp	r4, r3
 800154a:	d3db      	bcc.n	8001504 <lcdPutS+0x24>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 800154c:	e000      	b.n	8001550 <lcdPutS+0x70>
			x = origin;
			y += 8;
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 800154e:	bf00      	nop

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	bd90      	pop	{r4, r7, pc}

08001558 <matrixPlot>:

void matrixPlot(uint16_t matrix[128][128], int cisloTvaru){
 8001558:	b580      	push	{r7, lr}
 800155a:	f5ad 5d78 	sub.w	sp, sp, #15872	; 0x3e00
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	f107 0320 	add.w	r3, r7, #32
 8001566:	3b1c      	subs	r3, #28
 8001568:	6018      	str	r0, [r3, #0]
 800156a:	f107 0320 	add.w	r3, r7, #32
 800156e:	3b20      	subs	r3, #32
 8001570:	6019      	str	r1, [r3, #0]

	uint16_t pixels[62*128];
	uint16_t colour;

	int countPix=0;
 8001572:	2300      	movs	r3, #0
 8001574:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001578:	f102 0218 	add.w	r2, r2, #24
 800157c:	6013      	str	r3, [r2, #0]
	for(int i=0;i<128;i++){
 800157e:	2300      	movs	r3, #0
 8001580:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001584:	f102 0214 	add.w	r2, r2, #20
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e04a      	b.n	8001622 <matrixPlot+0xca>
		for(int j=56;j<118;j++){
 800158c:	2338      	movs	r3, #56	; 0x38
 800158e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001592:	f102 0210 	add.w	r2, r2, #16
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	e031      	b.n	80015fe <matrixPlot+0xa6>
			pixels[countPix]=matrix[j][i];
 800159a:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 800159e:	f103 0310 	add.w	r3, r3, #16
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	021a      	lsls	r2, r3, #8
 80015a6:	f107 0320 	add.w	r3, r7, #32
 80015aa:	3b1c      	subs	r3, #28
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4413      	add	r3, r2
 80015b0:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015b4:	f102 0214 	add.w	r2, r2, #20
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 80015be:	f107 0320 	add.w	r3, r7, #32
 80015c2:	3b14      	subs	r3, #20
 80015c4:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015c8:	f102 0218 	add.w	r2, r2, #24
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			countPix++;
 80015d2:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80015d6:	f103 0318 	add.w	r3, r3, #24
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	3301      	adds	r3, #1
 80015de:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015e2:	f102 0218 	add.w	r2, r2, #24
 80015e6:	6013      	str	r3, [r2, #0]
	uint16_t pixels[62*128];
	uint16_t colour;

	int countPix=0;
	for(int i=0;i<128;i++){
		for(int j=56;j<118;j++){
 80015e8:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80015ec:	f103 0310 	add.w	r3, r3, #16
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80015f8:	f102 0210 	add.w	r2, r2, #16
 80015fc:	6013      	str	r3, [r2, #0]
 80015fe:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001602:	f103 0310 	add.w	r3, r3, #16
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b75      	cmp	r3, #117	; 0x75
 800160a:	ddc6      	ble.n	800159a <matrixPlot+0x42>

	uint16_t pixels[62*128];
	uint16_t colour;

	int countPix=0;
	for(int i=0;i<128;i++){
 800160c:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001610:	f103 0314 	add.w	r3, r3, #20
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	3301      	adds	r3, #1
 8001618:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800161c:	f102 0214 	add.w	r2, r2, #20
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 8001626:	f103 0314 	add.w	r3, r3, #20
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b7f      	cmp	r3, #127	; 0x7f
 800162e:	ddad      	ble.n	800158c <matrixPlot+0x34>
			pixels[countPix]=matrix[j][i];
			countPix++;
		}
	}

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 8001630:	202a      	movs	r0, #42	; 0x2a
 8001632:	f7ff fd55 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(0x1f);
 8001636:	201f      	movs	r0, #31
 8001638:	f7ff fd62 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(56);
 800163c:	2038      	movs	r0, #56	; 0x38
 800163e:	f7ff fd5f 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x1f);
 8001642:	201f      	movs	r0, #31
 8001644:	f7ff fd5c 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(117);
 8001648:	2075      	movs	r0, #117	; 0x75
 800164a:	f7ff fd59 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 800164e:	202b      	movs	r0, #43	; 0x2b
 8001650:	f7ff fd46 	bl	80010e0 <lcdWriteCommand>
	lcdWriteParameter(56);
 8001654:	2038      	movs	r0, #56	; 0x38
 8001656:	f7ff fd53 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(0x20);
 800165a:	2020      	movs	r0, #32
 800165c:	f7ff fd50 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(56);
 8001660:	2038      	movs	r0, #56	; 0x38
 8001662:	f7ff fd4d 	bl	8001100 <lcdWriteParameter>
	lcdWriteParameter(159);
 8001666:	209f      	movs	r0, #159	; 0x9f
 8001668:	f7ff fd4a 	bl	8001100 <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 800166c:	202c      	movs	r0, #44	; 0x2c
 800166e:	f7ff fd37 	bl	80010e0 <lcdWriteCommand>

	for (int x = 0; x < (62*128); x++){
 8001672:	2300      	movs	r3, #0
 8001674:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001678:	f102 020c 	add.w	r2, r2, #12
 800167c:	6013      	str	r3, [r2, #0]
 800167e:	e130      	b.n	80018e2 <matrixPlot+0x38a>
		if (pixels[x]==0){
 8001680:	f107 0320 	add.w	r3, r7, #32
 8001684:	3b14      	subs	r3, #20
 8001686:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 800168a:	f102 020c 	add.w	r2, r2, #12
 800168e:	6812      	ldr	r2, [r2, #0]
 8001690:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d10b      	bne.n	80016b0 <matrixPlot+0x158>
			colour = decodeRgbValue(0, 0, 0);
 8001698:	2200      	movs	r2, #0
 800169a:	2100      	movs	r1, #0
 800169c:	2000      	movs	r0, #0
 800169e:	f7ff fee5 	bl	800146c <decodeRgbValue>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016a8:	f102 021e 	add.w	r2, r2, #30
 80016ac:	8013      	strh	r3, [r2, #0]
 80016ae:	e0fb      	b.n	80018a8 <matrixPlot+0x350>
		}
		else if (pixels[x]==1){
 80016b0:	f107 0320 	add.w	r3, r7, #32
 80016b4:	3b14      	subs	r3, #20
 80016b6:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016ba:	f102 020c 	add.w	r2, r2, #12
 80016be:	6812      	ldr	r2, [r2, #0]
 80016c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	f040 80c0 	bne.w	800184a <matrixPlot+0x2f2>
			if (cisloTvaru == 0)
 80016ca:	f107 0320 	add.w	r3, r7, #32
 80016ce:	3b20      	subs	r3, #32
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d10a      	bne.n	80016ec <matrixPlot+0x194>
				colour = decodeRgbValue(31, 31, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	211f      	movs	r1, #31
 80016da:	201f      	movs	r0, #31
 80016dc:	f7ff fec6 	bl	800146c <decodeRgbValue>
 80016e0:	4603      	mov	r3, r0
 80016e2:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80016e6:	f102 021e 	add.w	r2, r2, #30
 80016ea:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 1 || cisloTvaru == 2)
 80016ec:	f107 0320 	add.w	r3, r7, #32
 80016f0:	3b20      	subs	r3, #32
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d005      	beq.n	8001704 <matrixPlot+0x1ac>
 80016f8:	f107 0320 	add.w	r3, r7, #32
 80016fc:	3b20      	subs	r3, #32
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d10a      	bne.n	800171a <matrixPlot+0x1c2>
				colour = decodeRgbValue(0, 31, 31);
 8001704:	221f      	movs	r2, #31
 8001706:	211f      	movs	r1, #31
 8001708:	2000      	movs	r0, #0
 800170a:	f7ff feaf 	bl	800146c <decodeRgbValue>
 800170e:	4603      	mov	r3, r0
 8001710:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001714:	f102 021e 	add.w	r2, r2, #30
 8001718:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 3 || cisloTvaru == 4)
 800171a:	f107 0320 	add.w	r3, r7, #32
 800171e:	3b20      	subs	r3, #32
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b03      	cmp	r3, #3
 8001724:	d005      	beq.n	8001732 <matrixPlot+0x1da>
 8001726:	f107 0320 	add.w	r3, r7, #32
 800172a:	3b20      	subs	r3, #32
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	2b04      	cmp	r3, #4
 8001730:	d10a      	bne.n	8001748 <matrixPlot+0x1f0>
				colour = decodeRgbValue(31, 0, 0);
 8001732:	2200      	movs	r2, #0
 8001734:	2100      	movs	r1, #0
 8001736:	201f      	movs	r0, #31
 8001738:	f7ff fe98 	bl	800146c <decodeRgbValue>
 800173c:	4603      	mov	r3, r0
 800173e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001742:	f102 021e 	add.w	r2, r2, #30
 8001746:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 5 || cisloTvaru == 6)
 8001748:	f107 0320 	add.w	r3, r7, #32
 800174c:	3b20      	subs	r3, #32
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b05      	cmp	r3, #5
 8001752:	d005      	beq.n	8001760 <matrixPlot+0x208>
 8001754:	f107 0320 	add.w	r3, r7, #32
 8001758:	3b20      	subs	r3, #32
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b06      	cmp	r3, #6
 800175e:	d10a      	bne.n	8001776 <matrixPlot+0x21e>
				colour = decodeRgbValue(0, 31, 0);
 8001760:	2200      	movs	r2, #0
 8001762:	211f      	movs	r1, #31
 8001764:	2000      	movs	r0, #0
 8001766:	f7ff fe81 	bl	800146c <decodeRgbValue>
 800176a:	4603      	mov	r3, r0
 800176c:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001770:	f102 021e 	add.w	r2, r2, #30
 8001774:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 7 || cisloTvaru == 8 || cisloTvaru == 9 || cisloTvaru == 10)
 8001776:	f107 0320 	add.w	r3, r7, #32
 800177a:	3b20      	subs	r3, #32
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b07      	cmp	r3, #7
 8001780:	d011      	beq.n	80017a6 <matrixPlot+0x24e>
 8001782:	f107 0320 	add.w	r3, r7, #32
 8001786:	3b20      	subs	r3, #32
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	2b08      	cmp	r3, #8
 800178c:	d00b      	beq.n	80017a6 <matrixPlot+0x24e>
 800178e:	f107 0320 	add.w	r3, r7, #32
 8001792:	3b20      	subs	r3, #32
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b09      	cmp	r3, #9
 8001798:	d005      	beq.n	80017a6 <matrixPlot+0x24e>
 800179a:	f107 0320 	add.w	r3, r7, #32
 800179e:	3b20      	subs	r3, #32
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b0a      	cmp	r3, #10
 80017a4:	d10a      	bne.n	80017bc <matrixPlot+0x264>
				colour = decodeRgbValue(0, 0, 31);
 80017a6:	221f      	movs	r2, #31
 80017a8:	2100      	movs	r1, #0
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff fe5e 	bl	800146c <decodeRgbValue>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80017b6:	f102 021e 	add.w	r2, r2, #30
 80017ba:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 11 || cisloTvaru == 12 || cisloTvaru == 13 || cisloTvaru == 14)
 80017bc:	f107 0320 	add.w	r3, r7, #32
 80017c0:	3b20      	subs	r3, #32
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b0b      	cmp	r3, #11
 80017c6:	d011      	beq.n	80017ec <matrixPlot+0x294>
 80017c8:	f107 0320 	add.w	r3, r7, #32
 80017cc:	3b20      	subs	r3, #32
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b0c      	cmp	r3, #12
 80017d2:	d00b      	beq.n	80017ec <matrixPlot+0x294>
 80017d4:	f107 0320 	add.w	r3, r7, #32
 80017d8:	3b20      	subs	r3, #32
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b0d      	cmp	r3, #13
 80017de:	d005      	beq.n	80017ec <matrixPlot+0x294>
 80017e0:	f107 0320 	add.w	r3, r7, #32
 80017e4:	3b20      	subs	r3, #32
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2b0e      	cmp	r3, #14
 80017ea:	d10a      	bne.n	8001802 <matrixPlot+0x2aa>
				colour = decodeRgbValue(15, 0, 31);
 80017ec:	221f      	movs	r2, #31
 80017ee:	2100      	movs	r1, #0
 80017f0:	200f      	movs	r0, #15
 80017f2:	f7ff fe3b 	bl	800146c <decodeRgbValue>
 80017f6:	4603      	mov	r3, r0
 80017f8:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80017fc:	f102 021e 	add.w	r2, r2, #30
 8001800:	8013      	strh	r3, [r2, #0]
			if (cisloTvaru == 15 || cisloTvaru == 16 || cisloTvaru == 17 || cisloTvaru == 18)
 8001802:	f107 0320 	add.w	r3, r7, #32
 8001806:	3b20      	subs	r3, #32
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2b0f      	cmp	r3, #15
 800180c:	d011      	beq.n	8001832 <matrixPlot+0x2da>
 800180e:	f107 0320 	add.w	r3, r7, #32
 8001812:	3b20      	subs	r3, #32
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2b10      	cmp	r3, #16
 8001818:	d00b      	beq.n	8001832 <matrixPlot+0x2da>
 800181a:	f107 0320 	add.w	r3, r7, #32
 800181e:	3b20      	subs	r3, #32
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b11      	cmp	r3, #17
 8001824:	d005      	beq.n	8001832 <matrixPlot+0x2da>
 8001826:	f107 0320 	add.w	r3, r7, #32
 800182a:	3b20      	subs	r3, #32
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b12      	cmp	r3, #18
 8001830:	d13a      	bne.n	80018a8 <matrixPlot+0x350>
				colour = decodeRgbValue(31, 15, 31);
 8001832:	221f      	movs	r2, #31
 8001834:	210f      	movs	r1, #15
 8001836:	201f      	movs	r0, #31
 8001838:	f7ff fe18 	bl	800146c <decodeRgbValue>
 800183c:	4603      	mov	r3, r0
 800183e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001842:	f102 021e 	add.w	r2, r2, #30
 8001846:	8013      	strh	r3, [r2, #0]
 8001848:	e02e      	b.n	80018a8 <matrixPlot+0x350>
		}
		else if (pixels[x]==2){
 800184a:	f107 0320 	add.w	r3, r7, #32
 800184e:	3b14      	subs	r3, #20
 8001850:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001854:	f102 020c 	add.w	r2, r2, #12
 8001858:	6812      	ldr	r2, [r2, #0]
 800185a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d10b      	bne.n	800187a <matrixPlot+0x322>
			colour = decodeRgbValue(31, 31, 31);
 8001862:	221f      	movs	r2, #31
 8001864:	211f      	movs	r1, #31
 8001866:	201f      	movs	r0, #31
 8001868:	f7ff fe00 	bl	800146c <decodeRgbValue>
 800186c:	4603      	mov	r3, r0
 800186e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001872:	f102 021e 	add.w	r2, r2, #30
 8001876:	8013      	strh	r3, [r2, #0]
 8001878:	e016      	b.n	80018a8 <matrixPlot+0x350>
		}
		else if (pixels[x]==3){
 800187a:	f107 0320 	add.w	r3, r7, #32
 800187e:	3b14      	subs	r3, #20
 8001880:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 8001884:	f102 020c 	add.w	r2, r2, #12
 8001888:	6812      	ldr	r2, [r2, #0]
 800188a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d10a      	bne.n	80018a8 <matrixPlot+0x350>
			colour = decodeRgbValue(31, 31, 31);
 8001892:	221f      	movs	r2, #31
 8001894:	211f      	movs	r1, #31
 8001896:	201f      	movs	r0, #31
 8001898:	f7ff fde8 	bl	800146c <decodeRgbValue>
 800189c:	4603      	mov	r3, r0
 800189e:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80018a2:	f102 021e 	add.w	r2, r2, #30
 80018a6:	8013      	strh	r3, [r2, #0]
		}
		lcdWriteData(colour >> 8, colour);;
 80018a8:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80018ac:	f103 031e 	add.w	r3, r3, #30
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	0a1b      	lsrs	r3, r3, #8
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80018bc:	f102 021e 	add.w	r2, r2, #30
 80018c0:	8812      	ldrh	r2, [r2, #0]
 80018c2:	b2d2      	uxtb	r2, r2
 80018c4:	4611      	mov	r1, r2
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff fc2a 	bl	8001120 <lcdWriteData>
	lcdWriteParameter(56);
	lcdWriteParameter(159);

	lcdWriteCommand(WRITE_MEMORY_START);

	for (int x = 0; x < (62*128); x++){
 80018cc:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80018d0:	f103 030c 	add.w	r3, r3, #12
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	3301      	adds	r3, #1
 80018d8:	f507 5278 	add.w	r2, r7, #15872	; 0x3e00
 80018dc:	f102 020c 	add.w	r2, r2, #12
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	f507 5378 	add.w	r3, r7, #15872	; 0x3e00
 80018e6:	f103 030c 	add.w	r3, r3, #12
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f5b3 5ff8 	cmp.w	r3, #7936	; 0x1f00
 80018f0:	f6ff aec6 	blt.w	8001680 <matrixPlot+0x128>
			colour = decodeRgbValue(31, 31, 31);
		}
		lcdWriteData(colour >> 8, colour);;
	}

}
 80018f4:	bf00      	nop
 80018f6:	f507 5778 	add.w	r7, r7, #15872	; 0x3e00
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <createDeleteFixBlock>:

void createDeleteFixBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru, int volba){
 8001900:	b480      	push	{r7}
 8001902:	b0ab      	sub	sp, #172	; 0xac
 8001904:	af00      	add	r7, sp, #0
 8001906:	60f8      	str	r0, [r7, #12]
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	460b      	mov	r3, r1
 800190c:	817b      	strh	r3, [r7, #10]
 800190e:	4613      	mov	r3, r2
 8001910:	813b      	strh	r3, [r7, #8]
	// ak objekt je stvorec
	if (cisloTvaru == 0){
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d134      	bne.n	8001982 <createDeleteFixBlock+0x82>
		for(int i=0;i<12;i++)
 8001918:	2300      	movs	r3, #0
 800191a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800191e:	e02a      	b.n	8001976 <createDeleteFixBlock+0x76>
			for(int j=0;j<12;j++)
 8001920:	2300      	movs	r3, #0
 8001922:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001926:	e01d      	b.n	8001964 <createDeleteFixBlock+0x64>
				if (y0-j>1)
 8001928:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800192c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b01      	cmp	r3, #1
 8001934:	dd11      	ble.n	800195a <createDeleteFixBlock+0x5a>
					matrix[x0+i][y0-j]=volba;
 8001936:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800193a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800193e:	4413      	add	r3, r2
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	4413      	add	r3, r2
 8001946:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800194a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800194e:	1a8a      	subs	r2, r1, r2
 8001950:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001954:	b289      	uxth	r1, r1
 8001956:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

void createDeleteFixBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru, int volba){
	// ak objekt je stvorec
	if (cisloTvaru == 0){
		for(int i=0;i<12;i++)
			for(int j=0;j<12;j++)
 800195a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800195e:	3301      	adds	r3, #1
 8001960:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001964:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001968:	2b0b      	cmp	r3, #11
 800196a:	dddd      	ble.n	8001928 <createDeleteFixBlock+0x28>
}

void createDeleteFixBlock(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru, int volba){
	// ak objekt je stvorec
	if (cisloTvaru == 0){
		for(int i=0;i<12;i++)
 800196c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001970:	3301      	adds	r3, #1
 8001972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001976:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800197a:	2b0b      	cmp	r3, #11
 800197c:	ddd0      	ble.n	8001920 <createDeleteFixBlock+0x20>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 800197e:	f000 bd2a 	b.w	80023d6 <createDeleteFixBlock+0xad6>
			for(int j=0;j<12;j++)
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik |
	else if (cisloTvaru == 1){
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d134      	bne.n	80019f2 <createDeleteFixBlock+0xf2>
		for(int i=0;i<6;i++)
 8001988:	2300      	movs	r3, #0
 800198a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800198e:	e02a      	b.n	80019e6 <createDeleteFixBlock+0xe6>
			for(int j=0;j<24;j++)
 8001990:	2300      	movs	r3, #0
 8001992:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001996:	e01d      	b.n	80019d4 <createDeleteFixBlock+0xd4>
				if (y0-j>1)
 8001998:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800199c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	dd11      	ble.n	80019ca <createDeleteFixBlock+0xca>
					matrix[x0+i][y0-j]=volba;
 80019a6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80019aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019ae:	4413      	add	r3, r2
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	4413      	add	r3, r2
 80019b6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80019ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80019be:	1a8a      	subs	r2, r1, r2
 80019c0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80019c4:	b289      	uxth	r1, r1
 80019c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik |
	else if (cisloTvaru == 1){
		for(int i=0;i<6;i++)
			for(int j=0;j<24;j++)
 80019ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019ce:	3301      	adds	r3, #1
 80019d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80019d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019d8:	2b17      	cmp	r3, #23
 80019da:	dddd      	ble.n	8001998 <createDeleteFixBlock+0x98>
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik |
	else if (cisloTvaru == 1){
		for(int i=0;i<6;i++)
 80019dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019e0:	3301      	adds	r3, #1
 80019e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80019e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80019ea:	2b05      	cmp	r3, #5
 80019ec:	ddd0      	ble.n	8001990 <createDeleteFixBlock+0x90>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 80019ee:	f000 bcf2 	b.w	80023d6 <createDeleteFixBlock+0xad6>
			for(int j=0;j<24;j++)
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik _
	else if (cisloTvaru == 2){
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d134      	bne.n	8001a62 <createDeleteFixBlock+0x162>
		for(int i=0;i<24;i++)
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80019fe:	e02a      	b.n	8001a56 <createDeleteFixBlock+0x156>
			for(int j=0;j<6;j++)
 8001a00:	2300      	movs	r3, #0
 8001a02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001a06:	e01d      	b.n	8001a44 <createDeleteFixBlock+0x144>
				if (y0-j>1)
 8001a08:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001a0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	dd11      	ble.n	8001a3a <createDeleteFixBlock+0x13a>
					matrix[x0+i][y0-j]=volba;
 8001a16:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001a1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001a1e:	4413      	add	r3, r2
 8001a20:	021b      	lsls	r3, r3, #8
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	4413      	add	r3, r2
 8001a26:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001a2a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001a2e:	1a8a      	subs	r2, r1, r2
 8001a30:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001a34:	b289      	uxth	r1, r1
 8001a36:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik _
	else if (cisloTvaru == 2){
		for(int i=0;i<24;i++)
			for(int j=0;j<6;j++)
 8001a3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a3e:	3301      	adds	r3, #1
 8001a40:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001a44:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a48:	2b05      	cmp	r3, #5
 8001a4a:	dddd      	ble.n	8001a08 <createDeleteFixBlock+0x108>
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je obdlznik _
	else if (cisloTvaru == 2){
		for(int i=0;i<24;i++)
 8001a4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001a50:	3301      	adds	r3, #1
 8001a52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001a56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001a5a:	2b17      	cmp	r3, #23
 8001a5c:	ddd0      	ble.n	8001a00 <createDeleteFixBlock+0x100>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001a5e:	f000 bcba 	b.w	80023d6 <createDeleteFixBlock+0xad6>
			for(int j=0;j<6;j++)
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d156      	bne.n	8001b16 <createDeleteFixBlock+0x216>
		for(int i=0;i<18;i++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001a6e:	e04c      	b.n	8001b0a <createDeleteFixBlock+0x20a>
			for(int j=0;j<12;j++){
 8001a70:	2300      	movs	r3, #0
 8001a72:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001a76:	e03f      	b.n	8001af8 <createDeleteFixBlock+0x1f8>
				if (y0-j>1){
 8001a78:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001a7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	dd33      	ble.n	8001aee <createDeleteFixBlock+0x1ee>
					if (j<6 && i>5)
 8001a86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a8a:	2b05      	cmp	r3, #5
 8001a8c:	dc15      	bgt.n	8001aba <createDeleteFixBlock+0x1ba>
 8001a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a92:	2b05      	cmp	r3, #5
 8001a94:	dd11      	ble.n	8001aba <createDeleteFixBlock+0x1ba>
						matrix[x0+i][y0-j]=volba;
 8001a96:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001a9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a9e:	4413      	add	r3, r2
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001aaa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001aae:	1a8a      	subs	r2, r1, r2
 8001ab0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001ab4:	b289      	uxth	r1, r1
 8001ab6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && i<12)
 8001aba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001abe:	2b05      	cmp	r3, #5
 8001ac0:	dd15      	ble.n	8001aee <createDeleteFixBlock+0x1ee>
 8001ac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ac6:	2b0b      	cmp	r3, #11
 8001ac8:	dc11      	bgt.n	8001aee <createDeleteFixBlock+0x1ee>
						matrix[x0+i][y0-j]=volba;
 8001aca:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ace:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ad2:	4413      	add	r3, r2
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	4413      	add	r3, r2
 8001ada:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001ade:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001ae2:	1a8a      	subs	r2, r1, r2
 8001ae4:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001ae8:	b289      	uxth	r1, r1
 8001aea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8001aee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001af2:	3301      	adds	r3, #1
 8001af4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001af8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001afc:	2b0b      	cmp	r3, #11
 8001afe:	ddbb      	ble.n	8001a78 <createDeleteFixBlock+0x178>
				if (y0-j>1)
					matrix[x0+i][y0-j]=volba;
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
		for(int i=0;i<18;i++)
 8001b00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b04:	3301      	adds	r3, #1
 8001b06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001b0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001b0e:	2b11      	cmp	r3, #17
 8001b10:	ddae      	ble.n	8001a70 <createDeleteFixBlock+0x170>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001b12:	f000 bc60 	b.w	80023d6 <createDeleteFixBlock+0xad6>

				}
			}
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d16f      	bne.n	8001bfc <createDeleteFixBlock+0x2fc>
		for(int i=0;i<12;i++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001b22:	e066      	b.n	8001bf2 <createDeleteFixBlock+0x2f2>
			for(int j=0;j<18;j++){
 8001b24:	2300      	movs	r3, #0
 8001b26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001b2a:	e059      	b.n	8001be0 <createDeleteFixBlock+0x2e0>
				if (y0-j>1){
 8001b2c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001b30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	dd4d      	ble.n	8001bd6 <createDeleteFixBlock+0x2d6>
					if (j>5 && i>5)
 8001b3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b3e:	2b05      	cmp	r3, #5
 8001b40:	dd15      	ble.n	8001b6e <createDeleteFixBlock+0x26e>
 8001b42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001b46:	2b05      	cmp	r3, #5
 8001b48:	dd11      	ble.n	8001b6e <createDeleteFixBlock+0x26e>
						matrix[x0+i][y0-j]=volba;
 8001b4a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001b4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001b52:	4413      	add	r3, r2
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	4413      	add	r3, r2
 8001b5a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001b5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001b62:	1a8a      	subs	r2, r1, r2
 8001b64:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001b68:	b289      	uxth	r1, r1
 8001b6a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && j<12)
 8001b6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b72:	2b05      	cmp	r3, #5
 8001b74:	dd15      	ble.n	8001ba2 <createDeleteFixBlock+0x2a2>
 8001b76:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b7a:	2b0b      	cmp	r3, #11
 8001b7c:	dc11      	bgt.n	8001ba2 <createDeleteFixBlock+0x2a2>
						matrix[x0+i][y0-j]=volba;
 8001b7e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001b82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001b86:	4413      	add	r3, r2
 8001b88:	021b      	lsls	r3, r3, #8
 8001b8a:	68fa      	ldr	r2, [r7, #12]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001b92:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001b96:	1a8a      	subs	r2, r1, r2
 8001b98:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001b9c:	b289      	uxth	r1, r1
 8001b9e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j<12 && i<6)
 8001ba2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ba6:	2b0b      	cmp	r3, #11
 8001ba8:	dc15      	bgt.n	8001bd6 <createDeleteFixBlock+0x2d6>
 8001baa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bae:	2b05      	cmp	r3, #5
 8001bb0:	dc11      	bgt.n	8001bd6 <createDeleteFixBlock+0x2d6>
						matrix[x0+i][y0-j]=volba;
 8001bb2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001bb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bba:	4413      	add	r3, r2
 8001bbc:	021b      	lsls	r3, r3, #8
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001bc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001bca:	1a8a      	subs	r2, r1, r2
 8001bcc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001bd0:	b289      	uxth	r1, r1
 8001bd2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8001bd6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001bda:	3301      	adds	r3, #1
 8001bdc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001be4:	2b11      	cmp	r3, #17
 8001be6:	dda1      	ble.n	8001b2c <createDeleteFixBlock+0x22c>
				}
			}
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
		for(int i=0;i<12;i++)
 8001be8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bec:	3301      	adds	r3, #1
 8001bee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001bf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001bf6:	2b0b      	cmp	r3, #11
 8001bf8:	dd94      	ble.n	8001b24 <createDeleteFixBlock+0x224>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001bfa:	e3ec      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je opan Z
	else if (cisloTvaru == 5){
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b05      	cmp	r3, #5
 8001c00:	d144      	bne.n	8001c8c <createDeleteFixBlock+0x38c>
		for(int i=0;i<18;i++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c06:	e03d      	b.n	8001c84 <createDeleteFixBlock+0x384>
			for(int j=0;j<12;j++){
 8001c08:	2300      	movs	r3, #0
 8001c0a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c0c:	e034      	b.n	8001c78 <createDeleteFixBlock+0x378>
				if (y0-j>1){
 8001c0e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001c12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	dd2b      	ble.n	8001c72 <createDeleteFixBlock+0x372>
					if (j>5 && i>5)
 8001c1a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c1c:	2b05      	cmp	r3, #5
 8001c1e:	dd12      	ble.n	8001c46 <createDeleteFixBlock+0x346>
 8001c20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c22:	2b05      	cmp	r3, #5
 8001c24:	dd0f      	ble.n	8001c46 <createDeleteFixBlock+0x346>
						matrix[x0+i][y0-j]=volba;
 8001c26:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001c2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c2c:	4413      	add	r3, r2
 8001c2e:	021b      	lsls	r3, r3, #8
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4413      	add	r3, r2
 8001c34:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001c38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c3a:	1a8a      	subs	r2, r1, r2
 8001c3c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001c40:	b289      	uxth	r1, r1
 8001c42:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j<6 && i<12)
 8001c46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c48:	2b05      	cmp	r3, #5
 8001c4a:	dc12      	bgt.n	8001c72 <createDeleteFixBlock+0x372>
 8001c4c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c4e:	2b0b      	cmp	r3, #11
 8001c50:	dc0f      	bgt.n	8001c72 <createDeleteFixBlock+0x372>
						matrix[x0+i][y0-j]=volba;
 8001c52:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001c56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c58:	4413      	add	r3, r2
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001c64:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c66:	1a8a      	subs	r2, r1, r2
 8001c68:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001c6c:	b289      	uxth	r1, r1
 8001c6e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je opan Z
	else if (cisloTvaru == 5){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8001c72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c74:	3301      	adds	r3, #1
 8001c76:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c7a:	2b0b      	cmp	r3, #11
 8001c7c:	ddc7      	ble.n	8001c0e <createDeleteFixBlock+0x30e>
				}
			}
	}
	// ak objekt je opan Z
	else if (cisloTvaru == 5){
		for(int i=0;i<18;i++)
 8001c7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c80:	3301      	adds	r3, #1
 8001c82:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c84:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c86:	2b11      	cmp	r3, #17
 8001c88:	ddbe      	ble.n	8001c08 <createDeleteFixBlock+0x308>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001c8a:	e3a4      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b06      	cmp	r3, #6
 8001c90:	d15a      	bne.n	8001d48 <createDeleteFixBlock+0x448>
		for(int i=0;i<12;i++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	677b      	str	r3, [r7, #116]	; 0x74
 8001c96:	e053      	b.n	8001d40 <createDeleteFixBlock+0x440>
			for(int j=0;j<18;j++){
 8001c98:	2300      	movs	r3, #0
 8001c9a:	673b      	str	r3, [r7, #112]	; 0x70
 8001c9c:	e04a      	b.n	8001d34 <createDeleteFixBlock+0x434>
				if (y0-j>1){
 8001c9e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001ca2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	dd41      	ble.n	8001d2e <createDeleteFixBlock+0x42e>
					if (j>5 && i<6)
 8001caa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cac:	2b05      	cmp	r3, #5
 8001cae:	dd12      	ble.n	8001cd6 <createDeleteFixBlock+0x3d6>
 8001cb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	dc0f      	bgt.n	8001cd6 <createDeleteFixBlock+0x3d6>
						matrix[x0+i][y0-j]=volba;
 8001cb6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001cba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cbc:	4413      	add	r3, r2
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001cc8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001cca:	1a8a      	subs	r2, r1, r2
 8001ccc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001cd0:	b289      	uxth	r1, r1
 8001cd2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && j<12)
 8001cd6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cd8:	2b05      	cmp	r3, #5
 8001cda:	dd12      	ble.n	8001d02 <createDeleteFixBlock+0x402>
 8001cdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001cde:	2b0b      	cmp	r3, #11
 8001ce0:	dc0f      	bgt.n	8001d02 <createDeleteFixBlock+0x402>
						matrix[x0+i][y0-j]=volba;
 8001ce2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ce6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ce8:	4413      	add	r3, r2
 8001cea:	021b      	lsls	r3, r3, #8
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001cf4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001cf6:	1a8a      	subs	r2, r1, r2
 8001cf8:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001cfc:	b289      	uxth	r1, r1
 8001cfe:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j<12 && i>5)
 8001d02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d04:	2b0b      	cmp	r3, #11
 8001d06:	dc12      	bgt.n	8001d2e <createDeleteFixBlock+0x42e>
 8001d08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d0a:	2b05      	cmp	r3, #5
 8001d0c:	dd0f      	ble.n	8001d2e <createDeleteFixBlock+0x42e>
						matrix[x0+i][y0-j]=volba;
 8001d0e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d14:	4413      	add	r3, r2
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001d20:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001d22:	1a8a      	subs	r2, r1, r2
 8001d24:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001d28:	b289      	uxth	r1, r1
 8001d2a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8001d2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d30:	3301      	adds	r3, #1
 8001d32:	673b      	str	r3, [r7, #112]	; 0x70
 8001d34:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d36:	2b11      	cmp	r3, #17
 8001d38:	ddb1      	ble.n	8001c9e <createDeleteFixBlock+0x39e>
				}
			}
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
		for(int i=0;i<12;i++)
 8001d3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	677b      	str	r3, [r7, #116]	; 0x74
 8001d40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001d42:	2b0b      	cmp	r3, #11
 8001d44:	dda8      	ble.n	8001c98 <createDeleteFixBlock+0x398>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001d46:	e346      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b07      	cmp	r3, #7
 8001d4c:	d141      	bne.n	8001dd2 <createDeleteFixBlock+0x4d2>
		for(int i=0;i<12;i++)
 8001d4e:	2300      	movs	r3, #0
 8001d50:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001d52:	e03a      	b.n	8001dca <createDeleteFixBlock+0x4ca>
			for(int j=0;j<18;j++){
 8001d54:	2300      	movs	r3, #0
 8001d56:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d58:	e031      	b.n	8001dbe <createDeleteFixBlock+0x4be>
				if (y0-j>1){
 8001d5a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001d5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	dd28      	ble.n	8001db8 <createDeleteFixBlock+0x4b8>
					if (j>5 && i<6)
 8001d66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d68:	2b05      	cmp	r3, #5
 8001d6a:	dd12      	ble.n	8001d92 <createDeleteFixBlock+0x492>
 8001d6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d6e:	2b05      	cmp	r3, #5
 8001d70:	dc0f      	bgt.n	8001d92 <createDeleteFixBlock+0x492>
						matrix[x0+i][y0-j]=volba;
 8001d72:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d78:	4413      	add	r3, r2
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	4413      	add	r3, r2
 8001d80:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001d84:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001d86:	1a8a      	subs	r2, r1, r2
 8001d88:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001d8c:	b289      	uxth	r1, r1
 8001d8e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j<6)
 8001d92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001d94:	2b05      	cmp	r3, #5
 8001d96:	dc0f      	bgt.n	8001db8 <createDeleteFixBlock+0x4b8>
						matrix[x0+i][y0-j]=volba;
 8001d98:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001d9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d9e:	4413      	add	r3, r2
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	68fa      	ldr	r2, [r7, #12]
 8001da4:	4413      	add	r3, r2
 8001da6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001daa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001dac:	1a8a      	subs	r2, r1, r2
 8001dae:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001db2:	b289      	uxth	r1, r1
 8001db4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8001db8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dba:	3301      	adds	r3, #1
 8001dbc:	66bb      	str	r3, [r7, #104]	; 0x68
 8001dbe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001dc0:	2b11      	cmp	r3, #17
 8001dc2:	ddca      	ble.n	8001d5a <createDeleteFixBlock+0x45a>
				}
			}
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
		for(int i=0;i<12;i++)
 8001dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dcc:	2b0b      	cmp	r3, #11
 8001dce:	ddc1      	ble.n	8001d54 <createDeleteFixBlock+0x454>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001dd0:	e301      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d141      	bne.n	8001e5c <createDeleteFixBlock+0x55c>
		for(int i=0;i<18;i++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	667b      	str	r3, [r7, #100]	; 0x64
 8001ddc:	e03a      	b.n	8001e54 <createDeleteFixBlock+0x554>
			for(int j=0;j<12;j++){
 8001dde:	2300      	movs	r3, #0
 8001de0:	663b      	str	r3, [r7, #96]	; 0x60
 8001de2:	e031      	b.n	8001e48 <createDeleteFixBlock+0x548>
				if (y0-j>1){
 8001de4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001de8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001dea:	1ad3      	subs	r3, r2, r3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	dd28      	ble.n	8001e42 <createDeleteFixBlock+0x542>
					if (j<6)
 8001df0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	dc0f      	bgt.n	8001e16 <createDeleteFixBlock+0x516>
						matrix[x0+i][y0-j]=volba;
 8001df6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001dfa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001dfc:	4413      	add	r3, r2
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	4413      	add	r3, r2
 8001e04:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001e08:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e0a:	1a8a      	subs	r2, r1, r2
 8001e0c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001e10:	b289      	uxth	r1, r1
 8001e12:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && i>11)
 8001e16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e18:	2b05      	cmp	r3, #5
 8001e1a:	dd12      	ble.n	8001e42 <createDeleteFixBlock+0x542>
 8001e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e1e:	2b0b      	cmp	r3, #11
 8001e20:	dd0f      	ble.n	8001e42 <createDeleteFixBlock+0x542>
						matrix[x0+i][y0-j]=volba;
 8001e22:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e28:	4413      	add	r3, r2
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	68fa      	ldr	r2, [r7, #12]
 8001e2e:	4413      	add	r3, r2
 8001e30:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001e34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e36:	1a8a      	subs	r2, r1, r2
 8001e38:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001e3c:	b289      	uxth	r1, r1
 8001e3e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8001e42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e44:	3301      	adds	r3, #1
 8001e46:	663b      	str	r3, [r7, #96]	; 0x60
 8001e48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e4a:	2b0b      	cmp	r3, #11
 8001e4c:	ddca      	ble.n	8001de4 <createDeleteFixBlock+0x4e4>
				}
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
		for(int i=0;i<18;i++)
 8001e4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e50:	3301      	adds	r3, #1
 8001e52:	667b      	str	r3, [r7, #100]	; 0x64
 8001e54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001e56:	2b11      	cmp	r3, #17
 8001e58:	ddc1      	ble.n	8001dde <createDeleteFixBlock+0x4de>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001e5a:	e2bc      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2b09      	cmp	r3, #9
 8001e60:	d141      	bne.n	8001ee6 <createDeleteFixBlock+0x5e6>
		for(int i=0;i<12;i++)
 8001e62:	2300      	movs	r3, #0
 8001e64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e66:	e03a      	b.n	8001ede <createDeleteFixBlock+0x5de>
			for(int j=0;j<18;j++){
 8001e68:	2300      	movs	r3, #0
 8001e6a:	65bb      	str	r3, [r7, #88]	; 0x58
 8001e6c:	e031      	b.n	8001ed2 <createDeleteFixBlock+0x5d2>
				if (y0-j>1){
 8001e6e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001e72:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	dd28      	ble.n	8001ecc <createDeleteFixBlock+0x5cc>
					if (j<12 && i>5)
 8001e7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e7c:	2b0b      	cmp	r3, #11
 8001e7e:	dc12      	bgt.n	8001ea6 <createDeleteFixBlock+0x5a6>
 8001e80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e82:	2b05      	cmp	r3, #5
 8001e84:	dd0f      	ble.n	8001ea6 <createDeleteFixBlock+0x5a6>
						matrix[x0+i][y0-j]=volba;
 8001e86:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e8c:	4413      	add	r3, r2
 8001e8e:	021b      	lsls	r3, r3, #8
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4413      	add	r3, r2
 8001e94:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001e98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e9a:	1a8a      	subs	r2, r1, r2
 8001e9c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001ea0:	b289      	uxth	r1, r1
 8001ea2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>11)
 8001ea6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ea8:	2b0b      	cmp	r3, #11
 8001eaa:	dd0f      	ble.n	8001ecc <createDeleteFixBlock+0x5cc>
						matrix[x0+i][y0-j]=volba;
 8001eac:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001eb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001eb2:	4413      	add	r3, r2
 8001eb4:	021b      	lsls	r3, r3, #8
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4413      	add	r3, r2
 8001eba:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001ebe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001ec0:	1a8a      	subs	r2, r1, r2
 8001ec2:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001ec6:	b289      	uxth	r1, r1
 8001ec8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8001ecc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ece:	3301      	adds	r3, #1
 8001ed0:	65bb      	str	r3, [r7, #88]	; 0x58
 8001ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ed4:	2b11      	cmp	r3, #17
 8001ed6:	ddca      	ble.n	8001e6e <createDeleteFixBlock+0x56e>
				}
			}
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
		for(int i=0;i<12;i++)
 8001ed8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001eda:	3301      	adds	r3, #1
 8001edc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ee0:	2b0b      	cmp	r3, #11
 8001ee2:	ddc1      	ble.n	8001e68 <createDeleteFixBlock+0x568>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001ee4:	e277      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2b0a      	cmp	r3, #10
 8001eea:	d141      	bne.n	8001f70 <createDeleteFixBlock+0x670>
		for(int i=0;i<18;i++)
 8001eec:	2300      	movs	r3, #0
 8001eee:	657b      	str	r3, [r7, #84]	; 0x54
 8001ef0:	e03a      	b.n	8001f68 <createDeleteFixBlock+0x668>
			for(int j=0;j<12;j++){
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	653b      	str	r3, [r7, #80]	; 0x50
 8001ef6:	e031      	b.n	8001f5c <createDeleteFixBlock+0x65c>
				if (y0-j>1){
 8001ef8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001efc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	dd28      	ble.n	8001f56 <createDeleteFixBlock+0x656>
					if (j<6 && i<6)
 8001f04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f06:	2b05      	cmp	r3, #5
 8001f08:	dc12      	bgt.n	8001f30 <createDeleteFixBlock+0x630>
 8001f0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f0c:	2b05      	cmp	r3, #5
 8001f0e:	dc0f      	bgt.n	8001f30 <createDeleteFixBlock+0x630>
						matrix[x0+i][y0-j]=volba;
 8001f10:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001f14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f16:	4413      	add	r3, r2
 8001f18:	021b      	lsls	r3, r3, #8
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001f22:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001f24:	1a8a      	subs	r2, r1, r2
 8001f26:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001f2a:	b289      	uxth	r1, r1
 8001f2c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5)
 8001f30:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	dd0f      	ble.n	8001f56 <createDeleteFixBlock+0x656>
						matrix[x0+i][y0-j]=volba;
 8001f36:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001f3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f3c:	4413      	add	r3, r2
 8001f3e:	021b      	lsls	r3, r3, #8
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4413      	add	r3, r2
 8001f44:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001f48:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001f4a:	1a8a      	subs	r2, r1, r2
 8001f4c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001f50:	b289      	uxth	r1, r1
 8001f52:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8001f56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f58:	3301      	adds	r3, #1
 8001f5a:	653b      	str	r3, [r7, #80]	; 0x50
 8001f5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f5e:	2b0b      	cmp	r3, #11
 8001f60:	ddca      	ble.n	8001ef8 <createDeleteFixBlock+0x5f8>
				}
			}
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
		for(int i=0;i<18;i++)
 8001f62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f64:	3301      	adds	r3, #1
 8001f66:	657b      	str	r3, [r7, #84]	; 0x54
 8001f68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001f6a:	2b11      	cmp	r3, #17
 8001f6c:	ddc1      	ble.n	8001ef2 <createDeleteFixBlock+0x5f2>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001f6e:	e232      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je _._
	else if (cisloTvaru == 11){
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b0b      	cmp	r3, #11
 8001f74:	d144      	bne.n	8002000 <createDeleteFixBlock+0x700>
		for(int i=0;i<18;i++)
 8001f76:	2300      	movs	r3, #0
 8001f78:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f7a:	e03d      	b.n	8001ff8 <createDeleteFixBlock+0x6f8>
			for(int j=0;j<12;j++){
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f80:	e034      	b.n	8001fec <createDeleteFixBlock+0x6ec>
				if (y0-j>1){
 8001f82:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001f86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	dd2b      	ble.n	8001fe6 <createDeleteFixBlock+0x6e6>
					if (j<6)
 8001f8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f90:	2b05      	cmp	r3, #5
 8001f92:	dc0f      	bgt.n	8001fb4 <createDeleteFixBlock+0x6b4>
						matrix[x0+i][y0-j]=volba;
 8001f94:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f9a:	4413      	add	r3, r2
 8001f9c:	021b      	lsls	r3, r3, #8
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001fa6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001fa8:	1a8a      	subs	r2, r1, r2
 8001faa:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001fae:	b289      	uxth	r1, r1
 8001fb0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && (i>5 && i<12))
 8001fb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	dd15      	ble.n	8001fe6 <createDeleteFixBlock+0x6e6>
 8001fba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fbc:	2b05      	cmp	r3, #5
 8001fbe:	dd12      	ble.n	8001fe6 <createDeleteFixBlock+0x6e6>
 8001fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fc2:	2b0b      	cmp	r3, #11
 8001fc4:	dc0f      	bgt.n	8001fe6 <createDeleteFixBlock+0x6e6>
						matrix[x0+i][y0-j]=volba;
 8001fc6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001fca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fcc:	4413      	add	r3, r2
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8001fd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001fda:	1a8a      	subs	r2, r1, r2
 8001fdc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8001fe0:	b289      	uxth	r1, r1
 8001fe2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je _._
	else if (cisloTvaru == 11){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8001fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fe8:	3301      	adds	r3, #1
 8001fea:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fee:	2b0b      	cmp	r3, #11
 8001ff0:	ddc7      	ble.n	8001f82 <createDeleteFixBlock+0x682>
				}
			}
	}
	// ak objekt je _._
	else if (cisloTvaru == 11){
		for(int i=0;i<18;i++)
 8001ff2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ff8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ffa:	2b11      	cmp	r3, #17
 8001ffc:	ddbe      	ble.n	8001f7c <createDeleteFixBlock+0x67c>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8001ffe:	e1ea      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b0c      	cmp	r3, #12
 8002004:	d144      	bne.n	8002090 <createDeleteFixBlock+0x790>
		for(int i=0;i<12;i++)
 8002006:	2300      	movs	r3, #0
 8002008:	647b      	str	r3, [r7, #68]	; 0x44
 800200a:	e03d      	b.n	8002088 <createDeleteFixBlock+0x788>
			for(int j=0;j<18;j++){
 800200c:	2300      	movs	r3, #0
 800200e:	643b      	str	r3, [r7, #64]	; 0x40
 8002010:	e034      	b.n	800207c <createDeleteFixBlock+0x77c>
				if (y0-j>1){
 8002012:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002018:	1ad3      	subs	r3, r2, r3
 800201a:	2b01      	cmp	r3, #1
 800201c:	dd2b      	ble.n	8002076 <createDeleteFixBlock+0x776>
					if ((j>5 && j<12) && (i<6))
 800201e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002020:	2b05      	cmp	r3, #5
 8002022:	dd15      	ble.n	8002050 <createDeleteFixBlock+0x750>
 8002024:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002026:	2b0b      	cmp	r3, #11
 8002028:	dc12      	bgt.n	8002050 <createDeleteFixBlock+0x750>
 800202a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800202c:	2b05      	cmp	r3, #5
 800202e:	dc0f      	bgt.n	8002050 <createDeleteFixBlock+0x750>
						matrix[x0+i][y0-j]=volba;
 8002030:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002036:	4413      	add	r3, r2
 8002038:	021b      	lsls	r3, r3, #8
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4413      	add	r3, r2
 800203e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002042:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002044:	1a8a      	subs	r2, r1, r2
 8002046:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800204a:	b289      	uxth	r1, r1
 800204c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (i>5)
 8002050:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002052:	2b05      	cmp	r3, #5
 8002054:	dd0f      	ble.n	8002076 <createDeleteFixBlock+0x776>
						matrix[x0+i][y0-j]=volba;
 8002056:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800205a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800205c:	4413      	add	r3, r2
 800205e:	021b      	lsls	r3, r3, #8
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	4413      	add	r3, r2
 8002064:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002068:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800206a:	1a8a      	subs	r2, r1, r2
 800206c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002070:	b289      	uxth	r1, r1
 8002072:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8002076:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002078:	3301      	adds	r3, #1
 800207a:	643b      	str	r3, [r7, #64]	; 0x40
 800207c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800207e:	2b11      	cmp	r3, #17
 8002080:	ddc7      	ble.n	8002012 <createDeleteFixBlock+0x712>
				}
			}
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
		for(int i=0;i<12;i++)
 8002082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002084:	3301      	adds	r3, #1
 8002086:	647b      	str	r3, [r7, #68]	; 0x44
 8002088:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800208a:	2b0b      	cmp	r3, #11
 800208c:	ddbe      	ble.n	800200c <createDeleteFixBlock+0x70c>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 800208e:	e1a2      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je ..,..
	else if (cisloTvaru == 13){
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b0d      	cmp	r3, #13
 8002094:	d144      	bne.n	8002120 <createDeleteFixBlock+0x820>
		for(int i=0;i<18;i++)
 8002096:	2300      	movs	r3, #0
 8002098:	63fb      	str	r3, [r7, #60]	; 0x3c
 800209a:	e03d      	b.n	8002118 <createDeleteFixBlock+0x818>
			for(int j=0;j<12;j++){
 800209c:	2300      	movs	r3, #0
 800209e:	63bb      	str	r3, [r7, #56]	; 0x38
 80020a0:	e034      	b.n	800210c <createDeleteFixBlock+0x80c>
				if (y0-j>1){
 80020a2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80020a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	dd2b      	ble.n	8002106 <createDeleteFixBlock+0x806>
					if (j<6 && (i>5 && i<12))
 80020ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020b0:	2b05      	cmp	r3, #5
 80020b2:	dc15      	bgt.n	80020e0 <createDeleteFixBlock+0x7e0>
 80020b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b6:	2b05      	cmp	r3, #5
 80020b8:	dd12      	ble.n	80020e0 <createDeleteFixBlock+0x7e0>
 80020ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020bc:	2b0b      	cmp	r3, #11
 80020be:	dc0f      	bgt.n	80020e0 <createDeleteFixBlock+0x7e0>
						matrix[x0+i][y0-j]=volba;
 80020c0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80020c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020c6:	4413      	add	r3, r2
 80020c8:	021b      	lsls	r3, r3, #8
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	4413      	add	r3, r2
 80020ce:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80020d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020d4:	1a8a      	subs	r2, r1, r2
 80020d6:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80020da:	b289      	uxth	r1, r1
 80020dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5)
 80020e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020e2:	2b05      	cmp	r3, #5
 80020e4:	dd0f      	ble.n	8002106 <createDeleteFixBlock+0x806>
						matrix[x0+i][y0-j]=volba;
 80020e6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80020ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ec:	4413      	add	r3, r2
 80020ee:	021b      	lsls	r3, r3, #8
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4413      	add	r3, r2
 80020f4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80020f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80020fa:	1a8a      	subs	r2, r1, r2
 80020fc:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002100:	b289      	uxth	r1, r1
 8002102:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je ..,..
	else if (cisloTvaru == 13){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8002106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002108:	3301      	adds	r3, #1
 800210a:	63bb      	str	r3, [r7, #56]	; 0x38
 800210c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800210e:	2b0b      	cmp	r3, #11
 8002110:	ddc7      	ble.n	80020a2 <createDeleteFixBlock+0x7a2>
				}
			}
	}
	// ak objekt je ..,..
	else if (cisloTvaru == 13){
		for(int i=0;i<18;i++)
 8002112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002114:	3301      	adds	r3, #1
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800211a:	2b11      	cmp	r3, #17
 800211c:	ddbe      	ble.n	800209c <createDeleteFixBlock+0x79c>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 800211e:	e15a      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b0e      	cmp	r3, #14
 8002124:	d144      	bne.n	80021b0 <createDeleteFixBlock+0x8b0>
		for(int i=0;i<12;i++)
 8002126:	2300      	movs	r3, #0
 8002128:	637b      	str	r3, [r7, #52]	; 0x34
 800212a:	e03d      	b.n	80021a8 <createDeleteFixBlock+0x8a8>
			for(int j=0;j<18;j++){
 800212c:	2300      	movs	r3, #0
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
 8002130:	e034      	b.n	800219c <createDeleteFixBlock+0x89c>
				if (y0-j>1){
 8002132:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b01      	cmp	r3, #1
 800213c:	dd2b      	ble.n	8002196 <createDeleteFixBlock+0x896>
					if (i<6)
 800213e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002140:	2b05      	cmp	r3, #5
 8002142:	dc0f      	bgt.n	8002164 <createDeleteFixBlock+0x864>
						matrix[x0+i][y0-j]=volba;
 8002144:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800214a:	4413      	add	r3, r2
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	4413      	add	r3, r2
 8002152:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002156:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002158:	1a8a      	subs	r2, r1, r2
 800215a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800215e:	b289      	uxth	r1, r1
 8002160:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if ((j>5 && j<12) && (i>5))
 8002164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002166:	2b05      	cmp	r3, #5
 8002168:	dd15      	ble.n	8002196 <createDeleteFixBlock+0x896>
 800216a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800216c:	2b0b      	cmp	r3, #11
 800216e:	dc12      	bgt.n	8002196 <createDeleteFixBlock+0x896>
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	2b05      	cmp	r3, #5
 8002174:	dd0f      	ble.n	8002196 <createDeleteFixBlock+0x896>
						matrix[x0+i][y0-j]=volba;
 8002176:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800217a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800217c:	4413      	add	r3, r2
 800217e:	021b      	lsls	r3, r3, #8
 8002180:	68fa      	ldr	r2, [r7, #12]
 8002182:	4413      	add	r3, r2
 8002184:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800218a:	1a8a      	subs	r2, r1, r2
 800218c:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002190:	b289      	uxth	r1, r1
 8002192:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8002196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002198:	3301      	adds	r3, #1
 800219a:	633b      	str	r3, [r7, #48]	; 0x30
 800219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219e:	2b11      	cmp	r3, #17
 80021a0:	ddc7      	ble.n	8002132 <createDeleteFixBlock+0x832>
				}
			}
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
		for(int i=0;i<12;i++)
 80021a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021a4:	3301      	adds	r3, #1
 80021a6:	637b      	str	r3, [r7, #52]	; 0x34
 80021a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021aa:	2b0b      	cmp	r3, #11
 80021ac:	ddbe      	ble.n	800212c <createDeleteFixBlock+0x82c>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 80021ae:	e112      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b0f      	cmp	r3, #15
 80021b4:	d141      	bne.n	800223a <createDeleteFixBlock+0x93a>
		for(int i=0;i<12;i++)
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ba:	e03a      	b.n	8002232 <createDeleteFixBlock+0x932>
			for(int j=0;j<18;j++){
 80021bc:	2300      	movs	r3, #0
 80021be:	62bb      	str	r3, [r7, #40]	; 0x28
 80021c0:	e031      	b.n	8002226 <createDeleteFixBlock+0x926>
				if (y0-j>1){
 80021c2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80021c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	dd28      	ble.n	8002220 <createDeleteFixBlock+0x920>
					if (j<6)
 80021ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d0:	2b05      	cmp	r3, #5
 80021d2:	dc0f      	bgt.n	80021f4 <createDeleteFixBlock+0x8f4>
						matrix[x0+i][y0-j]=volba;
 80021d4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80021d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021da:	4413      	add	r3, r2
 80021dc:	021b      	lsls	r3, r3, #8
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	4413      	add	r3, r2
 80021e2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80021e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021e8:	1a8a      	subs	r2, r1, r2
 80021ea:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80021ee:	b289      	uxth	r1, r1
 80021f0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && i>5)
 80021f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f6:	2b05      	cmp	r3, #5
 80021f8:	dd12      	ble.n	8002220 <createDeleteFixBlock+0x920>
 80021fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021fc:	2b05      	cmp	r3, #5
 80021fe:	dd0f      	ble.n	8002220 <createDeleteFixBlock+0x920>
						matrix[x0+i][y0-j]=volba;
 8002200:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002206:	4413      	add	r3, r2
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4413      	add	r3, r2
 800220e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002212:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002214:	1a8a      	subs	r2, r1, r2
 8002216:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800221a:	b289      	uxth	r1, r1
 800221c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8002220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002222:	3301      	adds	r3, #1
 8002224:	62bb      	str	r3, [r7, #40]	; 0x28
 8002226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002228:	2b11      	cmp	r3, #17
 800222a:	ddca      	ble.n	80021c2 <createDeleteFixBlock+0x8c2>
				}
			}
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
		for(int i=0;i<12;i++)
 800222c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222e:	3301      	adds	r3, #1
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002232:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002234:	2b0b      	cmp	r3, #11
 8002236:	ddc1      	ble.n	80021bc <createDeleteFixBlock+0x8bc>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 8002238:	e0cd      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2b10      	cmp	r3, #16
 800223e:	d141      	bne.n	80022c4 <createDeleteFixBlock+0x9c4>
		for(int i=0;i<18;i++)
 8002240:	2300      	movs	r3, #0
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
 8002244:	e03a      	b.n	80022bc <createDeleteFixBlock+0x9bc>
			for(int j=0;j<12;j++){
 8002246:	2300      	movs	r3, #0
 8002248:	623b      	str	r3, [r7, #32]
 800224a:	e031      	b.n	80022b0 <createDeleteFixBlock+0x9b0>
				if (y0-j>1){
 800224c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b01      	cmp	r3, #1
 8002256:	dd28      	ble.n	80022aa <createDeleteFixBlock+0x9aa>
					if (j<6 && i>11)
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	2b05      	cmp	r3, #5
 800225c:	dc12      	bgt.n	8002284 <createDeleteFixBlock+0x984>
 800225e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002260:	2b0b      	cmp	r3, #11
 8002262:	dd0f      	ble.n	8002284 <createDeleteFixBlock+0x984>
						matrix[x0+i][y0-j]=volba;
 8002264:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226a:	4413      	add	r3, r2
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	4413      	add	r3, r2
 8002272:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002276:	6a3a      	ldr	r2, [r7, #32]
 8002278:	1a8a      	subs	r2, r1, r2
 800227a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800227e:	b289      	uxth	r1, r1
 8002280:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5)
 8002284:	6a3b      	ldr	r3, [r7, #32]
 8002286:	2b05      	cmp	r3, #5
 8002288:	dd0f      	ble.n	80022aa <createDeleteFixBlock+0x9aa>
						matrix[x0+i][y0-j]=volba;
 800228a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800228e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002290:	4413      	add	r3, r2
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800229c:	6a3a      	ldr	r2, [r7, #32]
 800229e:	1a8a      	subs	r2, r1, r2
 80022a0:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80022a4:	b289      	uxth	r1, r1
 80022a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 80022aa:	6a3b      	ldr	r3, [r7, #32]
 80022ac:	3301      	adds	r3, #1
 80022ae:	623b      	str	r3, [r7, #32]
 80022b0:	6a3b      	ldr	r3, [r7, #32]
 80022b2:	2b0b      	cmp	r3, #11
 80022b4:	ddca      	ble.n	800224c <createDeleteFixBlock+0x94c>
				}
			}
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
		for(int i=0;i<18;i++)
 80022b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b8:	3301      	adds	r3, #1
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	2b11      	cmp	r3, #17
 80022c0:	ddc1      	ble.n	8002246 <createDeleteFixBlock+0x946>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 80022c2:	e088      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b11      	cmp	r3, #17
 80022c8:	d141      	bne.n	800234e <createDeleteFixBlock+0xa4e>
		for(int i=0;i<12;i++)
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
 80022ce:	e03a      	b.n	8002346 <createDeleteFixBlock+0xa46>
			for(int j=0;j<18;j++){
 80022d0:	2300      	movs	r3, #0
 80022d2:	61bb      	str	r3, [r7, #24]
 80022d4:	e031      	b.n	800233a <createDeleteFixBlock+0xa3a>
				if (y0-j>1){
 80022d6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b01      	cmp	r3, #1
 80022e0:	dd28      	ble.n	8002334 <createDeleteFixBlock+0xa34>
					if (j<12 && i<6)
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	2b0b      	cmp	r3, #11
 80022e6:	dc12      	bgt.n	800230e <createDeleteFixBlock+0xa0e>
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	dc0f      	bgt.n	800230e <createDeleteFixBlock+0xa0e>
						matrix[x0+i][y0-j]=volba;
 80022ee:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	4413      	add	r3, r2
 80022f6:	021b      	lsls	r3, r3, #8
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	1a8a      	subs	r2, r1, r2
 8002304:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 8002308:	b289      	uxth	r1, r1
 800230a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>11)
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b0b      	cmp	r3, #11
 8002312:	dd0f      	ble.n	8002334 <createDeleteFixBlock+0xa34>
						matrix[x0+i][y0-j]=volba;
 8002314:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	4413      	add	r3, r2
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	4413      	add	r3, r2
 8002322:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	1a8a      	subs	r2, r1, r2
 800232a:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800232e:	b289      	uxth	r1, r1
 8002330:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	3301      	adds	r3, #1
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	2b11      	cmp	r3, #17
 800233e:	ddca      	ble.n	80022d6 <createDeleteFixBlock+0x9d6>
				}
			}
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
		for(int i=0;i<12;i++)
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	3301      	adds	r3, #1
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	2b0b      	cmp	r3, #11
 800234a:	ddc1      	ble.n	80022d0 <createDeleteFixBlock+0x9d0>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 800234c:	e043      	b.n	80023d6 <createDeleteFixBlock+0xad6>
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 18){
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b12      	cmp	r3, #18
 8002352:	d140      	bne.n	80023d6 <createDeleteFixBlock+0xad6>
		for(int i=0;i<18;i++)
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	e03a      	b.n	80023d0 <createDeleteFixBlock+0xad0>
			for(int j=0;j<12;j++){
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	e031      	b.n	80023c4 <createDeleteFixBlock+0xac4>
				if (y0-j>1){
 8002360:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b01      	cmp	r3, #1
 800236a:	dd28      	ble.n	80023be <createDeleteFixBlock+0xabe>
					if (j<6)
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	2b05      	cmp	r3, #5
 8002370:	dc0f      	bgt.n	8002392 <createDeleteFixBlock+0xa92>
						matrix[x0+i][y0-j]=volba;
 8002372:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	4413      	add	r3, r2
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	4413      	add	r3, r2
 8002380:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	1a8a      	subs	r2, r1, r2
 8002388:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 800238c:	b289      	uxth	r1, r1
 800238e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if (j>5 && i<6)
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	2b05      	cmp	r3, #5
 8002396:	dd12      	ble.n	80023be <createDeleteFixBlock+0xabe>
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	2b05      	cmp	r3, #5
 800239c:	dc0f      	bgt.n	80023be <createDeleteFixBlock+0xabe>
						matrix[x0+i][y0-j]=volba;
 800239e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	4413      	add	r3, r2
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	4413      	add	r3, r2
 80023ac:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	1a8a      	subs	r2, r1, r2
 80023b4:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80023b8:	b289      	uxth	r1, r1
 80023ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 18){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	3301      	adds	r3, #1
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	2b0b      	cmp	r3, #11
 80023c8:	ddca      	ble.n	8002360 <createDeleteFixBlock+0xa60>
				}
			}
	}
	// ak objekt je _.
	else if (cisloTvaru == 18){
		for(int i=0;i<18;i++)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	3301      	adds	r3, #1
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	2b11      	cmp	r3, #17
 80023d4:	ddc1      	ble.n	800235a <createDeleteFixBlock+0xa5a>
					if (j>5 && i<6)
						matrix[x0+i][y0-j]=volba;
				}
			}
	}
}
 80023d6:	bf00      	nop
 80023d8:	37ac      	adds	r7, #172	; 0xac
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <checkBlockade>:

int checkBlockade(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	607b      	str	r3, [r7, #4]
 80023ea:	460b      	mov	r3, r1
 80023ec:	817b      	strh	r3, [r7, #10]
 80023ee:	4613      	mov	r3, r2
 80023f0:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	617b      	str	r3, [r7, #20]

	// ak objekt je stvorec
	if (cisloTvaru == 0){
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d136      	bne.n	800246a <checkBlockade+0x8a>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 80023fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002400:	021b      	lsls	r3, r3, #8
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	4413      	add	r3, r2
 8002406:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800240a:	3201      	adds	r2, #1
 800240c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002410:	2b02      	cmp	r3, #2
 8002412:	d026      	beq.n	8002462 <checkBlockade+0x82>
 8002414:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	4413      	add	r3, r2
 800241e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002422:	3201      	adds	r2, #1
 8002424:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002428:	2b03      	cmp	r3, #3
 800242a:	d01a      	beq.n	8002462 <checkBlockade+0x82>
 800242c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002430:	3306      	adds	r3, #6
 8002432:	021b      	lsls	r3, r3, #8
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	4413      	add	r3, r2
 8002438:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800243c:	3201      	adds	r2, #1
 800243e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d00d      	beq.n	8002462 <checkBlockade+0x82>
 8002446:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800244a:	3306      	adds	r3, #6
 800244c:	021b      	lsls	r3, r3, #8
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4413      	add	r3, r2
 8002452:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002456:	3201      	adds	r2, #1
 8002458:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800245c:	2b03      	cmp	r3, #3
 800245e:	f040 84f0 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002462:	2301      	movs	r3, #1
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	f000 bcec 	b.w	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je |
	else if (cisloTvaru == 1){
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d11c      	bne.n	80024aa <checkBlockade+0xca>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3)
 8002470:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	4413      	add	r3, r2
 800247a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800247e:	3201      	adds	r2, #1
 8002480:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002484:	2b02      	cmp	r3, #2
 8002486:	d00c      	beq.n	80024a2 <checkBlockade+0xc2>
 8002488:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800248c:	021b      	lsls	r3, r3, #8
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	4413      	add	r3, r2
 8002492:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002496:	3201      	adds	r2, #1
 8002498:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800249c:	2b03      	cmp	r3, #3
 800249e:	f040 84d0 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 80024a2:	2301      	movs	r3, #1
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	f000 bccc 	b.w	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je stvorec _
	else if (cisloTvaru == 2){
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d16a      	bne.n	8002586 <checkBlockade+0x1a6>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3 || matrix[x0+18][y0+1]==2 || matrix[x0+18][y0+1]==3)
 80024b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	4413      	add	r3, r2
 80024ba:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80024be:	3201      	adds	r2, #1
 80024c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d05a      	beq.n	800257e <checkBlockade+0x19e>
 80024c8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024cc:	021b      	lsls	r3, r3, #8
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	4413      	add	r3, r2
 80024d2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80024d6:	3201      	adds	r2, #1
 80024d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80024dc:	2b03      	cmp	r3, #3
 80024de:	d04e      	beq.n	800257e <checkBlockade+0x19e>
 80024e0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024e4:	3306      	adds	r3, #6
 80024e6:	021b      	lsls	r3, r3, #8
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4413      	add	r3, r2
 80024ec:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80024f0:	3201      	adds	r2, #1
 80024f2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d041      	beq.n	800257e <checkBlockade+0x19e>
 80024fa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80024fe:	3306      	adds	r3, #6
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4413      	add	r3, r2
 8002506:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800250a:	3201      	adds	r2, #1
 800250c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002510:	2b03      	cmp	r3, #3
 8002512:	d034      	beq.n	800257e <checkBlockade+0x19e>
 8002514:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002518:	330c      	adds	r3, #12
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	68fa      	ldr	r2, [r7, #12]
 800251e:	4413      	add	r3, r2
 8002520:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002524:	3201      	adds	r2, #1
 8002526:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d027      	beq.n	800257e <checkBlockade+0x19e>
 800252e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002532:	330c      	adds	r3, #12
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4413      	add	r3, r2
 800253a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800253e:	3201      	adds	r2, #1
 8002540:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002544:	2b03      	cmp	r3, #3
 8002546:	d01a      	beq.n	800257e <checkBlockade+0x19e>
 8002548:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800254c:	3312      	adds	r3, #18
 800254e:	021b      	lsls	r3, r3, #8
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	4413      	add	r3, r2
 8002554:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002558:	3201      	adds	r2, #1
 800255a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d00d      	beq.n	800257e <checkBlockade+0x19e>
 8002562:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002566:	3312      	adds	r3, #18
 8002568:	021b      	lsls	r3, r3, #8
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	4413      	add	r3, r2
 800256e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002572:	3201      	adds	r2, #1
 8002574:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002578:	2b03      	cmp	r3, #3
 800257a:	f040 8462 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 800257e:	2301      	movs	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	f000 bc5e 	b.w	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b03      	cmp	r3, #3
 800258a:	d150      	bne.n	800262e <checkBlockade+0x24e>
		if (matrix[x0][y0-5]==2 || matrix[x0][y0-5]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3)
 800258c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002590:	021b      	lsls	r3, r3, #8
 8002592:	68fa      	ldr	r2, [r7, #12]
 8002594:	4413      	add	r3, r2
 8002596:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800259a:	3a05      	subs	r2, #5
 800259c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d040      	beq.n	8002626 <checkBlockade+0x246>
 80025a4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80025a8:	021b      	lsls	r3, r3, #8
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4413      	add	r3, r2
 80025ae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80025b2:	3a05      	subs	r2, #5
 80025b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025b8:	2b03      	cmp	r3, #3
 80025ba:	d034      	beq.n	8002626 <checkBlockade+0x246>
 80025bc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80025c0:	3306      	adds	r3, #6
 80025c2:	021b      	lsls	r3, r3, #8
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4413      	add	r3, r2
 80025c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80025cc:	3201      	adds	r2, #1
 80025ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d027      	beq.n	8002626 <checkBlockade+0x246>
 80025d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80025da:	3306      	adds	r3, #6
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4413      	add	r3, r2
 80025e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80025e6:	3201      	adds	r2, #1
 80025e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d01a      	beq.n	8002626 <checkBlockade+0x246>
 80025f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80025f4:	330c      	adds	r3, #12
 80025f6:	021b      	lsls	r3, r3, #8
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002600:	3201      	adds	r2, #1
 8002602:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002606:	2b02      	cmp	r3, #2
 8002608:	d00d      	beq.n	8002626 <checkBlockade+0x246>
 800260a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800260e:	330c      	adds	r3, #12
 8002610:	021b      	lsls	r3, r3, #8
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4413      	add	r3, r2
 8002616:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800261a:	3201      	adds	r2, #1
 800261c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002620:	2b03      	cmp	r3, #3
 8002622:	f040 840e 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002626:	2301      	movs	r3, #1
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	f000 bc0a 	b.w	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b04      	cmp	r3, #4
 8002632:	d135      	bne.n	80026a0 <checkBlockade+0x2c0>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0-5]==2 || matrix[x0+6][y0-5]==3)
 8002634:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002638:	021b      	lsls	r3, r3, #8
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	4413      	add	r3, r2
 800263e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002642:	3201      	adds	r2, #1
 8002644:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002648:	2b02      	cmp	r3, #2
 800264a:	d026      	beq.n	800269a <checkBlockade+0x2ba>
 800264c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002650:	021b      	lsls	r3, r3, #8
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	4413      	add	r3, r2
 8002656:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800265a:	3201      	adds	r2, #1
 800265c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002660:	2b03      	cmp	r3, #3
 8002662:	d01a      	beq.n	800269a <checkBlockade+0x2ba>
 8002664:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002668:	3306      	adds	r3, #6
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002674:	3a05      	subs	r2, #5
 8002676:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800267a:	2b02      	cmp	r3, #2
 800267c:	d00d      	beq.n	800269a <checkBlockade+0x2ba>
 800267e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002682:	3306      	adds	r3, #6
 8002684:	021b      	lsls	r3, r3, #8
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	4413      	add	r3, r2
 800268a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800268e:	3a05      	subs	r2, #5
 8002690:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002694:	2b03      	cmp	r3, #3
 8002696:	f040 83d4 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 800269a:	2301      	movs	r3, #1
 800269c:	617b      	str	r3, [r7, #20]
 800269e:	e3d0      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je opacny Z
	else if (cisloTvaru == 5){
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2b05      	cmp	r3, #5
 80026a4:	d14f      	bne.n	8002746 <checkBlockade+0x366>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0-5]==2 || matrix[x0+12][y0-5]==3)
 80026a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	4413      	add	r3, r2
 80026b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80026b4:	3201      	adds	r2, #1
 80026b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d040      	beq.n	8002740 <checkBlockade+0x360>
 80026be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80026c2:	021b      	lsls	r3, r3, #8
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	4413      	add	r3, r2
 80026c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80026cc:	3201      	adds	r2, #1
 80026ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d034      	beq.n	8002740 <checkBlockade+0x360>
 80026d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80026da:	3306      	adds	r3, #6
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	4413      	add	r3, r2
 80026e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80026e6:	3201      	adds	r2, #1
 80026e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d027      	beq.n	8002740 <checkBlockade+0x360>
 80026f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80026f4:	3306      	adds	r3, #6
 80026f6:	021b      	lsls	r3, r3, #8
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	4413      	add	r3, r2
 80026fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002700:	3201      	adds	r2, #1
 8002702:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002706:	2b03      	cmp	r3, #3
 8002708:	d01a      	beq.n	8002740 <checkBlockade+0x360>
 800270a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800270e:	330c      	adds	r3, #12
 8002710:	021b      	lsls	r3, r3, #8
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4413      	add	r3, r2
 8002716:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800271a:	3a05      	subs	r2, #5
 800271c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d00d      	beq.n	8002740 <checkBlockade+0x360>
 8002724:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002728:	330c      	adds	r3, #12
 800272a:	021b      	lsls	r3, r3, #8
 800272c:	68fa      	ldr	r2, [r7, #12]
 800272e:	4413      	add	r3, r2
 8002730:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002734:	3a05      	subs	r2, #5
 8002736:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800273a:	2b03      	cmp	r3, #3
 800273c:	f040 8381 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002740:	2301      	movs	r3, #1
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	e37d      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b06      	cmp	r3, #6
 800274a:	d135      	bne.n	80027b8 <checkBlockade+0x3d8>
		if (matrix[x0][y0-5]==2 || matrix[x0][y0-5]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 800274c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	68fa      	ldr	r2, [r7, #12]
 8002754:	4413      	add	r3, r2
 8002756:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800275a:	3a05      	subs	r2, #5
 800275c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d026      	beq.n	80027b2 <checkBlockade+0x3d2>
 8002764:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002768:	021b      	lsls	r3, r3, #8
 800276a:	68fa      	ldr	r2, [r7, #12]
 800276c:	4413      	add	r3, r2
 800276e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002772:	3a05      	subs	r2, #5
 8002774:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002778:	2b03      	cmp	r3, #3
 800277a:	d01a      	beq.n	80027b2 <checkBlockade+0x3d2>
 800277c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002780:	3306      	adds	r3, #6
 8002782:	021b      	lsls	r3, r3, #8
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4413      	add	r3, r2
 8002788:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800278c:	3201      	adds	r2, #1
 800278e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002792:	2b02      	cmp	r3, #2
 8002794:	d00d      	beq.n	80027b2 <checkBlockade+0x3d2>
 8002796:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800279a:	3306      	adds	r3, #6
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4413      	add	r3, r2
 80027a2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80027a6:	3201      	adds	r2, #1
 80027a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	f040 8348 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 80027b2:	2301      	movs	r3, #1
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	e344      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b07      	cmp	r3, #7
 80027bc:	d135      	bne.n	800282a <checkBlockade+0x44a>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 80027be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80027cc:	3201      	adds	r2, #1
 80027ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d026      	beq.n	8002824 <checkBlockade+0x444>
 80027d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80027da:	021b      	lsls	r3, r3, #8
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	4413      	add	r3, r2
 80027e0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80027e4:	3201      	adds	r2, #1
 80027e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d01a      	beq.n	8002824 <checkBlockade+0x444>
 80027ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80027f2:	3306      	adds	r3, #6
 80027f4:	021b      	lsls	r3, r3, #8
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4413      	add	r3, r2
 80027fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80027fe:	3201      	adds	r2, #1
 8002800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002804:	2b02      	cmp	r3, #2
 8002806:	d00d      	beq.n	8002824 <checkBlockade+0x444>
 8002808:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800280c:	3306      	adds	r3, #6
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002818:	3201      	adds	r2, #1
 800281a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800281e:	2b03      	cmp	r3, #3
 8002820:	f040 830f 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002824:	2301      	movs	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e30b      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b08      	cmp	r3, #8
 800282e:	d14f      	bne.n	80028d0 <checkBlockade+0x4f0>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3)
 8002830:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002834:	021b      	lsls	r3, r3, #8
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	4413      	add	r3, r2
 800283a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800283e:	3201      	adds	r2, #1
 8002840:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002844:	2b02      	cmp	r3, #2
 8002846:	d040      	beq.n	80028ca <checkBlockade+0x4ea>
 8002848:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800284c:	021b      	lsls	r3, r3, #8
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	4413      	add	r3, r2
 8002852:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002856:	3201      	adds	r2, #1
 8002858:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800285c:	2b03      	cmp	r3, #3
 800285e:	d034      	beq.n	80028ca <checkBlockade+0x4ea>
 8002860:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002864:	3306      	adds	r3, #6
 8002866:	021b      	lsls	r3, r3, #8
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	4413      	add	r3, r2
 800286c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002870:	3201      	adds	r2, #1
 8002872:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002876:	2b02      	cmp	r3, #2
 8002878:	d027      	beq.n	80028ca <checkBlockade+0x4ea>
 800287a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800287e:	3306      	adds	r3, #6
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4413      	add	r3, r2
 8002886:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800288a:	3201      	adds	r2, #1
 800288c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002890:	2b03      	cmp	r3, #3
 8002892:	d01a      	beq.n	80028ca <checkBlockade+0x4ea>
 8002894:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002898:	330c      	adds	r3, #12
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	4413      	add	r3, r2
 80028a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80028a4:	3201      	adds	r2, #1
 80028a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d00d      	beq.n	80028ca <checkBlockade+0x4ea>
 80028ae:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028b2:	330c      	adds	r3, #12
 80028b4:	021b      	lsls	r3, r3, #8
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	4413      	add	r3, r2
 80028ba:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80028be:	3201      	adds	r2, #1
 80028c0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80028c4:	2b03      	cmp	r3, #3
 80028c6:	f040 82bc 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 80028ca:	2301      	movs	r3, #1
 80028cc:	617b      	str	r3, [r7, #20]
 80028ce:	e2b8      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2b09      	cmp	r3, #9
 80028d4:	d135      	bne.n	8002942 <checkBlockade+0x562>
		if (matrix[x0][y0-11]==2 || matrix[x0][y0-11]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 80028d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028da:	021b      	lsls	r3, r3, #8
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	4413      	add	r3, r2
 80028e0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80028e4:	3a0b      	subs	r2, #11
 80028e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d026      	beq.n	800293c <checkBlockade+0x55c>
 80028ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80028f2:	021b      	lsls	r3, r3, #8
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	4413      	add	r3, r2
 80028f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80028fc:	3a0b      	subs	r2, #11
 80028fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002902:	2b03      	cmp	r3, #3
 8002904:	d01a      	beq.n	800293c <checkBlockade+0x55c>
 8002906:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800290a:	3306      	adds	r3, #6
 800290c:	021b      	lsls	r3, r3, #8
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	4413      	add	r3, r2
 8002912:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002916:	3201      	adds	r2, #1
 8002918:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800291c:	2b02      	cmp	r3, #2
 800291e:	d00d      	beq.n	800293c <checkBlockade+0x55c>
 8002920:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002924:	3306      	adds	r3, #6
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4413      	add	r3, r2
 800292c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002930:	3201      	adds	r2, #1
 8002932:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002936:	2b03      	cmp	r3, #3
 8002938:	f040 8283 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 800293c:	2301      	movs	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
 8002940:	e27f      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2b0a      	cmp	r3, #10
 8002946:	d14f      	bne.n	80029e8 <checkBlockade+0x608>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0-5]==2 || matrix[x0+6][y0-5]==3 || matrix[x0+12][y0-5]==2 || matrix[x0+12][y0-5]==3)
 8002948:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800294c:	021b      	lsls	r3, r3, #8
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	4413      	add	r3, r2
 8002952:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002956:	3201      	adds	r2, #1
 8002958:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800295c:	2b02      	cmp	r3, #2
 800295e:	d040      	beq.n	80029e2 <checkBlockade+0x602>
 8002960:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002964:	021b      	lsls	r3, r3, #8
 8002966:	68fa      	ldr	r2, [r7, #12]
 8002968:	4413      	add	r3, r2
 800296a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800296e:	3201      	adds	r2, #1
 8002970:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002974:	2b03      	cmp	r3, #3
 8002976:	d034      	beq.n	80029e2 <checkBlockade+0x602>
 8002978:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800297c:	3306      	adds	r3, #6
 800297e:	021b      	lsls	r3, r3, #8
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	4413      	add	r3, r2
 8002984:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002988:	3a05      	subs	r2, #5
 800298a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d027      	beq.n	80029e2 <checkBlockade+0x602>
 8002992:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002996:	3306      	adds	r3, #6
 8002998:	021b      	lsls	r3, r3, #8
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	4413      	add	r3, r2
 800299e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80029a2:	3a05      	subs	r2, #5
 80029a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d01a      	beq.n	80029e2 <checkBlockade+0x602>
 80029ac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80029b0:	330c      	adds	r3, #12
 80029b2:	021b      	lsls	r3, r3, #8
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4413      	add	r3, r2
 80029b8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80029bc:	3a05      	subs	r2, #5
 80029be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d00d      	beq.n	80029e2 <checkBlockade+0x602>
 80029c6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80029ca:	330c      	adds	r3, #12
 80029cc:	021b      	lsls	r3, r3, #8
 80029ce:	68fa      	ldr	r2, [r7, #12]
 80029d0:	4413      	add	r3, r2
 80029d2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80029d6:	3a05      	subs	r2, #5
 80029d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80029dc:	2b03      	cmp	r3, #3
 80029de:	f040 8230 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 80029e2:	2301      	movs	r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	e22c      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je .|.
	else if (cisloTvaru == 11){
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b0b      	cmp	r3, #11
 80029ec:	d14f      	bne.n	8002a8e <checkBlockade+0x6ae>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3)
 80029ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80029f2:	021b      	lsls	r3, r3, #8
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	4413      	add	r3, r2
 80029f8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80029fc:	3201      	adds	r2, #1
 80029fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d040      	beq.n	8002a88 <checkBlockade+0x6a8>
 8002a06:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	4413      	add	r3, r2
 8002a10:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a14:	3201      	adds	r2, #1
 8002a16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d034      	beq.n	8002a88 <checkBlockade+0x6a8>
 8002a1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a22:	3306      	adds	r3, #6
 8002a24:	021b      	lsls	r3, r3, #8
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4413      	add	r3, r2
 8002a2a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a2e:	3201      	adds	r2, #1
 8002a30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d027      	beq.n	8002a88 <checkBlockade+0x6a8>
 8002a38:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a3c:	3306      	adds	r3, #6
 8002a3e:	021b      	lsls	r3, r3, #8
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a48:	3201      	adds	r2, #1
 8002a4a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d01a      	beq.n	8002a88 <checkBlockade+0x6a8>
 8002a52:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a56:	330c      	adds	r3, #12
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4413      	add	r3, r2
 8002a5e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a62:	3201      	adds	r2, #1
 8002a64:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d00d      	beq.n	8002a88 <checkBlockade+0x6a8>
 8002a6c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a70:	330c      	adds	r3, #12
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	4413      	add	r3, r2
 8002a78:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002a7c:	3201      	adds	r2, #1
 8002a7e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a82:	2b03      	cmp	r3, #3
 8002a84:	f040 81dd 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	e1d9      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b0c      	cmp	r3, #12
 8002a92:	d135      	bne.n	8002b00 <checkBlockade+0x720>
		if (matrix[x0][y0-5]==2 || matrix[x0][y0-5]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 8002a94:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002a98:	021b      	lsls	r3, r3, #8
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002aa2:	3a05      	subs	r2, #5
 8002aa4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d026      	beq.n	8002afa <checkBlockade+0x71a>
 8002aac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ab0:	021b      	lsls	r3, r3, #8
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002aba:	3a05      	subs	r2, #5
 8002abc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ac0:	2b03      	cmp	r3, #3
 8002ac2:	d01a      	beq.n	8002afa <checkBlockade+0x71a>
 8002ac4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ac8:	3306      	adds	r3, #6
 8002aca:	021b      	lsls	r3, r3, #8
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	4413      	add	r3, r2
 8002ad0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002ad4:	3201      	adds	r2, #1
 8002ad6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d00d      	beq.n	8002afa <checkBlockade+0x71a>
 8002ade:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ae2:	3306      	adds	r3, #6
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	4413      	add	r3, r2
 8002aea:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002aee:	3201      	adds	r2, #1
 8002af0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	f040 81a4 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002afa:	2301      	movs	r3, #1
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	e1a0      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je .,.
	else if (cisloTvaru == 13){
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b0d      	cmp	r3, #13
 8002b04:	d14f      	bne.n	8002ba6 <checkBlockade+0x7c6>
		if (matrix[x0][y0-5]==2 || matrix[x0][y0-5]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0-5]==2 || matrix[x0+12][y0-5]==3)
 8002b06:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b0a:	021b      	lsls	r3, r3, #8
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b14:	3a05      	subs	r2, #5
 8002b16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d040      	beq.n	8002ba0 <checkBlockade+0x7c0>
 8002b1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b22:	021b      	lsls	r3, r3, #8
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	4413      	add	r3, r2
 8002b28:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b2c:	3a05      	subs	r2, #5
 8002b2e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b32:	2b03      	cmp	r3, #3
 8002b34:	d034      	beq.n	8002ba0 <checkBlockade+0x7c0>
 8002b36:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b3a:	3306      	adds	r3, #6
 8002b3c:	021b      	lsls	r3, r3, #8
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4413      	add	r3, r2
 8002b42:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b46:	3201      	adds	r2, #1
 8002b48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d027      	beq.n	8002ba0 <checkBlockade+0x7c0>
 8002b50:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b54:	3306      	adds	r3, #6
 8002b56:	021b      	lsls	r3, r3, #8
 8002b58:	68fa      	ldr	r2, [r7, #12]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b60:	3201      	adds	r2, #1
 8002b62:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	d01a      	beq.n	8002ba0 <checkBlockade+0x7c0>
 8002b6a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b6e:	330c      	adds	r3, #12
 8002b70:	021b      	lsls	r3, r3, #8
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	4413      	add	r3, r2
 8002b76:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b7a:	3a05      	subs	r2, #5
 8002b7c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d00d      	beq.n	8002ba0 <checkBlockade+0x7c0>
 8002b84:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4413      	add	r3, r2
 8002b90:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002b94:	3a05      	subs	r2, #5
 8002b96:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b9a:	2b03      	cmp	r3, #3
 8002b9c:	f040 8151 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e14d      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b0e      	cmp	r3, #14
 8002baa:	d135      	bne.n	8002c18 <checkBlockade+0x838>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0-5]==2 || matrix[x0+6][y0-5]==3)
 8002bac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002bba:	3201      	adds	r2, #1
 8002bbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d026      	beq.n	8002c12 <checkBlockade+0x832>
 8002bc4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002bc8:	021b      	lsls	r3, r3, #8
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4413      	add	r3, r2
 8002bce:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002bd2:	3201      	adds	r2, #1
 8002bd4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002bd8:	2b03      	cmp	r3, #3
 8002bda:	d01a      	beq.n	8002c12 <checkBlockade+0x832>
 8002bdc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002be0:	3306      	adds	r3, #6
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4413      	add	r3, r2
 8002be8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002bec:	3a05      	subs	r2, #5
 8002bee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d00d      	beq.n	8002c12 <checkBlockade+0x832>
 8002bf6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002bfa:	3306      	adds	r3, #6
 8002bfc:	021b      	lsls	r3, r3, #8
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	4413      	add	r3, r2
 8002c02:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c06:	3a05      	subs	r2, #5
 8002c08:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c0c:	2b03      	cmp	r3, #3
 8002c0e:	f040 8118 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002c12:	2301      	movs	r3, #1
 8002c14:	617b      	str	r3, [r7, #20]
 8002c16:	e114      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b0f      	cmp	r3, #15
 8002c1c:	d135      	bne.n	8002c8a <checkBlockade+0x8aa>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3)
 8002c1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c22:	021b      	lsls	r3, r3, #8
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c2c:	3201      	adds	r2, #1
 8002c2e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d026      	beq.n	8002c84 <checkBlockade+0x8a4>
 8002c36:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c3a:	021b      	lsls	r3, r3, #8
 8002c3c:	68fa      	ldr	r2, [r7, #12]
 8002c3e:	4413      	add	r3, r2
 8002c40:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c44:	3201      	adds	r2, #1
 8002c46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c4a:	2b03      	cmp	r3, #3
 8002c4c:	d01a      	beq.n	8002c84 <checkBlockade+0x8a4>
 8002c4e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c52:	3306      	adds	r3, #6
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4413      	add	r3, r2
 8002c5a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c5e:	3201      	adds	r2, #1
 8002c60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d00d      	beq.n	8002c84 <checkBlockade+0x8a4>
 8002c68:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c6c:	3306      	adds	r3, #6
 8002c6e:	021b      	lsls	r3, r3, #8
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4413      	add	r3, r2
 8002c74:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c78:	3201      	adds	r2, #1
 8002c7a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	f040 80df 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002c84:	2301      	movs	r3, #1
 8002c86:	617b      	str	r3, [r7, #20]
 8002c88:	e0db      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b10      	cmp	r3, #16
 8002c8e:	d14f      	bne.n	8002d30 <checkBlockade+0x950>
		if (matrix[x0][y0-5]==2 || matrix[x0][y0-5]==3 || matrix[x0+6][y0-5]==2 || matrix[x0+6][y0-5]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3)
 8002c90:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	4413      	add	r3, r2
 8002c9a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002c9e:	3a05      	subs	r2, #5
 8002ca0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d040      	beq.n	8002d2a <checkBlockade+0x94a>
 8002ca8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002cb6:	3a05      	subs	r2, #5
 8002cb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002cbc:	2b03      	cmp	r3, #3
 8002cbe:	d034      	beq.n	8002d2a <checkBlockade+0x94a>
 8002cc0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cc4:	3306      	adds	r3, #6
 8002cc6:	021b      	lsls	r3, r3, #8
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	4413      	add	r3, r2
 8002ccc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002cd0:	3a05      	subs	r2, #5
 8002cd2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d027      	beq.n	8002d2a <checkBlockade+0x94a>
 8002cda:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cde:	3306      	adds	r3, #6
 8002ce0:	021b      	lsls	r3, r3, #8
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002cea:	3a05      	subs	r2, #5
 8002cec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002cf0:	2b03      	cmp	r3, #3
 8002cf2:	d01a      	beq.n	8002d2a <checkBlockade+0x94a>
 8002cf4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002cf8:	330c      	adds	r3, #12
 8002cfa:	021b      	lsls	r3, r3, #8
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	4413      	add	r3, r2
 8002d00:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d04:	3201      	adds	r2, #1
 8002d06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d00d      	beq.n	8002d2a <checkBlockade+0x94a>
 8002d0e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d12:	330c      	adds	r3, #12
 8002d14:	021b      	lsls	r3, r3, #8
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	4413      	add	r3, r2
 8002d1a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d1e:	3201      	adds	r2, #1
 8002d20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d24:	2b03      	cmp	r3, #3
 8002d26:	f040 808c 	bne.w	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	617b      	str	r3, [r7, #20]
 8002d2e:	e088      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b11      	cmp	r3, #17
 8002d34:	d134      	bne.n	8002da0 <checkBlockade+0x9c0>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0-11]==2 || matrix[x0+6][y0-11]==3)
 8002d36:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	4413      	add	r3, r2
 8002d40:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d44:	3201      	adds	r2, #1
 8002d46:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d025      	beq.n	8002d9a <checkBlockade+0x9ba>
 8002d4e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4413      	add	r3, r2
 8002d58:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d5c:	3201      	adds	r2, #1
 8002d5e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d019      	beq.n	8002d9a <checkBlockade+0x9ba>
 8002d66:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d6a:	3306      	adds	r3, #6
 8002d6c:	021b      	lsls	r3, r3, #8
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	4413      	add	r3, r2
 8002d72:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d76:	3a0b      	subs	r2, #11
 8002d78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d00c      	beq.n	8002d9a <checkBlockade+0x9ba>
 8002d80:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002d84:	3306      	adds	r3, #6
 8002d86:	021b      	lsls	r3, r3, #8
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002d90:	3a0b      	subs	r2, #11
 8002d92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002d96:	2b03      	cmp	r3, #3
 8002d98:	d153      	bne.n	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	617b      	str	r3, [r7, #20]
 8002d9e:	e050      	b.n	8002e42 <checkBlockade+0xa62>
	}
	// ak objekt je ._
	else if (cisloTvaru == 18){
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2b12      	cmp	r3, #18
 8002da4:	d14d      	bne.n	8002e42 <checkBlockade+0xa62>
		if (matrix[x0][y0+1]==2 || matrix[x0][y0+1]==3 || matrix[x0+6][y0+1]==2 || matrix[x0+6][y0+1]==3 || matrix[x0+12][y0+1]==2 || matrix[x0+12][y0+1]==3)
 8002da6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002daa:	021b      	lsls	r3, r3, #8
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	4413      	add	r3, r2
 8002db0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002db4:	3201      	adds	r2, #1
 8002db6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d03f      	beq.n	8002e3e <checkBlockade+0xa5e>
 8002dbe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002dc2:	021b      	lsls	r3, r3, #8
 8002dc4:	68fa      	ldr	r2, [r7, #12]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002dcc:	3201      	adds	r2, #1
 8002dce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d033      	beq.n	8002e3e <checkBlockade+0xa5e>
 8002dd6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002dda:	3306      	adds	r3, #6
 8002ddc:	021b      	lsls	r3, r3, #8
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	4413      	add	r3, r2
 8002de2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002de6:	3201      	adds	r2, #1
 8002de8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d026      	beq.n	8002e3e <checkBlockade+0xa5e>
 8002df0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002df4:	3306      	adds	r3, #6
 8002df6:	021b      	lsls	r3, r3, #8
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	4413      	add	r3, r2
 8002dfc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e00:	3201      	adds	r2, #1
 8002e02:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d019      	beq.n	8002e3e <checkBlockade+0xa5e>
 8002e0a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e0e:	330c      	adds	r3, #12
 8002e10:	021b      	lsls	r3, r3, #8
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	4413      	add	r3, r2
 8002e16:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e1a:	3201      	adds	r2, #1
 8002e1c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d00c      	beq.n	8002e3e <checkBlockade+0xa5e>
 8002e24:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e28:	330c      	adds	r3, #12
 8002e2a:	021b      	lsls	r3, r3, #8
 8002e2c:	68fa      	ldr	r2, [r7, #12]
 8002e2e:	4413      	add	r3, r2
 8002e30:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e34:	3201      	adds	r2, #1
 8002e36:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d101      	bne.n	8002e42 <checkBlockade+0xa62>
			temp = 1;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	617b      	str	r3, [r7, #20]
	}
	return temp;
 8002e42:	697b      	ldr	r3, [r7, #20]
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	371c      	adds	r7, #28
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bc80      	pop	{r7}
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop

08002e50 <checkLeftSide>:

int checkLeftSide(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
 8002e50:	b480      	push	{r7}
 8002e52:	b087      	sub	sp, #28
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	607b      	str	r3, [r7, #4]
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	817b      	strh	r3, [r7, #10]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
	// ak objekt je stvorec
	if (cisloTvaru == 0){
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d142      	bne.n	8002ef2 <checkLeftSide+0xa2>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-5]==3)
 8002e6c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e70:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002e74:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002e78:	021b      	lsls	r3, r3, #8
 8002e7a:	68fa      	ldr	r2, [r7, #12]
 8002e7c:	4413      	add	r3, r2
 8002e7e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e82:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d02f      	beq.n	8002eea <checkLeftSide+0x9a>
 8002e8a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002e8e:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002e92:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002e96:	021b      	lsls	r3, r3, #8
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002ea0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d020      	beq.n	8002eea <checkLeftSide+0x9a>
 8002ea8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002eac:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002eb0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002ebe:	3a06      	subs	r2, #6
 8002ec0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d010      	beq.n	8002eea <checkLeftSide+0x9a>
 8002ec8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ecc:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002ed0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002ed4:	021b      	lsls	r3, r3, #8
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	4413      	add	r3, r2
 8002eda:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002ede:	3a05      	subs	r2, #5
 8002ee0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	f040 85ad 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8002eea:	2301      	movs	r3, #1
 8002eec:	617b      	str	r3, [r7, #20]
 8002eee:	f000 bda9 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je |
	else if (cisloTvaru == 1){
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	f040 8083 	bne.w	8003000 <checkLeftSide+0x1b0>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3 || matrix[x0-1][y0-18]==2 || matrix[x0-1][y0-18]==3)
 8002efa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002efe:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f02:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002f06:	021b      	lsls	r3, r3, #8
 8002f08:	68fa      	ldr	r2, [r7, #12]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002f10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d06f      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002f18:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f1c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f20:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002f24:	021b      	lsls	r3, r3, #8
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	4413      	add	r3, r2
 8002f2a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002f2e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f32:	2b03      	cmp	r3, #3
 8002f34:	d060      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002f36:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f3a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f3e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002f42:	021b      	lsls	r3, r3, #8
 8002f44:	68fa      	ldr	r2, [r7, #12]
 8002f46:	4413      	add	r3, r2
 8002f48:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002f4c:	3a06      	subs	r2, #6
 8002f4e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d050      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002f56:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f5a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f5e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002f62:	021b      	lsls	r3, r3, #8
 8002f64:	68fa      	ldr	r2, [r7, #12]
 8002f66:	4413      	add	r3, r2
 8002f68:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002f6c:	3a06      	subs	r2, #6
 8002f6e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d040      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002f76:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f7a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f7e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002f82:	021b      	lsls	r3, r3, #8
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	4413      	add	r3, r2
 8002f88:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002f8c:	3a0c      	subs	r2, #12
 8002f8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d030      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002f96:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f9a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002f9e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002fa2:	021b      	lsls	r3, r3, #8
 8002fa4:	68fa      	ldr	r2, [r7, #12]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002fac:	3a0c      	subs	r2, #12
 8002fae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002fb2:	2b03      	cmp	r3, #3
 8002fb4:	d020      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002fb6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002fba:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002fbe:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002fc2:	021b      	lsls	r3, r3, #8
 8002fc4:	68fa      	ldr	r2, [r7, #12]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002fcc:	3a12      	subs	r2, #18
 8002fce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	d010      	beq.n	8002ff8 <checkLeftSide+0x1a8>
 8002fd6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002fda:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8002fde:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002fe2:	021b      	lsls	r3, r3, #8
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002fec:	3a12      	subs	r2, #18
 8002fee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	f040 8526 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	617b      	str	r3, [r7, #20]
 8002ffc:	f000 bd22 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je stvorec _
	else if (cisloTvaru == 2){
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b02      	cmp	r3, #2
 8003004:	d122      	bne.n	800304c <checkLeftSide+0x1fc>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3)
 8003006:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800300a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800300e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003012:	021b      	lsls	r3, r3, #8
 8003014:	68fa      	ldr	r2, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800301c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003020:	2b02      	cmp	r3, #2
 8003022:	d00f      	beq.n	8003044 <checkLeftSide+0x1f4>
 8003024:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003028:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800302c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003030:	021b      	lsls	r3, r3, #8
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	4413      	add	r3, r2
 8003036:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800303a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800303e:	2b03      	cmp	r3, #3
 8003040:	f040 8500 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003044:	2301      	movs	r3, #1
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	f000 bcfc 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2b03      	cmp	r3, #3
 8003050:	d13c      	bne.n	80030cc <checkLeftSide+0x27c>
		if (matrix[x0+5][y0]==2 || matrix[x0+5][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3)
 8003052:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003056:	3305      	adds	r3, #5
 8003058:	021b      	lsls	r3, r3, #8
 800305a:	68fa      	ldr	r2, [r7, #12]
 800305c:	4413      	add	r3, r2
 800305e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003062:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d02c      	beq.n	80030c4 <checkLeftSide+0x274>
 800306a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800306e:	3305      	adds	r3, #5
 8003070:	021b      	lsls	r3, r3, #8
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	4413      	add	r3, r2
 8003076:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800307a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800307e:	2b03      	cmp	r3, #3
 8003080:	d020      	beq.n	80030c4 <checkLeftSide+0x274>
 8003082:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003086:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800308a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4413      	add	r3, r2
 8003094:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003098:	3a06      	subs	r2, #6
 800309a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d010      	beq.n	80030c4 <checkLeftSide+0x274>
 80030a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030a6:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80030aa:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80030ae:	021b      	lsls	r3, r3, #8
 80030b0:	68fa      	ldr	r2, [r7, #12]
 80030b2:	4413      	add	r3, r2
 80030b4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80030b8:	3a06      	subs	r2, #6
 80030ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80030be:	2b03      	cmp	r3, #3
 80030c0:	f040 84c0 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80030c4:	2301      	movs	r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	f000 bcbc 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d15c      	bne.n	800318c <checkLeftSide+0x33c>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0+5][y0-12]==2 || matrix[x0+5][y0-12]==3)
 80030d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030d6:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80030da:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80030de:	021b      	lsls	r3, r3, #8
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4413      	add	r3, r2
 80030e4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80030e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d049      	beq.n	8003184 <checkLeftSide+0x334>
 80030f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030f4:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80030f8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80030fc:	021b      	lsls	r3, r3, #8
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	4413      	add	r3, r2
 8003102:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003106:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800310a:	2b03      	cmp	r3, #3
 800310c:	d03a      	beq.n	8003184 <checkLeftSide+0x334>
 800310e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003112:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003116:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800311a:	021b      	lsls	r3, r3, #8
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	4413      	add	r3, r2
 8003120:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003124:	3a06      	subs	r2, #6
 8003126:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d02a      	beq.n	8003184 <checkLeftSide+0x334>
 800312e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003132:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003136:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800313a:	021b      	lsls	r3, r3, #8
 800313c:	68fa      	ldr	r2, [r7, #12]
 800313e:	4413      	add	r3, r2
 8003140:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003144:	3a06      	subs	r2, #6
 8003146:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800314a:	2b03      	cmp	r3, #3
 800314c:	d01a      	beq.n	8003184 <checkLeftSide+0x334>
 800314e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003152:	3305      	adds	r3, #5
 8003154:	021b      	lsls	r3, r3, #8
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	4413      	add	r3, r2
 800315a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800315e:	3a0c      	subs	r2, #12
 8003160:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003164:	2b02      	cmp	r3, #2
 8003166:	d00d      	beq.n	8003184 <checkLeftSide+0x334>
 8003168:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800316c:	3305      	adds	r3, #5
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4413      	add	r3, r2
 8003174:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003178:	3a0c      	subs	r2, #12
 800317a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800317e:	2b03      	cmp	r3, #3
 8003180:	f040 8460 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003184:	2301      	movs	r3, #1
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	f000 bc5c 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je opacny Z
	else if (cisloTvaru == 5){
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b05      	cmp	r3, #5
 8003190:	d13c      	bne.n	800320c <checkLeftSide+0x3bc>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0+5][y0-6]==2 || matrix[x0+5][y0-6]==3)
 8003192:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003196:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800319a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	68fa      	ldr	r2, [r7, #12]
 80031a2:	4413      	add	r3, r2
 80031a4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80031a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d029      	beq.n	8003204 <checkLeftSide+0x3b4>
 80031b0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031b4:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80031b8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	4413      	add	r3, r2
 80031c2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80031c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80031ca:	2b03      	cmp	r3, #3
 80031cc:	d01a      	beq.n	8003204 <checkLeftSide+0x3b4>
 80031ce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031d2:	3305      	adds	r3, #5
 80031d4:	021b      	lsls	r3, r3, #8
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	4413      	add	r3, r2
 80031da:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80031de:	3a06      	subs	r2, #6
 80031e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d00d      	beq.n	8003204 <checkLeftSide+0x3b4>
 80031e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031ec:	3305      	adds	r3, #5
 80031ee:	021b      	lsls	r3, r3, #8
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	4413      	add	r3, r2
 80031f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80031f8:	3a06      	subs	r2, #6
 80031fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80031fe:	2b03      	cmp	r3, #3
 8003200:	f040 8420 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003204:	2301      	movs	r3, #1
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	f000 bc1c 	b.w	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b06      	cmp	r3, #6
 8003210:	d15b      	bne.n	80032ca <checkLeftSide+0x47a>
		if (matrix[x0+5][y0]==2 || matrix[x0+5][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3)
 8003212:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003216:	3305      	adds	r3, #5
 8003218:	021b      	lsls	r3, r3, #8
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	4413      	add	r3, r2
 800321e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003222:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d04c      	beq.n	80032c4 <checkLeftSide+0x474>
 800322a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800322e:	3305      	adds	r3, #5
 8003230:	021b      	lsls	r3, r3, #8
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	4413      	add	r3, r2
 8003236:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800323a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800323e:	2b03      	cmp	r3, #3
 8003240:	d040      	beq.n	80032c4 <checkLeftSide+0x474>
 8003242:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003246:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800324a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800324e:	021b      	lsls	r3, r3, #8
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4413      	add	r3, r2
 8003254:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003258:	3a06      	subs	r2, #6
 800325a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800325e:	2b02      	cmp	r3, #2
 8003260:	d030      	beq.n	80032c4 <checkLeftSide+0x474>
 8003262:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003266:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800326a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	4413      	add	r3, r2
 8003274:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003278:	3a06      	subs	r2, #6
 800327a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d020      	beq.n	80032c4 <checkLeftSide+0x474>
 8003282:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003286:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800328a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800328e:	021b      	lsls	r3, r3, #8
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	4413      	add	r3, r2
 8003294:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003298:	3a0c      	subs	r2, #12
 800329a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d010      	beq.n	80032c4 <checkLeftSide+0x474>
 80032a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80032a6:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80032aa:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4413      	add	r3, r2
 80032b4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80032b8:	3a0c      	subs	r2, #12
 80032ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80032be:	2b03      	cmp	r3, #3
 80032c0:	f040 83c0 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80032c4:	2301      	movs	r3, #1
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	e3bc      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2b07      	cmp	r3, #7
 80032ce:	d161      	bne.n	8003394 <checkLeftSide+0x544>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3)
 80032d0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80032d4:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80032d8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80032dc:	021b      	lsls	r3, r3, #8
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	4413      	add	r3, r2
 80032e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80032e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d04f      	beq.n	800338e <checkLeftSide+0x53e>
 80032ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80032f2:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80032f6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80032fa:	021b      	lsls	r3, r3, #8
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4413      	add	r3, r2
 8003300:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003304:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d040      	beq.n	800338e <checkLeftSide+0x53e>
 800330c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003310:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003314:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003318:	021b      	lsls	r3, r3, #8
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	4413      	add	r3, r2
 800331e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003322:	3a06      	subs	r2, #6
 8003324:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d030      	beq.n	800338e <checkLeftSide+0x53e>
 800332c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003330:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003334:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003338:	021b      	lsls	r3, r3, #8
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4413      	add	r3, r2
 800333e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003342:	3a06      	subs	r2, #6
 8003344:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003348:	2b03      	cmp	r3, #3
 800334a:	d020      	beq.n	800338e <checkLeftSide+0x53e>
 800334c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003350:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003354:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003358:	021b      	lsls	r3, r3, #8
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4413      	add	r3, r2
 800335e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003362:	3a0c      	subs	r2, #12
 8003364:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003368:	2b02      	cmp	r3, #2
 800336a:	d010      	beq.n	800338e <checkLeftSide+0x53e>
 800336c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003370:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003374:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003378:	021b      	lsls	r3, r3, #8
 800337a:	68fa      	ldr	r2, [r7, #12]
 800337c:	4413      	add	r3, r2
 800337e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003382:	3a0c      	subs	r2, #12
 8003384:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003388:	2b03      	cmp	r3, #3
 800338a:	f040 835b 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 800338e:	2301      	movs	r3, #1
 8003390:	617b      	str	r3, [r7, #20]
 8003392:	e357      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b08      	cmp	r3, #8
 8003398:	d13b      	bne.n	8003412 <checkLeftSide+0x5c2>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0+11][y0-6]==2 || matrix[x0+11][y0-6]==3)
 800339a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800339e:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80033a2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	4413      	add	r3, r2
 80033ac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80033b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d029      	beq.n	800340c <checkLeftSide+0x5bc>
 80033b8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80033bc:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80033c0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80033c4:	021b      	lsls	r3, r3, #8
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	4413      	add	r3, r2
 80033ca:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80033ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80033d2:	2b03      	cmp	r3, #3
 80033d4:	d01a      	beq.n	800340c <checkLeftSide+0x5bc>
 80033d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80033da:	330b      	adds	r3, #11
 80033dc:	021b      	lsls	r3, r3, #8
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4413      	add	r3, r2
 80033e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80033e6:	3a06      	subs	r2, #6
 80033e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d00d      	beq.n	800340c <checkLeftSide+0x5bc>
 80033f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80033f4:	330b      	adds	r3, #11
 80033f6:	021b      	lsls	r3, r3, #8
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003400:	3a06      	subs	r2, #6
 8003402:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003406:	2b03      	cmp	r3, #3
 8003408:	f040 831c 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 800340c:	2301      	movs	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	e318      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b09      	cmp	r3, #9
 8003416:	d155      	bne.n	80034c4 <checkLeftSide+0x674>
		if (matrix[x0+5][y0]==2 || matrix[x0+5][y0]==3 || matrix[x0+5][y0-6]==2 || matrix[x0+5][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3)
 8003418:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800341c:	3305      	adds	r3, #5
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4413      	add	r3, r2
 8003424:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003428:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800342c:	2b02      	cmp	r3, #2
 800342e:	d046      	beq.n	80034be <checkLeftSide+0x66e>
 8003430:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003434:	3305      	adds	r3, #5
 8003436:	021b      	lsls	r3, r3, #8
 8003438:	68fa      	ldr	r2, [r7, #12]
 800343a:	4413      	add	r3, r2
 800343c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003440:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003444:	2b03      	cmp	r3, #3
 8003446:	d03a      	beq.n	80034be <checkLeftSide+0x66e>
 8003448:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800344c:	3305      	adds	r3, #5
 800344e:	021b      	lsls	r3, r3, #8
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	4413      	add	r3, r2
 8003454:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003458:	3a06      	subs	r2, #6
 800345a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d02d      	beq.n	80034be <checkLeftSide+0x66e>
 8003462:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003466:	3305      	adds	r3, #5
 8003468:	021b      	lsls	r3, r3, #8
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	4413      	add	r3, r2
 800346e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003472:	3a06      	subs	r2, #6
 8003474:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003478:	2b03      	cmp	r3, #3
 800347a:	d020      	beq.n	80034be <checkLeftSide+0x66e>
 800347c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003480:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003484:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003488:	021b      	lsls	r3, r3, #8
 800348a:	68fa      	ldr	r2, [r7, #12]
 800348c:	4413      	add	r3, r2
 800348e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003492:	3a0c      	subs	r2, #12
 8003494:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003498:	2b02      	cmp	r3, #2
 800349a:	d010      	beq.n	80034be <checkLeftSide+0x66e>
 800349c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80034a0:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80034a4:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80034a8:	021b      	lsls	r3, r3, #8
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4413      	add	r3, r2
 80034ae:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80034b2:	3a0c      	subs	r2, #12
 80034b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034b8:	2b03      	cmp	r3, #3
 80034ba:	f040 82c3 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80034be:	2301      	movs	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	e2bf      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2b0a      	cmp	r3, #10
 80034c8:	d141      	bne.n	800354e <checkLeftSide+0x6fe>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3)
 80034ca:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80034ce:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80034d2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80034d6:	021b      	lsls	r3, r3, #8
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4413      	add	r3, r2
 80034dc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80034e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d02f      	beq.n	8003548 <checkLeftSide+0x6f8>
 80034e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80034ec:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80034f0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	4413      	add	r3, r2
 80034fa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80034fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003502:	2b03      	cmp	r3, #3
 8003504:	d020      	beq.n	8003548 <checkLeftSide+0x6f8>
 8003506:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800350a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800350e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	68fa      	ldr	r2, [r7, #12]
 8003516:	4413      	add	r3, r2
 8003518:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800351c:	3a06      	subs	r2, #6
 800351e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003522:	2b02      	cmp	r3, #2
 8003524:	d010      	beq.n	8003548 <checkLeftSide+0x6f8>
 8003526:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800352a:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800352e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	4413      	add	r3, r2
 8003538:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800353c:	3a06      	subs	r2, #6
 800353e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003542:	2b03      	cmp	r3, #3
 8003544:	f040 827e 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003548:	2301      	movs	r3, #1
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	e27a      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je .|.
	else if (cisloTvaru == 11){
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b0b      	cmp	r3, #11
 8003552:	d13b      	bne.n	80035cc <checkLeftSide+0x77c>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0+5][y0-6]==2 || matrix[x0+5][y0-6]==3)
 8003554:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003558:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800355c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003560:	021b      	lsls	r3, r3, #8
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	4413      	add	r3, r2
 8003566:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800356a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d029      	beq.n	80035c6 <checkLeftSide+0x776>
 8003572:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003576:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800357a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800357e:	021b      	lsls	r3, r3, #8
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	4413      	add	r3, r2
 8003584:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003588:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800358c:	2b03      	cmp	r3, #3
 800358e:	d01a      	beq.n	80035c6 <checkLeftSide+0x776>
 8003590:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003594:	3305      	adds	r3, #5
 8003596:	021b      	lsls	r3, r3, #8
 8003598:	68fa      	ldr	r2, [r7, #12]
 800359a:	4413      	add	r3, r2
 800359c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80035a0:	3a06      	subs	r2, #6
 80035a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d00d      	beq.n	80035c6 <checkLeftSide+0x776>
 80035aa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035ae:	3305      	adds	r3, #5
 80035b0:	021b      	lsls	r3, r3, #8
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	4413      	add	r3, r2
 80035b6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80035ba:	3a06      	subs	r2, #6
 80035bc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	f040 823f 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80035c6:	2301      	movs	r3, #1
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	e23b      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b0c      	cmp	r3, #12
 80035d0:	d155      	bne.n	800367e <checkLeftSide+0x82e>
		if (matrix[x0+5][y0]==2 || matrix[x0+5][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0+5][y0-12]==2 || matrix[x0+5][y0-12]==3)
 80035d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035d6:	3305      	adds	r3, #5
 80035d8:	021b      	lsls	r3, r3, #8
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	4413      	add	r3, r2
 80035de:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80035e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d046      	beq.n	8003678 <checkLeftSide+0x828>
 80035ea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035ee:	3305      	adds	r3, #5
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	68fa      	ldr	r2, [r7, #12]
 80035f4:	4413      	add	r3, r2
 80035f6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80035fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80035fe:	2b03      	cmp	r3, #3
 8003600:	d03a      	beq.n	8003678 <checkLeftSide+0x828>
 8003602:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003606:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800360a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800360e:	021b      	lsls	r3, r3, #8
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	4413      	add	r3, r2
 8003614:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003618:	3a06      	subs	r2, #6
 800361a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800361e:	2b02      	cmp	r3, #2
 8003620:	d02a      	beq.n	8003678 <checkLeftSide+0x828>
 8003622:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003626:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800362a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800362e:	021b      	lsls	r3, r3, #8
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	4413      	add	r3, r2
 8003634:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003638:	3a06      	subs	r2, #6
 800363a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800363e:	2b03      	cmp	r3, #3
 8003640:	d01a      	beq.n	8003678 <checkLeftSide+0x828>
 8003642:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003646:	3305      	adds	r3, #5
 8003648:	021b      	lsls	r3, r3, #8
 800364a:	68fa      	ldr	r2, [r7, #12]
 800364c:	4413      	add	r3, r2
 800364e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003652:	3a0c      	subs	r2, #12
 8003654:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003658:	2b02      	cmp	r3, #2
 800365a:	d00d      	beq.n	8003678 <checkLeftSide+0x828>
 800365c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003660:	3305      	adds	r3, #5
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	4413      	add	r3, r2
 8003668:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800366c:	3a0c      	subs	r2, #12
 800366e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003672:	2b03      	cmp	r3, #3
 8003674:	f040 81e6 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003678:	2301      	movs	r3, #1
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	e1e2      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je .,.
	else if (cisloTvaru == 13){
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b0d      	cmp	r3, #13
 8003682:	d13b      	bne.n	80036fc <checkLeftSide+0x8ac>
		if (matrix[x0+5][y0]==2 || matrix[x0+5][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3)
 8003684:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003688:	3305      	adds	r3, #5
 800368a:	021b      	lsls	r3, r3, #8
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	4413      	add	r3, r2
 8003690:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003694:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003698:	2b02      	cmp	r3, #2
 800369a:	d02c      	beq.n	80036f6 <checkLeftSide+0x8a6>
 800369c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80036a0:	3305      	adds	r3, #5
 80036a2:	021b      	lsls	r3, r3, #8
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4413      	add	r3, r2
 80036a8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80036ac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80036b0:	2b03      	cmp	r3, #3
 80036b2:	d020      	beq.n	80036f6 <checkLeftSide+0x8a6>
 80036b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80036b8:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80036bc:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80036c0:	021b      	lsls	r3, r3, #8
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	4413      	add	r3, r2
 80036c6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80036ca:	3a06      	subs	r2, #6
 80036cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d010      	beq.n	80036f6 <checkLeftSide+0x8a6>
 80036d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80036d8:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80036dc:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80036e0:	021b      	lsls	r3, r3, #8
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	4413      	add	r3, r2
 80036e6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80036ea:	3a06      	subs	r2, #6
 80036ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80036f0:	2b03      	cmp	r3, #3
 80036f2:	f040 81a7 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80036f6:	2301      	movs	r3, #1
 80036f8:	617b      	str	r3, [r7, #20]
 80036fa:	e1a3      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b0e      	cmp	r3, #14
 8003700:	d161      	bne.n	80037c6 <checkLeftSide+0x976>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3)
 8003702:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003706:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 800370a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800370e:	021b      	lsls	r3, r3, #8
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	4413      	add	r3, r2
 8003714:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003718:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d04f      	beq.n	80037c0 <checkLeftSide+0x970>
 8003720:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003724:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003728:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800372c:	021b      	lsls	r3, r3, #8
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	4413      	add	r3, r2
 8003732:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003736:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800373a:	2b03      	cmp	r3, #3
 800373c:	d040      	beq.n	80037c0 <checkLeftSide+0x970>
 800373e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003742:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003746:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800374a:	021b      	lsls	r3, r3, #8
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	4413      	add	r3, r2
 8003750:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003754:	3a06      	subs	r2, #6
 8003756:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d030      	beq.n	80037c0 <checkLeftSide+0x970>
 800375e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003762:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003766:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800376a:	021b      	lsls	r3, r3, #8
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4413      	add	r3, r2
 8003770:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003774:	3a06      	subs	r2, #6
 8003776:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800377a:	2b03      	cmp	r3, #3
 800377c:	d020      	beq.n	80037c0 <checkLeftSide+0x970>
 800377e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003782:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003786:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800378a:	021b      	lsls	r3, r3, #8
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	4413      	add	r3, r2
 8003790:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003794:	3a0c      	subs	r2, #12
 8003796:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800379a:	2b02      	cmp	r3, #2
 800379c:	d010      	beq.n	80037c0 <checkLeftSide+0x970>
 800379e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037a2:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80037a6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80037aa:	021b      	lsls	r3, r3, #8
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	4413      	add	r3, r2
 80037b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80037b4:	3a0c      	subs	r2, #12
 80037b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80037ba:	2b03      	cmp	r3, #3
 80037bc:	f040 8142 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80037c0:	2301      	movs	r3, #1
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	e13e      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b0f      	cmp	r3, #15
 80037ca:	d155      	bne.n	8003878 <checkLeftSide+0xa28>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0+5][y0-6]==2 || matrix[x0+5][y0-6]==3 || matrix[x0+5][y0-12]==2 || matrix[x0+5][y0-12]==3)
 80037cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037d0:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80037d4:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80037d8:	021b      	lsls	r3, r3, #8
 80037da:	68fa      	ldr	r2, [r7, #12]
 80037dc:	4413      	add	r3, r2
 80037de:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80037e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d043      	beq.n	8003872 <checkLeftSide+0xa22>
 80037ea:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80037ee:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80037f2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4413      	add	r3, r2
 80037fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003800:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d034      	beq.n	8003872 <checkLeftSide+0xa22>
 8003808:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800380c:	3305      	adds	r3, #5
 800380e:	021b      	lsls	r3, r3, #8
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4413      	add	r3, r2
 8003814:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003818:	3a06      	subs	r2, #6
 800381a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800381e:	2b02      	cmp	r3, #2
 8003820:	d027      	beq.n	8003872 <checkLeftSide+0xa22>
 8003822:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003826:	3305      	adds	r3, #5
 8003828:	021b      	lsls	r3, r3, #8
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	4413      	add	r3, r2
 800382e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003832:	3a06      	subs	r2, #6
 8003834:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003838:	2b03      	cmp	r3, #3
 800383a:	d01a      	beq.n	8003872 <checkLeftSide+0xa22>
 800383c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003840:	3305      	adds	r3, #5
 8003842:	021b      	lsls	r3, r3, #8
 8003844:	68fa      	ldr	r2, [r7, #12]
 8003846:	4413      	add	r3, r2
 8003848:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800384c:	3a0c      	subs	r2, #12
 800384e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003852:	2b02      	cmp	r3, #2
 8003854:	d00d      	beq.n	8003872 <checkLeftSide+0xa22>
 8003856:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800385a:	3305      	adds	r3, #5
 800385c:	021b      	lsls	r3, r3, #8
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	4413      	add	r3, r2
 8003862:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003866:	3a0c      	subs	r2, #12
 8003868:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800386c:	2b03      	cmp	r3, #3
 800386e:	f040 80e9 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003872:	2301      	movs	r3, #1
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	e0e5      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b10      	cmp	r3, #16
 800387c:	d13b      	bne.n	80038f6 <checkLeftSide+0xaa6>
		if (matrix[x0+11][y0]==2 || matrix[x0+11][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3)
 800387e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003882:	330b      	adds	r3, #11
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4413      	add	r3, r2
 800388a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800388e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003892:	2b02      	cmp	r3, #2
 8003894:	d02c      	beq.n	80038f0 <checkLeftSide+0xaa0>
 8003896:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800389a:	330b      	adds	r3, #11
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4413      	add	r3, r2
 80038a2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80038a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d020      	beq.n	80038f0 <checkLeftSide+0xaa0>
 80038ae:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038b2:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80038b6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80038ba:	021b      	lsls	r3, r3, #8
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	4413      	add	r3, r2
 80038c0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80038c4:	3a06      	subs	r2, #6
 80038c6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d010      	beq.n	80038f0 <checkLeftSide+0xaa0>
 80038ce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80038d2:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80038d6:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80038da:	021b      	lsls	r3, r3, #8
 80038dc:	68fa      	ldr	r2, [r7, #12]
 80038de:	4413      	add	r3, r2
 80038e0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80038e4:	3a06      	subs	r2, #6
 80038e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	f040 80aa 	bne.w	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80038f0:	2301      	movs	r3, #1
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	e0a6      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2b11      	cmp	r3, #17
 80038fa:	d160      	bne.n	80039be <checkLeftSide+0xb6e>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3 || matrix[x0-1][y0-12]==2 || matrix[x0-1][y0-12]==3)
 80038fc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003900:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003904:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003908:	021b      	lsls	r3, r3, #8
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	4413      	add	r3, r2
 800390e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003912:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003916:	2b02      	cmp	r3, #2
 8003918:	d04e      	beq.n	80039b8 <checkLeftSide+0xb68>
 800391a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800391e:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003922:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	68fa      	ldr	r2, [r7, #12]
 800392a:	4413      	add	r3, r2
 800392c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003930:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003934:	2b03      	cmp	r3, #3
 8003936:	d03f      	beq.n	80039b8 <checkLeftSide+0xb68>
 8003938:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800393c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003940:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	68fa      	ldr	r2, [r7, #12]
 8003948:	4413      	add	r3, r2
 800394a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800394e:	3a06      	subs	r2, #6
 8003950:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d02f      	beq.n	80039b8 <checkLeftSide+0xb68>
 8003958:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800395c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003960:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	4413      	add	r3, r2
 800396a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800396e:	3a06      	subs	r2, #6
 8003970:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003974:	2b03      	cmp	r3, #3
 8003976:	d01f      	beq.n	80039b8 <checkLeftSide+0xb68>
 8003978:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800397c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003980:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003984:	021b      	lsls	r3, r3, #8
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	4413      	add	r3, r2
 800398a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800398e:	3a0c      	subs	r2, #12
 8003990:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003994:	2b02      	cmp	r3, #2
 8003996:	d00f      	beq.n	80039b8 <checkLeftSide+0xb68>
 8003998:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800399c:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80039a0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80039a4:	021b      	lsls	r3, r3, #8
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4413      	add	r3, r2
 80039aa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80039ae:	3a0c      	subs	r2, #12
 80039b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80039b4:	2b03      	cmp	r3, #3
 80039b6:	d145      	bne.n	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 80039b8:	2301      	movs	r3, #1
 80039ba:	617b      	str	r3, [r7, #20]
 80039bc:	e042      	b.n	8003a44 <checkLeftSide+0xbf4>
	}
	// ak objekt je ._
	else if (cisloTvaru == 18){
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b12      	cmp	r3, #18
 80039c2:	d13f      	bne.n	8003a44 <checkLeftSide+0xbf4>
		if (matrix[x0-1][y0]==2 || matrix[x0-1][y0]==3 || matrix[x0-1][y0-6]==2 || matrix[x0-1][y0-6]==3)
 80039c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80039c8:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80039cc:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4413      	add	r3, r2
 80039d6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80039da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d02e      	beq.n	8003a40 <checkLeftSide+0xbf0>
 80039e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80039e6:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 80039ea:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80039ee:	021b      	lsls	r3, r3, #8
 80039f0:	68fa      	ldr	r2, [r7, #12]
 80039f2:	4413      	add	r3, r2
 80039f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80039f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80039fc:	2b03      	cmp	r3, #3
 80039fe:	d01f      	beq.n	8003a40 <checkLeftSide+0xbf0>
 8003a00:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003a04:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003a08:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003a0c:	021b      	lsls	r3, r3, #8
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	4413      	add	r3, r2
 8003a12:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003a16:	3a06      	subs	r2, #6
 8003a18:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d00f      	beq.n	8003a40 <checkLeftSide+0xbf0>
 8003a20:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003a24:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
 8003a28:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003a2c:	021b      	lsls	r3, r3, #8
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	4413      	add	r3, r2
 8003a32:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003a36:	3a06      	subs	r2, #6
 8003a38:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a3c:	2b03      	cmp	r3, #3
 8003a3e:	d101      	bne.n	8003a44 <checkLeftSide+0xbf4>
			temp = 1;
 8003a40:	2301      	movs	r3, #1
 8003a42:	617b      	str	r3, [r7, #20]
	}
	return temp;
 8003a44:	697b      	ldr	r3, [r7, #20]
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <checkRightSide>:

int checkRightSide(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	607b      	str	r3, [r7, #4]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	817b      	strh	r3, [r7, #10]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	617b      	str	r3, [r7, #20]
	// ak objekt je stvorec
	if (cisloTvaru == 0){
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d136      	bne.n	8003ada <checkRightSide+0x8a>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-5]==3)
 8003a6c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003a70:	330c      	adds	r3, #12
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	4413      	add	r3, r2
 8003a78:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003a7c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d026      	beq.n	8003ad2 <checkRightSide+0x82>
 8003a84:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003a88:	330c      	adds	r3, #12
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	4413      	add	r3, r2
 8003a90:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003a94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a98:	2b03      	cmp	r3, #3
 8003a9a:	d01a      	beq.n	8003ad2 <checkRightSide+0x82>
 8003a9c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003aa0:	330c      	adds	r3, #12
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003aac:	3a06      	subs	r2, #6
 8003aae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d00d      	beq.n	8003ad2 <checkRightSide+0x82>
 8003ab6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003aba:	330c      	adds	r3, #12
 8003abc:	021b      	lsls	r3, r3, #8
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ac6:	3a05      	subs	r2, #5
 8003ac8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003acc:	2b03      	cmp	r3, #3
 8003ace:	f040 84f0 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	617b      	str	r3, [r7, #20]
 8003ad6:	f000 bcec 	b.w	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je |
	else if (cisloTvaru == 1){
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d16a      	bne.n	8003bb6 <checkRightSide+0x166>
		if (matrix[x0+6][y0]==2 || matrix[x0+6][y0]==3 || matrix[x0+6][y0-6]==2 || matrix[x0+6][y0-6]==3 || matrix[x0+6][y0-12]==2 || matrix[x0+6][y0-6]==3 || matrix[x0+6][y0-18]==2 || matrix[x0+6][y0-18]==3)
 8003ae0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ae4:	3306      	adds	r3, #6
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	4413      	add	r3, r2
 8003aec:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003af0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d05a      	beq.n	8003bae <checkRightSide+0x15e>
 8003af8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003afc:	3306      	adds	r3, #6
 8003afe:	021b      	lsls	r3, r3, #8
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	4413      	add	r3, r2
 8003b04:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b08:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b0c:	2b03      	cmp	r3, #3
 8003b0e:	d04e      	beq.n	8003bae <checkRightSide+0x15e>
 8003b10:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b14:	3306      	adds	r3, #6
 8003b16:	021b      	lsls	r3, r3, #8
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b20:	3a06      	subs	r2, #6
 8003b22:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d041      	beq.n	8003bae <checkRightSide+0x15e>
 8003b2a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b2e:	3306      	adds	r3, #6
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4413      	add	r3, r2
 8003b36:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b3a:	3a06      	subs	r2, #6
 8003b3c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b40:	2b03      	cmp	r3, #3
 8003b42:	d034      	beq.n	8003bae <checkRightSide+0x15e>
 8003b44:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b48:	3306      	adds	r3, #6
 8003b4a:	021b      	lsls	r3, r3, #8
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b54:	3a0c      	subs	r2, #12
 8003b56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d027      	beq.n	8003bae <checkRightSide+0x15e>
 8003b5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b62:	3306      	adds	r3, #6
 8003b64:	021b      	lsls	r3, r3, #8
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	4413      	add	r3, r2
 8003b6a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b6e:	3a06      	subs	r2, #6
 8003b70:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b74:	2b03      	cmp	r3, #3
 8003b76:	d01a      	beq.n	8003bae <checkRightSide+0x15e>
 8003b78:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b7c:	3306      	adds	r3, #6
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	68fa      	ldr	r2, [r7, #12]
 8003b82:	4413      	add	r3, r2
 8003b84:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003b88:	3a12      	subs	r2, #18
 8003b8a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d00d      	beq.n	8003bae <checkRightSide+0x15e>
 8003b92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003b96:	3306      	adds	r3, #6
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ba2:	3a12      	subs	r2, #18
 8003ba4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	f040 8482 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	617b      	str	r3, [r7, #20]
 8003bb2:	f000 bc7e 	b.w	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je stvorec _
	else if (cisloTvaru == 2){
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d11c      	bne.n	8003bf6 <checkRightSide+0x1a6>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3)
 8003bbc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	021b      	lsls	r3, r3, #8
 8003bc4:	68fa      	ldr	r2, [r7, #12]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003bcc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d00c      	beq.n	8003bee <checkRightSide+0x19e>
 8003bd4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003bd8:	330c      	adds	r3, #12
 8003bda:	021b      	lsls	r3, r3, #8
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4413      	add	r3, r2
 8003be0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003be4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	f040 8462 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	617b      	str	r3, [r7, #20]
 8003bf2:	f000 bc5e 	b.w	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je Z
	else if (cisloTvaru == 3){
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b03      	cmp	r3, #3
 8003bfa:	d136      	bne.n	8003c6a <checkRightSide+0x21a>
		if (matrix[x0+18][y0]==2 || matrix[x0+18][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3)
 8003bfc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c00:	3312      	adds	r3, #18
 8003c02:	021b      	lsls	r3, r3, #8
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	4413      	add	r3, r2
 8003c08:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c0c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d026      	beq.n	8003c62 <checkRightSide+0x212>
 8003c14:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c18:	3312      	adds	r3, #18
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	4413      	add	r3, r2
 8003c20:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c24:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c28:	2b03      	cmp	r3, #3
 8003c2a:	d01a      	beq.n	8003c62 <checkRightSide+0x212>
 8003c2c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c30:	330c      	adds	r3, #12
 8003c32:	021b      	lsls	r3, r3, #8
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4413      	add	r3, r2
 8003c38:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c3c:	3a06      	subs	r2, #6
 8003c3e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d00d      	beq.n	8003c62 <checkRightSide+0x212>
 8003c46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c4a:	330c      	adds	r3, #12
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	68fa      	ldr	r2, [r7, #12]
 8003c50:	4413      	add	r3, r2
 8003c52:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c56:	3a06      	subs	r2, #6
 8003c58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	f040 8428 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003c62:	2301      	movs	r3, #1
 8003c64:	617b      	str	r3, [r7, #20]
 8003c66:	f000 bc24 	b.w	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je N
	else if (cisloTvaru == 4){
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2b04      	cmp	r3, #4
 8003c6e:	d14f      	bne.n	8003d10 <checkRightSide+0x2c0>
		if (matrix[x0+6][y0]==2 || matrix[x0+6][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+12][y0-12]==2 || matrix[x0+12][y0-12]==3)
 8003c70:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c74:	3306      	adds	r3, #6
 8003c76:	021b      	lsls	r3, r3, #8
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c80:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d040      	beq.n	8003d0a <checkRightSide+0x2ba>
 8003c88:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003c8c:	3306      	adds	r3, #6
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	4413      	add	r3, r2
 8003c94:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d034      	beq.n	8003d0a <checkRightSide+0x2ba>
 8003ca0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ca4:	330c      	adds	r3, #12
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4413      	add	r3, r2
 8003cac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003cb0:	3a06      	subs	r2, #6
 8003cb2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d027      	beq.n	8003d0a <checkRightSide+0x2ba>
 8003cba:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003cbe:	330c      	adds	r3, #12
 8003cc0:	021b      	lsls	r3, r3, #8
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003cca:	3a06      	subs	r2, #6
 8003ccc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d01a      	beq.n	8003d0a <checkRightSide+0x2ba>
 8003cd4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003cd8:	330c      	adds	r3, #12
 8003cda:	021b      	lsls	r3, r3, #8
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ce4:	3a0c      	subs	r2, #12
 8003ce6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d00d      	beq.n	8003d0a <checkRightSide+0x2ba>
 8003cee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003cf2:	330c      	adds	r3, #12
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003cfe:	3a0c      	subs	r2, #12
 8003d00:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d04:	2b03      	cmp	r3, #3
 8003d06:	f040 83d4 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	e3d0      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je opacny Z
	else if (cisloTvaru == 5){
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b05      	cmp	r3, #5
 8003d14:	d135      	bne.n	8003d82 <checkRightSide+0x332>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+18][y0-6]==2 || matrix[x0+18][y0-6]==3)
 8003d16:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d1a:	330c      	adds	r3, #12
 8003d1c:	021b      	lsls	r3, r3, #8
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	4413      	add	r3, r2
 8003d22:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d26:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d026      	beq.n	8003d7c <checkRightSide+0x32c>
 8003d2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d32:	330c      	adds	r3, #12
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	68fa      	ldr	r2, [r7, #12]
 8003d38:	4413      	add	r3, r2
 8003d3a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d3e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d42:	2b03      	cmp	r3, #3
 8003d44:	d01a      	beq.n	8003d7c <checkRightSide+0x32c>
 8003d46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d4a:	3312      	adds	r3, #18
 8003d4c:	021b      	lsls	r3, r3, #8
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4413      	add	r3, r2
 8003d52:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d56:	3a06      	subs	r2, #6
 8003d58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d00d      	beq.n	8003d7c <checkRightSide+0x32c>
 8003d60:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d64:	3312      	adds	r3, #18
 8003d66:	021b      	lsls	r3, r3, #8
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d70:	3a06      	subs	r2, #6
 8003d72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d76:	2b03      	cmp	r3, #3
 8003d78:	f040 839b 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	e397      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je opacny N
	else if (cisloTvaru == 6){
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b06      	cmp	r3, #6
 8003d86:	d14f      	bne.n	8003e28 <checkRightSide+0x3d8>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+6][y0-12]==2 || matrix[x0+6][y0-12]==3)
 8003d88:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003d8c:	330c      	adds	r3, #12
 8003d8e:	021b      	lsls	r3, r3, #8
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	4413      	add	r3, r2
 8003d94:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003d98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d040      	beq.n	8003e22 <checkRightSide+0x3d2>
 8003da0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003da4:	330c      	adds	r3, #12
 8003da6:	021b      	lsls	r3, r3, #8
 8003da8:	68fa      	ldr	r2, [r7, #12]
 8003daa:	4413      	add	r3, r2
 8003dac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003db0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d034      	beq.n	8003e22 <checkRightSide+0x3d2>
 8003db8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003dc8:	3a06      	subs	r2, #6
 8003dca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d027      	beq.n	8003e22 <checkRightSide+0x3d2>
 8003dd2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003dd6:	330c      	adds	r3, #12
 8003dd8:	021b      	lsls	r3, r3, #8
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	4413      	add	r3, r2
 8003dde:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003de2:	3a06      	subs	r2, #6
 8003de4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003de8:	2b03      	cmp	r3, #3
 8003dea:	d01a      	beq.n	8003e22 <checkRightSide+0x3d2>
 8003dec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003df0:	3306      	adds	r3, #6
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	4413      	add	r3, r2
 8003df8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003dfc:	3a0c      	subs	r2, #12
 8003dfe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d00d      	beq.n	8003e22 <checkRightSide+0x3d2>
 8003e06:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e0a:	3306      	adds	r3, #6
 8003e0c:	021b      	lsls	r3, r3, #8
 8003e0e:	68fa      	ldr	r2, [r7, #12]
 8003e10:	4413      	add	r3, r2
 8003e12:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003e16:	3a0c      	subs	r2, #12
 8003e18:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	f040 8348 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003e22:	2301      	movs	r3, #1
 8003e24:	617b      	str	r3, [r7, #20]
 8003e26:	e344      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je L
	else if (cisloTvaru == 7){
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b07      	cmp	r3, #7
 8003e2c:	d14f      	bne.n	8003ece <checkRightSide+0x47e>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+6][y0-6]==2 || matrix[x0+6][y0-6]==3 || matrix[x0+6][y0-12]==2 || matrix[x0+6][y0-12]==3)
 8003e2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e32:	330c      	adds	r3, #12
 8003e34:	021b      	lsls	r3, r3, #8
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4413      	add	r3, r2
 8003e3a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003e3e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d040      	beq.n	8003ec8 <checkRightSide+0x478>
 8003e46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e4a:	330c      	adds	r3, #12
 8003e4c:	021b      	lsls	r3, r3, #8
 8003e4e:	68fa      	ldr	r2, [r7, #12]
 8003e50:	4413      	add	r3, r2
 8003e52:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003e56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d034      	beq.n	8003ec8 <checkRightSide+0x478>
 8003e5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e62:	3306      	adds	r3, #6
 8003e64:	021b      	lsls	r3, r3, #8
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4413      	add	r3, r2
 8003e6a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003e6e:	3a06      	subs	r2, #6
 8003e70:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d027      	beq.n	8003ec8 <checkRightSide+0x478>
 8003e78:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e7c:	3306      	adds	r3, #6
 8003e7e:	021b      	lsls	r3, r3, #8
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4413      	add	r3, r2
 8003e84:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003e88:	3a06      	subs	r2, #6
 8003e8a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d01a      	beq.n	8003ec8 <checkRightSide+0x478>
 8003e92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003e96:	3306      	adds	r3, #6
 8003e98:	021b      	lsls	r3, r3, #8
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ea2:	3a0c      	subs	r2, #12
 8003ea4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d00d      	beq.n	8003ec8 <checkRightSide+0x478>
 8003eac:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003eb0:	3306      	adds	r3, #6
 8003eb2:	021b      	lsls	r3, r3, #8
 8003eb4:	68fa      	ldr	r2, [r7, #12]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ebc:	3a0c      	subs	r2, #12
 8003ebe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003ec2:	2b03      	cmp	r3, #3
 8003ec4:	f040 82f5 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	e2f1      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je _.
	else if (cisloTvaru == 8){
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d135      	bne.n	8003f40 <checkRightSide+0x4f0>
		if (matrix[x0+18][y0]==2 || matrix[x0+18][y0]==3 || matrix[x0+18][y0-6]==2 || matrix[x0+18][y0-6]==3)
 8003ed4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ed8:	3312      	adds	r3, #18
 8003eda:	021b      	lsls	r3, r3, #8
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	4413      	add	r3, r2
 8003ee0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ee4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d026      	beq.n	8003f3a <checkRightSide+0x4ea>
 8003eec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ef0:	3312      	adds	r3, #18
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003efc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f00:	2b03      	cmp	r3, #3
 8003f02:	d01a      	beq.n	8003f3a <checkRightSide+0x4ea>
 8003f04:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f08:	3312      	adds	r3, #18
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	68fa      	ldr	r2, [r7, #12]
 8003f0e:	4413      	add	r3, r2
 8003f10:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f14:	3a06      	subs	r2, #6
 8003f16:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d00d      	beq.n	8003f3a <checkRightSide+0x4ea>
 8003f1e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f22:	3312      	adds	r3, #18
 8003f24:	021b      	lsls	r3, r3, #8
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	4413      	add	r3, r2
 8003f2a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f2e:	3a06      	subs	r2, #6
 8003f30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f34:	2b03      	cmp	r3, #3
 8003f36:	f040 82bc 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	e2b8      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je '|
	else if (cisloTvaru == 9){
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b09      	cmp	r3, #9
 8003f44:	d14f      	bne.n	8003fe6 <checkRightSide+0x596>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+12][y0-12]==2 || matrix[x0+12][y0-12]==3)
 8003f46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f4a:	330c      	adds	r3, #12
 8003f4c:	021b      	lsls	r3, r3, #8
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	4413      	add	r3, r2
 8003f52:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f56:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d040      	beq.n	8003fe0 <checkRightSide+0x590>
 8003f5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f62:	330c      	adds	r3, #12
 8003f64:	021b      	lsls	r3, r3, #8
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4413      	add	r3, r2
 8003f6a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f6e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f72:	2b03      	cmp	r3, #3
 8003f74:	d034      	beq.n	8003fe0 <checkRightSide+0x590>
 8003f76:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f7a:	330c      	adds	r3, #12
 8003f7c:	021b      	lsls	r3, r3, #8
 8003f7e:	68fa      	ldr	r2, [r7, #12]
 8003f80:	4413      	add	r3, r2
 8003f82:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003f86:	3a06      	subs	r2, #6
 8003f88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d027      	beq.n	8003fe0 <checkRightSide+0x590>
 8003f90:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f94:	330c      	adds	r3, #12
 8003f96:	021b      	lsls	r3, r3, #8
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003fa0:	3a06      	subs	r2, #6
 8003fa2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	d01a      	beq.n	8003fe0 <checkRightSide+0x590>
 8003faa:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003fae:	330c      	adds	r3, #12
 8003fb0:	021b      	lsls	r3, r3, #8
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003fba:	3a0c      	subs	r2, #12
 8003fbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d00d      	beq.n	8003fe0 <checkRightSide+0x590>
 8003fc4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003fc8:	330c      	adds	r3, #12
 8003fca:	021b      	lsls	r3, r3, #8
 8003fcc:	68fa      	ldr	r2, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003fd4:	3a0c      	subs	r2, #12
 8003fd6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	f040 8269 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	e265      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je ,..
	else if (cisloTvaru == 10){
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b0a      	cmp	r3, #10
 8003fea:	d135      	bne.n	8004058 <checkRightSide+0x608>
		if (matrix[x0+6][y0]==2 || matrix[x0+6][y0]==3 || matrix[x0+18][y0-6]==2 || matrix[x0+18][y0-6]==3)
 8003fec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003ff0:	3306      	adds	r3, #6
 8003ff2:	021b      	lsls	r3, r3, #8
 8003ff4:	68fa      	ldr	r2, [r7, #12]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003ffc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004000:	2b02      	cmp	r3, #2
 8004002:	d026      	beq.n	8004052 <checkRightSide+0x602>
 8004004:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004008:	3306      	adds	r3, #6
 800400a:	021b      	lsls	r3, r3, #8
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	4413      	add	r3, r2
 8004010:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004014:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004018:	2b03      	cmp	r3, #3
 800401a:	d01a      	beq.n	8004052 <checkRightSide+0x602>
 800401c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004020:	3312      	adds	r3, #18
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4413      	add	r3, r2
 8004028:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800402c:	3a06      	subs	r2, #6
 800402e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004032:	2b02      	cmp	r3, #2
 8004034:	d00d      	beq.n	8004052 <checkRightSide+0x602>
 8004036:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800403a:	3312      	adds	r3, #18
 800403c:	021b      	lsls	r3, r3, #8
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4413      	add	r3, r2
 8004042:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004046:	3a06      	subs	r2, #6
 8004048:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800404c:	2b03      	cmp	r3, #3
 800404e:	f040 8230 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8004052:	2301      	movs	r3, #1
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	e22c      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je .|.
	else if (cisloTvaru == 11){
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b0b      	cmp	r3, #11
 800405c:	d135      	bne.n	80040ca <checkRightSide+0x67a>
		if (matrix[x0+18][y0]==2 || matrix[x0+18][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3)
 800405e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004062:	3312      	adds	r3, #18
 8004064:	021b      	lsls	r3, r3, #8
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	4413      	add	r3, r2
 800406a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800406e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004072:	2b02      	cmp	r3, #2
 8004074:	d026      	beq.n	80040c4 <checkRightSide+0x674>
 8004076:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800407a:	3312      	adds	r3, #18
 800407c:	021b      	lsls	r3, r3, #8
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	4413      	add	r3, r2
 8004082:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004086:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800408a:	2b03      	cmp	r3, #3
 800408c:	d01a      	beq.n	80040c4 <checkRightSide+0x674>
 800408e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004092:	330c      	adds	r3, #12
 8004094:	021b      	lsls	r3, r3, #8
 8004096:	68fa      	ldr	r2, [r7, #12]
 8004098:	4413      	add	r3, r2
 800409a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800409e:	3a06      	subs	r2, #6
 80040a0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d00d      	beq.n	80040c4 <checkRightSide+0x674>
 80040a8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80040ac:	330c      	adds	r3, #12
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	68fa      	ldr	r2, [r7, #12]
 80040b2:	4413      	add	r3, r2
 80040b4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80040b8:	3a06      	subs	r2, #6
 80040ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040be:	2b03      	cmp	r3, #3
 80040c0:	f040 81f7 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 80040c4:	2301      	movs	r3, #1
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	e1f3      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je -|
	else if (cisloTvaru == 12){
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b0c      	cmp	r3, #12
 80040ce:	d14f      	bne.n	8004170 <checkRightSide+0x720>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+12][y0-12]==2 || matrix[x0+18][y0-12]==3)
 80040d0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80040d4:	330c      	adds	r3, #12
 80040d6:	021b      	lsls	r3, r3, #8
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80040e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d040      	beq.n	800416a <checkRightSide+0x71a>
 80040e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80040ec:	330c      	adds	r3, #12
 80040ee:	021b      	lsls	r3, r3, #8
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4413      	add	r3, r2
 80040f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80040f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80040fc:	2b03      	cmp	r3, #3
 80040fe:	d034      	beq.n	800416a <checkRightSide+0x71a>
 8004100:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004104:	330c      	adds	r3, #12
 8004106:	021b      	lsls	r3, r3, #8
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	4413      	add	r3, r2
 800410c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004110:	3a06      	subs	r2, #6
 8004112:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d027      	beq.n	800416a <checkRightSide+0x71a>
 800411a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800411e:	330c      	adds	r3, #12
 8004120:	021b      	lsls	r3, r3, #8
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4413      	add	r3, r2
 8004126:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800412a:	3a06      	subs	r2, #6
 800412c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004130:	2b03      	cmp	r3, #3
 8004132:	d01a      	beq.n	800416a <checkRightSide+0x71a>
 8004134:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004138:	330c      	adds	r3, #12
 800413a:	021b      	lsls	r3, r3, #8
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	4413      	add	r3, r2
 8004140:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004144:	3a0c      	subs	r2, #12
 8004146:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d00d      	beq.n	800416a <checkRightSide+0x71a>
 800414e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004152:	3312      	adds	r3, #18
 8004154:	021b      	lsls	r3, r3, #8
 8004156:	68fa      	ldr	r2, [r7, #12]
 8004158:	4413      	add	r3, r2
 800415a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800415e:	3a0c      	subs	r2, #12
 8004160:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004164:	2b03      	cmp	r3, #3
 8004166:	f040 81a4 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	617b      	str	r3, [r7, #20]
 800416e:	e1a0      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je .,.
	else if (cisloTvaru == 13){
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b0d      	cmp	r3, #13
 8004174:	d135      	bne.n	80041e2 <checkRightSide+0x792>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+18][y0-6]==2 || matrix[x0+18][y0-6]==3)
 8004176:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800417a:	330c      	adds	r3, #12
 800417c:	021b      	lsls	r3, r3, #8
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4413      	add	r3, r2
 8004182:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004186:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800418a:	2b02      	cmp	r3, #2
 800418c:	d026      	beq.n	80041dc <checkRightSide+0x78c>
 800418e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004192:	330c      	adds	r3, #12
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4413      	add	r3, r2
 800419a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800419e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80041a2:	2b03      	cmp	r3, #3
 80041a4:	d01a      	beq.n	80041dc <checkRightSide+0x78c>
 80041a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80041aa:	3312      	adds	r3, #18
 80041ac:	021b      	lsls	r3, r3, #8
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4413      	add	r3, r2
 80041b2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80041b6:	3a06      	subs	r2, #6
 80041b8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d00d      	beq.n	80041dc <checkRightSide+0x78c>
 80041c0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80041c4:	3312      	adds	r3, #18
 80041c6:	021b      	lsls	r3, r3, #8
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4413      	add	r3, r2
 80041cc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80041d0:	3a06      	subs	r2, #6
 80041d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80041d6:	2b03      	cmp	r3, #3
 80041d8:	f040 816b 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 80041dc:	2301      	movs	r3, #1
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	e167      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je |-
	else if (cisloTvaru == 14){
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b0e      	cmp	r3, #14
 80041e6:	d14f      	bne.n	8004288 <checkRightSide+0x838>
		if (matrix[x0+6][y0]==2 || matrix[x0+6][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+6][y0-12]==2 || matrix[x0+6][y0-12]==3)
 80041e8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80041ec:	3306      	adds	r3, #6
 80041ee:	021b      	lsls	r3, r3, #8
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	4413      	add	r3, r2
 80041f4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80041f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80041fc:	2b02      	cmp	r3, #2
 80041fe:	d040      	beq.n	8004282 <checkRightSide+0x832>
 8004200:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004204:	3306      	adds	r3, #6
 8004206:	021b      	lsls	r3, r3, #8
 8004208:	68fa      	ldr	r2, [r7, #12]
 800420a:	4413      	add	r3, r2
 800420c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004210:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004214:	2b03      	cmp	r3, #3
 8004216:	d034      	beq.n	8004282 <checkRightSide+0x832>
 8004218:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800421c:	330c      	adds	r3, #12
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4413      	add	r3, r2
 8004224:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004228:	3a06      	subs	r2, #6
 800422a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800422e:	2b02      	cmp	r3, #2
 8004230:	d027      	beq.n	8004282 <checkRightSide+0x832>
 8004232:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004236:	330c      	adds	r3, #12
 8004238:	021b      	lsls	r3, r3, #8
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4413      	add	r3, r2
 800423e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004242:	3a06      	subs	r2, #6
 8004244:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004248:	2b03      	cmp	r3, #3
 800424a:	d01a      	beq.n	8004282 <checkRightSide+0x832>
 800424c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004250:	3306      	adds	r3, #6
 8004252:	021b      	lsls	r3, r3, #8
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	4413      	add	r3, r2
 8004258:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800425c:	3a0c      	subs	r2, #12
 800425e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004262:	2b02      	cmp	r3, #2
 8004264:	d00d      	beq.n	8004282 <checkRightSide+0x832>
 8004266:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800426a:	3306      	adds	r3, #6
 800426c:	021b      	lsls	r3, r3, #8
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4413      	add	r3, r2
 8004272:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004276:	3a0c      	subs	r2, #12
 8004278:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800427c:	2b03      	cmp	r3, #3
 800427e:	f040 8118 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8004282:	2301      	movs	r3, #1
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e114      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je opacny L
	else if (cisloTvaru == 15){
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b0f      	cmp	r3, #15
 800428c:	d14f      	bne.n	800432e <checkRightSide+0x8de>
		if (matrix[x0+12][y0]==2 || matrix[x0+12][y0]==3 || matrix[x0+12][y0-6]==2 || matrix[x0+12][y0-6]==3 || matrix[x0+12][y0-12]==2 || matrix[x0+12][y0-12]==3)
 800428e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004292:	330c      	adds	r3, #12
 8004294:	021b      	lsls	r3, r3, #8
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	4413      	add	r3, r2
 800429a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800429e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d040      	beq.n	8004328 <checkRightSide+0x8d8>
 80042a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80042aa:	330c      	adds	r3, #12
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	68fa      	ldr	r2, [r7, #12]
 80042b0:	4413      	add	r3, r2
 80042b2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80042b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d034      	beq.n	8004328 <checkRightSide+0x8d8>
 80042be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80042c2:	330c      	adds	r3, #12
 80042c4:	021b      	lsls	r3, r3, #8
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	4413      	add	r3, r2
 80042ca:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80042ce:	3a06      	subs	r2, #6
 80042d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d027      	beq.n	8004328 <checkRightSide+0x8d8>
 80042d8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80042dc:	330c      	adds	r3, #12
 80042de:	021b      	lsls	r3, r3, #8
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	4413      	add	r3, r2
 80042e4:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80042e8:	3a06      	subs	r2, #6
 80042ea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80042ee:	2b03      	cmp	r3, #3
 80042f0:	d01a      	beq.n	8004328 <checkRightSide+0x8d8>
 80042f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80042f6:	330c      	adds	r3, #12
 80042f8:	021b      	lsls	r3, r3, #8
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4413      	add	r3, r2
 80042fe:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004302:	3a0c      	subs	r2, #12
 8004304:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d00d      	beq.n	8004328 <checkRightSide+0x8d8>
 800430c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004310:	330c      	adds	r3, #12
 8004312:	021b      	lsls	r3, r3, #8
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4413      	add	r3, r2
 8004318:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800431c:	3a0c      	subs	r2, #12
 800431e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004322:	2b03      	cmp	r3, #3
 8004324:	f040 80c5 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 8004328:	2301      	movs	r3, #1
 800432a:	617b      	str	r3, [r7, #20]
 800432c:	e0c1      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je ..,
	else if (cisloTvaru == 16){
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2b10      	cmp	r3, #16
 8004332:	d135      	bne.n	80043a0 <checkRightSide+0x950>
		if (matrix[x0+18][y0]==2 || matrix[x0+18][y0]==3 || matrix[x0+18][y0-6]==2 || matrix[x0+18][y0-6]==3)
 8004334:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004338:	3312      	adds	r3, #18
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	4413      	add	r3, r2
 8004340:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004344:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004348:	2b02      	cmp	r3, #2
 800434a:	d026      	beq.n	800439a <checkRightSide+0x94a>
 800434c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004350:	3312      	adds	r3, #18
 8004352:	021b      	lsls	r3, r3, #8
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	4413      	add	r3, r2
 8004358:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800435c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004360:	2b03      	cmp	r3, #3
 8004362:	d01a      	beq.n	800439a <checkRightSide+0x94a>
 8004364:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004368:	3312      	adds	r3, #18
 800436a:	021b      	lsls	r3, r3, #8
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	4413      	add	r3, r2
 8004370:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004374:	3a06      	subs	r2, #6
 8004376:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800437a:	2b02      	cmp	r3, #2
 800437c:	d00d      	beq.n	800439a <checkRightSide+0x94a>
 800437e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004382:	3312      	adds	r3, #18
 8004384:	021b      	lsls	r3, r3, #8
 8004386:	68fa      	ldr	r2, [r7, #12]
 8004388:	4413      	add	r3, r2
 800438a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800438e:	3a06      	subs	r2, #6
 8004390:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004394:	2b03      	cmp	r3, #3
 8004396:	f040 808c 	bne.w	80044b2 <checkRightSide+0xa62>
			temp = 1;
 800439a:	2301      	movs	r3, #1
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	e088      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je |'
	else if (cisloTvaru == 17){
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b11      	cmp	r3, #17
 80043a4:	d14e      	bne.n	8004444 <checkRightSide+0x9f4>
		if (matrix[x0+6][y0]==2 || matrix[x0+6][y0]==3 || matrix[x0+6][y0-6]==2 || matrix[x0+6][y0-6]==3 || matrix[x0+12][y0-12]==2 || matrix[x0+12][y0-12]==3)
 80043a6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80043aa:	3306      	adds	r3, #6
 80043ac:	021b      	lsls	r3, r3, #8
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	4413      	add	r3, r2
 80043b2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d03f      	beq.n	800443e <checkRightSide+0x9ee>
 80043be:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80043c2:	3306      	adds	r3, #6
 80043c4:	021b      	lsls	r3, r3, #8
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4413      	add	r3, r2
 80043ca:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80043d2:	2b03      	cmp	r3, #3
 80043d4:	d033      	beq.n	800443e <checkRightSide+0x9ee>
 80043d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80043da:	3306      	adds	r3, #6
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	4413      	add	r3, r2
 80043e2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80043e6:	3a06      	subs	r2, #6
 80043e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80043ec:	2b02      	cmp	r3, #2
 80043ee:	d026      	beq.n	800443e <checkRightSide+0x9ee>
 80043f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80043f4:	3306      	adds	r3, #6
 80043f6:	021b      	lsls	r3, r3, #8
 80043f8:	68fa      	ldr	r2, [r7, #12]
 80043fa:	4413      	add	r3, r2
 80043fc:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004400:	3a06      	subs	r2, #6
 8004402:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004406:	2b03      	cmp	r3, #3
 8004408:	d019      	beq.n	800443e <checkRightSide+0x9ee>
 800440a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800440e:	330c      	adds	r3, #12
 8004410:	021b      	lsls	r3, r3, #8
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4413      	add	r3, r2
 8004416:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800441a:	3a0c      	subs	r2, #12
 800441c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004420:	2b02      	cmp	r3, #2
 8004422:	d00c      	beq.n	800443e <checkRightSide+0x9ee>
 8004424:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004428:	330c      	adds	r3, #12
 800442a:	021b      	lsls	r3, r3, #8
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	4413      	add	r3, r2
 8004430:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004434:	3a0c      	subs	r2, #12
 8004436:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800443a:	2b03      	cmp	r3, #3
 800443c:	d139      	bne.n	80044b2 <checkRightSide+0xa62>
			temp = 1;
 800443e:	2301      	movs	r3, #1
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	e036      	b.n	80044b2 <checkRightSide+0xa62>
	}
	// ak objekt je ._
	else if (cisloTvaru == 18){
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b12      	cmp	r3, #18
 8004448:	d133      	bne.n	80044b2 <checkRightSide+0xa62>
		if (matrix[x0+18][y0]==2 || matrix[x0+18][y0]==3 || matrix[x0+6][y0-6]==2 || matrix[x0+6][y0-6]==3)
 800444a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800444e:	3312      	adds	r3, #18
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4413      	add	r3, r2
 8004456:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800445a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800445e:	2b02      	cmp	r3, #2
 8004460:	d025      	beq.n	80044ae <checkRightSide+0xa5e>
 8004462:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004466:	3312      	adds	r3, #18
 8004468:	021b      	lsls	r3, r3, #8
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	4413      	add	r3, r2
 800446e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004472:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004476:	2b03      	cmp	r3, #3
 8004478:	d019      	beq.n	80044ae <checkRightSide+0xa5e>
 800447a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800447e:	3306      	adds	r3, #6
 8004480:	021b      	lsls	r3, r3, #8
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	4413      	add	r3, r2
 8004486:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800448a:	3a06      	subs	r2, #6
 800448c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d00c      	beq.n	80044ae <checkRightSide+0xa5e>
 8004494:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004498:	3306      	adds	r3, #6
 800449a:	021b      	lsls	r3, r3, #8
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4413      	add	r3, r2
 80044a0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80044a4:	3a06      	subs	r2, #6
 80044a6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80044aa:	2b03      	cmp	r3, #3
 80044ac:	d101      	bne.n	80044b2 <checkRightSide+0xa62>
			temp = 1;
 80044ae:	2301      	movs	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]
	}
	return temp;
 80044b2:	697b      	ldr	r3, [r7, #20]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	371c      	adds	r7, #28
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop

080044c0 <checkLineFilled>:

int checkLineFilled(uint16_t matrix[128][128]){
 80044c0:	b480      	push	{r7}
 80044c2:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	1d3b      	adds	r3, r7, #4
 80044ca:	6018      	str	r0, [r3, #0]
	int cRow[127];
	int temp = 0;
 80044cc:	2300      	movs	r3, #0
 80044ce:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	int count=0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	for (int x =0; x<127;x++){
 80044d8:	2300      	movs	r3, #0
 80044da:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 80044de:	e00b      	b.n	80044f8 <checkLineFilled+0x38>
		cRow[x]=0;
 80044e0:	f107 0308 	add.w	r3, r7, #8
 80044e4:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 80044e8:	2100      	movs	r1, #0
 80044ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

int checkLineFilled(uint16_t matrix[128][128]){
	int cRow[127];
	int temp = 0;
	int count=0;
	for (int x =0; x<127;x++){
 80044ee:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 80044f2:	3301      	adds	r3, #1
 80044f4:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
 80044f8:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 80044fc:	2b7e      	cmp	r3, #126	; 0x7e
 80044fe:	ddef      	ble.n	80044e0 <checkLineFilled+0x20>
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
 8004500:	2300      	movs	r3, #0
 8004502:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8004506:	e04f      	b.n	80045a8 <checkLineFilled+0xe8>
		for(int j=57;j<117;j++){
 8004508:	2339      	movs	r3, #57	; 0x39
 800450a:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 800450e:	e01d      	b.n	800454c <checkLineFilled+0x8c>
			if (matrix[j][i]==3)
 8004510:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8004514:	021b      	lsls	r3, r3, #8
 8004516:	1d3a      	adds	r2, r7, #4
 8004518:	6812      	ldr	r2, [r2, #0]
 800451a:	4413      	add	r3, r2
 800451c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8004520:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004524:	2b03      	cmp	r3, #3
 8004526:	d10c      	bne.n	8004542 <checkLineFilled+0x82>
				cRow[i] += 1;
 8004528:	f107 0308 	add.w	r3, r7, #8
 800452c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8004530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004534:	1c59      	adds	r1, r3, #1
 8004536:	f107 0308 	add.w	r3, r7, #8
 800453a:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800453e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	int count=0;
	for (int x =0; x<127;x++){
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
		for(int j=57;j<117;j++){
 8004542:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8004546:	3301      	adds	r3, #1
 8004548:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
 800454c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8004550:	2b74      	cmp	r3, #116	; 0x74
 8004552:	dddd      	ble.n	8004510 <checkLineFilled+0x50>
			if (matrix[j][i]==3)
				cRow[i] += 1;
			}
		if (cRow[i]==60){
 8004554:	f107 0308 	add.w	r3, r7, #8
 8004558:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800455c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004560:	2b3c      	cmp	r3, #60	; 0x3c
 8004562:	d11c      	bne.n	800459e <checkLineFilled+0xde>
			count++;
 8004564:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8004568:	3301      	adds	r3, #1
 800456a:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
			for(int j=57;j<117;j++){
 800456e:	2339      	movs	r3, #57	; 0x39
 8004570:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8004574:	e00f      	b.n	8004596 <checkLineFilled+0xd6>
				matrix[j][i]=0;
 8004576:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	1d3a      	adds	r2, r7, #4
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	4413      	add	r3, r2
 8004582:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8004586:	2100      	movs	r1, #0
 8004588:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if (matrix[j][i]==3)
				cRow[i] += 1;
			}
		if (cRow[i]==60){
			count++;
			for(int j=57;j<117;j++){
 800458c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8004590:	3301      	adds	r3, #1
 8004592:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8004596:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800459a:	2b74      	cmp	r3, #116	; 0x74
 800459c:	ddeb      	ble.n	8004576 <checkLineFilled+0xb6>
	int temp = 0;
	int count=0;
	for (int x =0; x<127;x++){
		cRow[x]=0;
	}
	for(int i=0;i<127;i++){
 800459e:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80045a2:	3301      	adds	r3, #1
 80045a4:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 80045a8:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 80045ac:	2b7e      	cmp	r3, #126	; 0x7e
 80045ae:	ddab      	ble.n	8004508 <checkLineFilled+0x48>
			for(int j=57;j<117;j++){
				matrix[j][i]=0;
			}
		}
	}
	for(int i=0;i<127;i++){
 80045b0:	2300      	movs	r3, #0
 80045b2:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 80045b6:	e03c      	b.n	8004632 <checkLineFilled+0x172>
		for(int j=57;j<117;j++){
 80045b8:	2339      	movs	r3, #57	; 0x39
 80045ba:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 80045be:	e02f      	b.n	8004620 <checkLineFilled+0x160>
			if (cRow[i]==60){
 80045c0:	f107 0308 	add.w	r3, r7, #8
 80045c4:	f8d7 220c 	ldr.w	r2, [r7, #524]	; 0x20c
 80045c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045cc:	2b3c      	cmp	r3, #60	; 0x3c
 80045ce:	d122      	bne.n	8004616 <checkLineFilled+0x156>
				int pom = i;
 80045d0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80045d4:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
				while(pom!=0){
 80045d8:	e019      	b.n	800460e <checkLineFilled+0x14e>
					matrix[j][pom] = matrix[j][pom-1];
 80045da:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	1d3a      	adds	r2, r7, #4
 80045e2:	6812      	ldr	r2, [r2, #0]
 80045e4:	4413      	add	r3, r2
 80045e6:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 80045ea:	0212      	lsls	r2, r2, #8
 80045ec:	1d39      	adds	r1, r7, #4
 80045ee:	6809      	ldr	r1, [r1, #0]
 80045f0:	440a      	add	r2, r1
 80045f2:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 80045f6:	3901      	subs	r1, #1
 80045f8:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 80045fc:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8004600:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					pom--;
 8004604:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004608:	3b01      	subs	r3, #1
 800460a:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
	}
	for(int i=0;i<127;i++){
		for(int j=57;j<117;j++){
			if (cRow[i]==60){
				int pom = i;
				while(pom!=0){
 800460e:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8004612:	2b00      	cmp	r3, #0
 8004614:	d1e1      	bne.n	80045da <checkLineFilled+0x11a>
				matrix[j][i]=0;
			}
		}
	}
	for(int i=0;i<127;i++){
		for(int j=57;j<117;j++){
 8004616:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 800461a:	3301      	adds	r3, #1
 800461c:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8004620:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8004624:	2b74      	cmp	r3, #116	; 0x74
 8004626:	ddcb      	ble.n	80045c0 <checkLineFilled+0x100>
			for(int j=57;j<117;j++){
				matrix[j][i]=0;
			}
		}
	}
	for(int i=0;i<127;i++){
 8004628:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800462c:	3301      	adds	r3, #1
 800462e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8004632:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8004636:	2b7e      	cmp	r3, #126	; 0x7e
 8004638:	ddbe      	ble.n	80045b8 <checkLineFilled+0xf8>
					pom--;
				}
			}
		}
	}
	if (count/6 == 1 || count/6 == 2 || count/6 == 3){
 800463a:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 800463e:	3b06      	subs	r3, #6
 8004640:	2b05      	cmp	r3, #5
 8004642:	d909      	bls.n	8004658 <checkLineFilled+0x198>
 8004644:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8004648:	3b0c      	subs	r3, #12
 800464a:	2b05      	cmp	r3, #5
 800464c:	d904      	bls.n	8004658 <checkLineFilled+0x198>
 800464e:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8004652:	3b12      	subs	r3, #18
 8004654:	2b05      	cmp	r3, #5
 8004656:	d803      	bhi.n	8004660 <checkLineFilled+0x1a0>
		temp = 100;
 8004658:	2364      	movs	r3, #100	; 0x64
 800465a:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 800465e:	e008      	b.n	8004672 <checkLineFilled+0x1b2>
	}
	else if (count/6 == 4){
 8004660:	f8d7 3220 	ldr.w	r3, [r7, #544]	; 0x220
 8004664:	3b18      	subs	r3, #24
 8004666:	2b05      	cmp	r3, #5
 8004668:	d803      	bhi.n	8004672 <checkLineFilled+0x1b2>
		temp = 800;
 800466a:	f44f 7348 	mov.w	r3, #800	; 0x320
 800466e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	}

	return temp;
 8004672:	f8d7 3224 	ldr.w	r3, [r7, #548]	; 0x224
}
 8004676:	4618      	mov	r0, r3
 8004678:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop

08004684 <createFrame>:
		}
	}
	return temp;
}

void createFrame(uint16_t matrix[128][128]){
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
	for(int i=56;i<118;i++){
 800468c:	2338      	movs	r3, #56	; 0x38
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	e037      	b.n	8004702 <createFrame+0x7e>
		for(int j=0;j<128;j++){
 8004692:	2300      	movs	r3, #0
 8004694:	60bb      	str	r3, [r7, #8]
 8004696:	e02e      	b.n	80046f6 <createFrame+0x72>
			if(i==56)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2b38      	cmp	r3, #56	; 0x38
 800469c:	d108      	bne.n	80046b0 <createFrame+0x2c>
				matrix[i][j]=2;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	021b      	lsls	r3, r3, #8
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	4413      	add	r3, r2
 80046a6:	68ba      	ldr	r2, [r7, #8]
 80046a8:	2102      	movs	r1, #2
 80046aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80046ae:	e01f      	b.n	80046f0 <createFrame+0x6c>
			else if(i==117)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b75      	cmp	r3, #117	; 0x75
 80046b4:	d108      	bne.n	80046c8 <createFrame+0x44>
				matrix[i][j]=2;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	021b      	lsls	r3, r3, #8
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	4413      	add	r3, r2
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	2102      	movs	r1, #2
 80046c2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80046c6:	e013      	b.n	80046f0 <createFrame+0x6c>
			else if(j==127)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b7f      	cmp	r3, #127	; 0x7f
 80046cc:	d108      	bne.n	80046e0 <createFrame+0x5c>
				matrix[i][j]=2;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	021b      	lsls	r3, r3, #8
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	4413      	add	r3, r2
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	2102      	movs	r1, #2
 80046da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80046de:	e007      	b.n	80046f0 <createFrame+0x6c>
			else
				matrix[i][j]=0;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	021b      	lsls	r3, r3, #8
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	4413      	add	r3, r2
 80046e8:	68ba      	ldr	r2, [r7, #8]
 80046ea:	2100      	movs	r1, #0
 80046ec:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	return temp;
}

void createFrame(uint16_t matrix[128][128]){
	for(int i=56;i<118;i++){
		for(int j=0;j<128;j++){
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	3301      	adds	r3, #1
 80046f4:	60bb      	str	r3, [r7, #8]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	2b7f      	cmp	r3, #127	; 0x7f
 80046fa:	ddcd      	ble.n	8004698 <createFrame+0x14>
	}
	return temp;
}

void createFrame(uint16_t matrix[128][128]){
	for(int i=56;i<118;i++){
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	3301      	adds	r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2b75      	cmp	r3, #117	; 0x75
 8004706:	ddc4      	ble.n	8004692 <createFrame+0xe>
				matrix[i][j]=2;
			else
				matrix[i][j]=0;
		}
	}
}
 8004708:	bf00      	nop
 800470a:	3714      	adds	r7, #20
 800470c:	46bd      	mov	sp, r7
 800470e:	bc80      	pop	{r7}
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop

08004714 <createText>:

void createText(){
 8004714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004716:	b083      	sub	sp, #12
 8004718:	af02      	add	r7, sp, #8
	lcdPutS("Tetris", lcdTextX(1), lcdTextY(1), decodeRgbValue(0, 0, 0), decodeRgbValue(31, 31, 31));
 800471a:	2001      	movs	r0, #1
 800471c:	f7fc fec2 	bl	80014a4 <lcdTextX>
 8004720:	4603      	mov	r3, r0
 8004722:	461c      	mov	r4, r3
 8004724:	2001      	movs	r0, #1
 8004726:	f7fc fecd 	bl	80014c4 <lcdTextY>
 800472a:	4603      	mov	r3, r0
 800472c:	461d      	mov	r5, r3
 800472e:	2200      	movs	r2, #0
 8004730:	2100      	movs	r1, #0
 8004732:	2000      	movs	r0, #0
 8004734:	f7fc fe9a 	bl	800146c <decodeRgbValue>
 8004738:	4603      	mov	r3, r0
 800473a:	461e      	mov	r6, r3
 800473c:	221f      	movs	r2, #31
 800473e:	211f      	movs	r1, #31
 8004740:	201f      	movs	r0, #31
 8004742:	f7fc fe93 	bl	800146c <decodeRgbValue>
 8004746:	4603      	mov	r3, r0
 8004748:	9300      	str	r3, [sp, #0]
 800474a:	4633      	mov	r3, r6
 800474c:	462a      	mov	r2, r5
 800474e:	4621      	mov	r1, r4
 8004750:	4821      	ldr	r0, [pc, #132]	; (80047d8 <createText+0xc4>)
 8004752:	f7fc fec5 	bl	80014e0 <lcdPutS>
	lcdPutS("Level", lcdTextX(1), lcdTextY(3), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8004756:	2001      	movs	r0, #1
 8004758:	f7fc fea4 	bl	80014a4 <lcdTextX>
 800475c:	4603      	mov	r3, r0
 800475e:	461c      	mov	r4, r3
 8004760:	2003      	movs	r0, #3
 8004762:	f7fc feaf 	bl	80014c4 <lcdTextY>
 8004766:	4603      	mov	r3, r0
 8004768:	461d      	mov	r5, r3
 800476a:	22ff      	movs	r2, #255	; 0xff
 800476c:	21ff      	movs	r1, #255	; 0xff
 800476e:	20ff      	movs	r0, #255	; 0xff
 8004770:	f7fc fe7c 	bl	800146c <decodeRgbValue>
 8004774:	4603      	mov	r3, r0
 8004776:	461e      	mov	r6, r3
 8004778:	2200      	movs	r2, #0
 800477a:	2100      	movs	r1, #0
 800477c:	2000      	movs	r0, #0
 800477e:	f7fc fe75 	bl	800146c <decodeRgbValue>
 8004782:	4603      	mov	r3, r0
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	4633      	mov	r3, r6
 8004788:	462a      	mov	r2, r5
 800478a:	4621      	mov	r1, r4
 800478c:	4813      	ldr	r0, [pc, #76]	; (80047dc <createText+0xc8>)
 800478e:	f7fc fea7 	bl	80014e0 <lcdPutS>
	lcdPutS("Score", lcdTextX(1), lcdTextY(6), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8004792:	2001      	movs	r0, #1
 8004794:	f7fc fe86 	bl	80014a4 <lcdTextX>
 8004798:	4603      	mov	r3, r0
 800479a:	461c      	mov	r4, r3
 800479c:	2006      	movs	r0, #6
 800479e:	f7fc fe91 	bl	80014c4 <lcdTextY>
 80047a2:	4603      	mov	r3, r0
 80047a4:	461d      	mov	r5, r3
 80047a6:	22ff      	movs	r2, #255	; 0xff
 80047a8:	21ff      	movs	r1, #255	; 0xff
 80047aa:	20ff      	movs	r0, #255	; 0xff
 80047ac:	f7fc fe5e 	bl	800146c <decodeRgbValue>
 80047b0:	4603      	mov	r3, r0
 80047b2:	461e      	mov	r6, r3
 80047b4:	2200      	movs	r2, #0
 80047b6:	2100      	movs	r1, #0
 80047b8:	2000      	movs	r0, #0
 80047ba:	f7fc fe57 	bl	800146c <decodeRgbValue>
 80047be:	4603      	mov	r3, r0
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	4633      	mov	r3, r6
 80047c4:	462a      	mov	r2, r5
 80047c6:	4621      	mov	r1, r4
 80047c8:	4805      	ldr	r0, [pc, #20]	; (80047e0 <createText+0xcc>)
 80047ca:	f7fc fe89 	bl	80014e0 <lcdPutS>
}
 80047ce:	bf00      	nop
 80047d0:	3704      	adds	r7, #4
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d6:	bf00      	nop
 80047d8:	08006410 	.word	0x08006410
 80047dc:	08006418 	.word	0x08006418
 80047e0:	08006420 	.word	0x08006420

080047e4 <rotateObject>:

int rotateObject(int cisloTvaru){
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
	if (cisloTvaru == 1)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d103      	bne.n	80047fa <rotateObject+0x16>
		cisloTvaru+=1;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	3301      	adds	r3, #1
 80047f6:	607b      	str	r3, [r7, #4]
 80047f8:	e075      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 2)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d103      	bne.n	8004808 <rotateObject+0x24>
	  cisloTvaru-=1;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3b01      	subs	r3, #1
 8004804:	607b      	str	r3, [r7, #4]
 8004806:	e06e      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 3)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b03      	cmp	r3, #3
 800480c:	d103      	bne.n	8004816 <rotateObject+0x32>
	  cisloTvaru+=1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3301      	adds	r3, #1
 8004812:	607b      	str	r3, [r7, #4]
 8004814:	e067      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 4)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b04      	cmp	r3, #4
 800481a:	d103      	bne.n	8004824 <rotateObject+0x40>
	  cisloTvaru-=1;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3b01      	subs	r3, #1
 8004820:	607b      	str	r3, [r7, #4]
 8004822:	e060      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 5)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2b05      	cmp	r3, #5
 8004828:	d103      	bne.n	8004832 <rotateObject+0x4e>
	  cisloTvaru+=1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3301      	adds	r3, #1
 800482e:	607b      	str	r3, [r7, #4]
 8004830:	e059      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 6)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b06      	cmp	r3, #6
 8004836:	d103      	bne.n	8004840 <rotateObject+0x5c>
	  cisloTvaru-=1;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3b01      	subs	r3, #1
 800483c:	607b      	str	r3, [r7, #4]
 800483e:	e052      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 7)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2b07      	cmp	r3, #7
 8004844:	d103      	bne.n	800484e <rotateObject+0x6a>
	  cisloTvaru+=1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	3301      	adds	r3, #1
 800484a:	607b      	str	r3, [r7, #4]
 800484c:	e04b      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 8)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b08      	cmp	r3, #8
 8004852:	d103      	bne.n	800485c <rotateObject+0x78>
	  cisloTvaru+=1;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	3301      	adds	r3, #1
 8004858:	607b      	str	r3, [r7, #4]
 800485a:	e044      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 9)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b09      	cmp	r3, #9
 8004860:	d103      	bne.n	800486a <rotateObject+0x86>
	  cisloTvaru+=1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	3301      	adds	r3, #1
 8004866:	607b      	str	r3, [r7, #4]
 8004868:	e03d      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 10)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b0a      	cmp	r3, #10
 800486e:	d103      	bne.n	8004878 <rotateObject+0x94>
	  cisloTvaru-=3;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3b03      	subs	r3, #3
 8004874:	607b      	str	r3, [r7, #4]
 8004876:	e036      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 11)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b0b      	cmp	r3, #11
 800487c:	d103      	bne.n	8004886 <rotateObject+0xa2>
	  cisloTvaru+=1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3301      	adds	r3, #1
 8004882:	607b      	str	r3, [r7, #4]
 8004884:	e02f      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 12)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b0c      	cmp	r3, #12
 800488a:	d103      	bne.n	8004894 <rotateObject+0xb0>
	  cisloTvaru+=1;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	3301      	adds	r3, #1
 8004890:	607b      	str	r3, [r7, #4]
 8004892:	e028      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 13)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b0d      	cmp	r3, #13
 8004898:	d103      	bne.n	80048a2 <rotateObject+0xbe>
	  cisloTvaru+=1;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3301      	adds	r3, #1
 800489e:	607b      	str	r3, [r7, #4]
 80048a0:	e021      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 14)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b0e      	cmp	r3, #14
 80048a6:	d103      	bne.n	80048b0 <rotateObject+0xcc>
	  cisloTvaru-=3;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	3b03      	subs	r3, #3
 80048ac:	607b      	str	r3, [r7, #4]
 80048ae:	e01a      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 15)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2b0f      	cmp	r3, #15
 80048b4:	d103      	bne.n	80048be <rotateObject+0xda>
	  cisloTvaru+=1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	3301      	adds	r3, #1
 80048ba:	607b      	str	r3, [r7, #4]
 80048bc:	e013      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 16)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d103      	bne.n	80048cc <rotateObject+0xe8>
	  cisloTvaru+=1;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3301      	adds	r3, #1
 80048c8:	607b      	str	r3, [r7, #4]
 80048ca:	e00c      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 17)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b11      	cmp	r3, #17
 80048d0:	d103      	bne.n	80048da <rotateObject+0xf6>
	  cisloTvaru+=1;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3301      	adds	r3, #1
 80048d6:	607b      	str	r3, [r7, #4]
 80048d8:	e005      	b.n	80048e6 <rotateObject+0x102>
	else if (cisloTvaru == 18)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b12      	cmp	r3, #18
 80048de:	d102      	bne.n	80048e6 <rotateObject+0x102>
	  cisloTvaru-=3;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3b03      	subs	r3, #3
 80048e4:	607b      	str	r3, [r7, #4]
	return cisloTvaru;
 80048e6:	687b      	ldr	r3, [r7, #4]
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop

080048f4 <checkRotation>:

int checkRotation(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
 80048f4:	b480      	push	{r7}
 80048f6:	b0ab      	sub	sp, #172	; 0xac
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	607b      	str	r3, [r7, #4]
 80048fe:	460b      	mov	r3, r1
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	4613      	mov	r3, r2
 8004904:	813b      	strh	r3, [r7, #8]
	int temp = 0;
 8004906:	2300      	movs	r3, #0
 8004908:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	if (cisloTvaru == 1){
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b01      	cmp	r3, #1
 8004910:	d140      	bne.n	8004994 <checkRotation+0xa0>
		for(int i=0;i<24;i++)
 8004912:	2300      	movs	r3, #0
 8004914:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004918:	e036      	b.n	8004988 <checkRotation+0x94>
			for(int j=0;j<6;j++)
 800491a:	2300      	movs	r3, #0
 800491c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004920:	e029      	b.n	8004976 <checkRotation+0x82>
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004922:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800492a:	4413      	add	r3, r2
 800492c:	021b      	lsls	r3, r3, #8
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4413      	add	r3, r2
 8004932:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004936:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800493a:	1a8a      	subs	r2, r1, r2
 800493c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004940:	2b02      	cmp	r3, #2
 8004942:	d010      	beq.n	8004966 <checkRotation+0x72>
 8004944:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004948:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800494c:	4413      	add	r3, r2
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	68fa      	ldr	r2, [r7, #12]
 8004952:	4413      	add	r3, r2
 8004954:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004958:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800495c:	1a8a      	subs	r2, r1, r2
 800495e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004962:	2b03      	cmp	r3, #3
 8004964:	d102      	bne.n	800496c <checkRotation+0x78>
					temp = 1;
 8004966:	2301      	movs	r3, #1
 8004968:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

int checkRotation(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
	int temp = 0;
	if (cisloTvaru == 1){
		for(int i=0;i<24;i++)
			for(int j=0;j<6;j++)
 800496c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004970:	3301      	adds	r3, #1
 8004972:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004976:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800497a:	2b05      	cmp	r3, #5
 800497c:	ddd1      	ble.n	8004922 <checkRotation+0x2e>
}

int checkRotation(uint16_t matrix[128][128], int16_t x0, int16_t y0, int cisloTvaru){
	int temp = 0;
	if (cisloTvaru == 1){
		for(int i=0;i<24;i++)
 800497e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004982:	3301      	adds	r3, #1
 8004984:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004988:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800498c:	2b17      	cmp	r3, #23
 800498e:	ddc4      	ble.n	800491a <checkRotation+0x26>
 8004990:	f000 befe 	b.w	8005790 <checkRotation+0xe9c>
			for(int j=0;j<6;j++)
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 2){
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d140      	bne.n	8004a1c <checkRotation+0x128>
		for(int i=0;i<6;i++)
 800499a:	2300      	movs	r3, #0
 800499c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80049a0:	e036      	b.n	8004a10 <checkRotation+0x11c>
			for(int j=0;j<24;j++)
 80049a2:	2300      	movs	r3, #0
 80049a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049a8:	e029      	b.n	80049fe <checkRotation+0x10a>
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80049aa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80049ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049b2:	4413      	add	r3, r2
 80049b4:	021b      	lsls	r3, r3, #8
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	4413      	add	r3, r2
 80049ba:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80049be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049c2:	1a8a      	subs	r2, r1, r2
 80049c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d010      	beq.n	80049ee <checkRotation+0xfa>
 80049cc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80049d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049d4:	4413      	add	r3, r2
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	4413      	add	r3, r2
 80049dc:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80049e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80049e4:	1a8a      	subs	r2, r1, r2
 80049e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d102      	bne.n	80049f4 <checkRotation+0x100>
					temp = 1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 2){
		for(int i=0;i<6;i++)
			for(int j=0;j<24;j++)
 80049f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80049f8:	3301      	adds	r3, #1
 80049fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004a02:	2b17      	cmp	r3, #23
 8004a04:	ddd1      	ble.n	80049aa <checkRotation+0xb6>
			for(int j=0;j<6;j++)
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 2){
		for(int i=0;i<6;i++)
 8004a06:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a0a:	3301      	adds	r3, #1
 8004a0c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a10:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a14:	2b05      	cmp	r3, #5
 8004a16:	ddc4      	ble.n	80049a2 <checkRotation+0xae>
 8004a18:	f000 beba 	b.w	8005790 <checkRotation+0xe9c>
			for(int j=0;j<24;j++)
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 3){
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2b03      	cmp	r3, #3
 8004a20:	f040 80a5 	bne.w	8004b6e <checkRotation+0x27a>
		for(int i=0;i<12;i++)
 8004a24:	2300      	movs	r3, #0
 8004a26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004a2a:	e099      	b.n	8004b60 <checkRotation+0x26c>
			for(int j=0;j<18;j++){
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004a32:	e08b      	b.n	8004b4c <checkRotation+0x258>
				if (j>5 && i>5)
 8004a34:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a38:	2b05      	cmp	r3, #5
 8004a3a:	dd28      	ble.n	8004a8e <checkRotation+0x19a>
 8004a3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a40:	2b05      	cmp	r3, #5
 8004a42:	dd24      	ble.n	8004a8e <checkRotation+0x19a>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004a44:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004a48:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a4c:	4413      	add	r3, r2
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4413      	add	r3, r2
 8004a54:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004a58:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004a5c:	1a8a      	subs	r2, r1, r2
 8004a5e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d010      	beq.n	8004a88 <checkRotation+0x194>
 8004a66:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004a6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004a6e:	4413      	add	r3, r2
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4413      	add	r3, r2
 8004a76:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004a7a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004a7e:	1a8a      	subs	r2, r1, r2
 8004a80:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004a84:	2b03      	cmp	r3, #3
 8004a86:	d102      	bne.n	8004a8e <checkRotation+0x19a>
						temp = 1;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && j<12)
 8004a8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a92:	2b05      	cmp	r3, #5
 8004a94:	dd28      	ble.n	8004ae8 <checkRotation+0x1f4>
 8004a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a9a:	2b0b      	cmp	r3, #11
 8004a9c:	dc24      	bgt.n	8004ae8 <checkRotation+0x1f4>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004a9e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004aa2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004aa6:	4413      	add	r3, r2
 8004aa8:	021b      	lsls	r3, r3, #8
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	4413      	add	r3, r2
 8004aae:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ab2:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004ab6:	1a8a      	subs	r2, r1, r2
 8004ab8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d010      	beq.n	8004ae2 <checkRotation+0x1ee>
 8004ac0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004ac4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ac8:	4413      	add	r3, r2
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4413      	add	r3, r2
 8004ad0:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ad4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004ad8:	1a8a      	subs	r2, r1, r2
 8004ada:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ade:	2b03      	cmp	r3, #3
 8004ae0:	d102      	bne.n	8004ae8 <checkRotation+0x1f4>
						temp = 1;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j<12 && i<6)
 8004ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004aec:	2b0b      	cmp	r3, #11
 8004aee:	dc28      	bgt.n	8004b42 <checkRotation+0x24e>
 8004af0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004af4:	2b05      	cmp	r3, #5
 8004af6:	dc24      	bgt.n	8004b42 <checkRotation+0x24e>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004af8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004afc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b00:	4413      	add	r3, r2
 8004b02:	021b      	lsls	r3, r3, #8
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	4413      	add	r3, r2
 8004b08:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004b0c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004b10:	1a8a      	subs	r2, r1, r2
 8004b12:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d010      	beq.n	8004b3c <checkRotation+0x248>
 8004b1a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b22:	4413      	add	r3, r2
 8004b24:	021b      	lsls	r3, r3, #8
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4413      	add	r3, r2
 8004b2a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004b2e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004b32:	1a8a      	subs	r2, r1, r2
 8004b34:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d102      	bne.n	8004b42 <checkRotation+0x24e>
						temp = 1;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 3){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8004b42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b46:	3301      	adds	r3, #1
 8004b48:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004b4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b50:	2b11      	cmp	r3, #17
 8004b52:	f77f af6f 	ble.w	8004a34 <checkRotation+0x140>
			for(int j=0;j<24;j++)
				if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
					temp = 1;
	}
	else if (cisloTvaru == 3){
		for(int i=0;i<12;i++)
 8004b56:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004b60:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b64:	2b0b      	cmp	r3, #11
 8004b66:	f77f af61 	ble.w	8004a2c <checkRotation+0x138>
 8004b6a:	f000 be11 	b.w	8005790 <checkRotation+0xe9c>
				if (j<12 && i<6)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 4){
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2b04      	cmp	r3, #4
 8004b72:	d175      	bne.n	8004c60 <checkRotation+0x36c>
		for(int i=0;i<18;i++)
 8004b74:	2300      	movs	r3, #0
 8004b76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004b7a:	e06b      	b.n	8004c54 <checkRotation+0x360>
			for(int j=0;j<12;j++){
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004b82:	e05e      	b.n	8004c42 <checkRotation+0x34e>
				if (j<6 && i>5)
 8004b84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b88:	2b05      	cmp	r3, #5
 8004b8a:	dc28      	bgt.n	8004bde <checkRotation+0x2ea>
 8004b8c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b90:	2b05      	cmp	r3, #5
 8004b92:	dd24      	ble.n	8004bde <checkRotation+0x2ea>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004b94:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004b98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004b9c:	4413      	add	r3, r2
 8004b9e:	021b      	lsls	r3, r3, #8
 8004ba0:	68fa      	ldr	r2, [r7, #12]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ba8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004bac:	1a8a      	subs	r2, r1, r2
 8004bae:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d010      	beq.n	8004bd8 <checkRotation+0x2e4>
 8004bb6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004bba:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bbe:	4413      	add	r3, r2
 8004bc0:	021b      	lsls	r3, r3, #8
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004bca:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004bce:	1a8a      	subs	r2, r1, r2
 8004bd0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004bd4:	2b03      	cmp	r3, #3
 8004bd6:	d102      	bne.n	8004bde <checkRotation+0x2ea>
						temp = 1;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && i<12)
 8004bde:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004be2:	2b05      	cmp	r3, #5
 8004be4:	dd28      	ble.n	8004c38 <checkRotation+0x344>
 8004be6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bea:	2b0b      	cmp	r3, #11
 8004bec:	dc24      	bgt.n	8004c38 <checkRotation+0x344>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004bee:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004bf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004bf6:	4413      	add	r3, r2
 8004bf8:	021b      	lsls	r3, r3, #8
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004c02:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004c06:	1a8a      	subs	r2, r1, r2
 8004c08:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d010      	beq.n	8004c32 <checkRotation+0x33e>
 8004c10:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004c14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c18:	4413      	add	r3, r2
 8004c1a:	021b      	lsls	r3, r3, #8
 8004c1c:	68fa      	ldr	r2, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004c24:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004c28:	1a8a      	subs	r2, r1, r2
 8004c2a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004c2e:	2b03      	cmp	r3, #3
 8004c30:	d102      	bne.n	8004c38 <checkRotation+0x344>
						temp = 1;
 8004c32:	2301      	movs	r3, #1
 8004c34:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 4){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8004c38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004c42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c46:	2b0b      	cmp	r3, #11
 8004c48:	dd9c      	ble.n	8004b84 <checkRotation+0x290>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 4){
		for(int i=0;i<18;i++)
 8004c4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c4e:	3301      	adds	r3, #1
 8004c50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c54:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c58:	2b11      	cmp	r3, #17
 8004c5a:	dd8f      	ble.n	8004b7c <checkRotation+0x288>
 8004c5c:	f000 bd98 	b.w	8005790 <checkRotation+0xe9c>
				if (j>5 && i<12)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 5){
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b05      	cmp	r3, #5
 8004c64:	f040 8097 	bne.w	8004d96 <checkRotation+0x4a2>
		for(int i=0;i<12;i++)
 8004c68:	2300      	movs	r3, #0
 8004c6a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c6e:	e08b      	b.n	8004d88 <checkRotation+0x494>
			for(int j=0;j<18;j++){
 8004c70:	2300      	movs	r3, #0
 8004c72:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004c74:	e07f      	b.n	8004d76 <checkRotation+0x482>
				if (j>5 && i<6)
 8004c76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	dd26      	ble.n	8004cca <checkRotation+0x3d6>
 8004c7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c80:	2b05      	cmp	r3, #5
 8004c82:	dc22      	bgt.n	8004cca <checkRotation+0x3d6>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004c84:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004c88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c8c:	4413      	add	r3, r2
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	4413      	add	r3, r2
 8004c94:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004c98:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004c9a:	1a8a      	subs	r2, r1, r2
 8004c9c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d00f      	beq.n	8004cc4 <checkRotation+0x3d0>
 8004ca4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004ca8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004cac:	4413      	add	r3, r2
 8004cae:	021b      	lsls	r3, r3, #8
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004cb8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004cba:	1a8a      	subs	r2, r1, r2
 8004cbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	d102      	bne.n	8004cca <checkRotation+0x3d6>
						temp = 1;
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && j<12)
 8004cca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ccc:	2b05      	cmp	r3, #5
 8004cce:	dd25      	ble.n	8004d1c <checkRotation+0x428>
 8004cd0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004cd2:	2b0b      	cmp	r3, #11
 8004cd4:	dc22      	bgt.n	8004d1c <checkRotation+0x428>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004cd6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004cda:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004cde:	4413      	add	r3, r2
 8004ce0:	021b      	lsls	r3, r3, #8
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004cea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004cec:	1a8a      	subs	r2, r1, r2
 8004cee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d00f      	beq.n	8004d16 <checkRotation+0x422>
 8004cf6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004cfa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004cfe:	4413      	add	r3, r2
 8004d00:	021b      	lsls	r3, r3, #8
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	4413      	add	r3, r2
 8004d06:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004d0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004d0c:	1a8a      	subs	r2, r1, r2
 8004d0e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004d12:	2b03      	cmp	r3, #3
 8004d14:	d102      	bne.n	8004d1c <checkRotation+0x428>
						temp = 1;
 8004d16:	2301      	movs	r3, #1
 8004d18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j<12 && i>5)
 8004d1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d1e:	2b0b      	cmp	r3, #11
 8004d20:	dc26      	bgt.n	8004d70 <checkRotation+0x47c>
 8004d22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d26:	2b05      	cmp	r3, #5
 8004d28:	dd22      	ble.n	8004d70 <checkRotation+0x47c>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004d2a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d32:	4413      	add	r3, r2
 8004d34:	021b      	lsls	r3, r3, #8
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004d3e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004d40:	1a8a      	subs	r2, r1, r2
 8004d42:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004d46:	2b02      	cmp	r3, #2
 8004d48:	d00f      	beq.n	8004d6a <checkRotation+0x476>
 8004d4a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004d4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d52:	4413      	add	r3, r2
 8004d54:	021b      	lsls	r3, r3, #8
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004d5e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004d60:	1a8a      	subs	r2, r1, r2
 8004d62:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d102      	bne.n	8004d70 <checkRotation+0x47c>
						temp = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 5){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8004d70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d72:	3301      	adds	r3, #1
 8004d74:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004d76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d78:	2b11      	cmp	r3, #17
 8004d7a:	f77f af7c 	ble.w	8004c76 <checkRotation+0x382>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 5){
		for(int i=0;i<12;i++)
 8004d7e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d82:	3301      	adds	r3, #1
 8004d84:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d88:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004d8c:	2b0b      	cmp	r3, #11
 8004d8e:	f77f af6f 	ble.w	8004c70 <checkRotation+0x37c>
 8004d92:	f000 bcfd 	b.w	8005790 <checkRotation+0xe9c>
				if (j<12 && i>5)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 6){
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2b06      	cmp	r3, #6
 8004d9a:	d161      	bne.n	8004e60 <checkRotation+0x56c>
		for(int i=0;i<18;i++)
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	67bb      	str	r3, [r7, #120]	; 0x78
 8004da0:	e059      	b.n	8004e56 <checkRotation+0x562>
			for(int j=0;j<12;j++){
 8004da2:	2300      	movs	r3, #0
 8004da4:	677b      	str	r3, [r7, #116]	; 0x74
 8004da6:	e050      	b.n	8004e4a <checkRotation+0x556>
				if (j>5 && i>5)
 8004da8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004daa:	2b05      	cmp	r3, #5
 8004dac:	dd23      	ble.n	8004df6 <checkRotation+0x502>
 8004dae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004db0:	2b05      	cmp	r3, #5
 8004db2:	dd20      	ble.n	8004df6 <checkRotation+0x502>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004db4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004db8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dba:	4413      	add	r3, r2
 8004dbc:	021b      	lsls	r3, r3, #8
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4413      	add	r3, r2
 8004dc2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004dc6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004dc8:	1a8a      	subs	r2, r1, r2
 8004dca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d00e      	beq.n	8004df0 <checkRotation+0x4fc>
 8004dd2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004dd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dd8:	4413      	add	r3, r2
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4413      	add	r3, r2
 8004de0:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004de4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004de6:	1a8a      	subs	r2, r1, r2
 8004de8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	d102      	bne.n	8004df6 <checkRotation+0x502>
						temp = 1;
 8004df0:	2301      	movs	r3, #1
 8004df2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j<6 && i<12)
 8004df6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004df8:	2b05      	cmp	r3, #5
 8004dfa:	dc23      	bgt.n	8004e44 <checkRotation+0x550>
 8004dfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004dfe:	2b0b      	cmp	r3, #11
 8004e00:	dc20      	bgt.n	8004e44 <checkRotation+0x550>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004e02:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004e06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e08:	4413      	add	r3, r2
 8004e0a:	021b      	lsls	r3, r3, #8
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004e14:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004e16:	1a8a      	subs	r2, r1, r2
 8004e18:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d00e      	beq.n	8004e3e <checkRotation+0x54a>
 8004e20:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004e24:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e26:	4413      	add	r3, r2
 8004e28:	021b      	lsls	r3, r3, #8
 8004e2a:	68fa      	ldr	r2, [r7, #12]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004e32:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004e34:	1a8a      	subs	r2, r1, r2
 8004e36:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	d102      	bne.n	8004e44 <checkRotation+0x550>
						temp = 1;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 6){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8004e44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e46:	3301      	adds	r3, #1
 8004e48:	677b      	str	r3, [r7, #116]	; 0x74
 8004e4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e4c:	2b0b      	cmp	r3, #11
 8004e4e:	ddab      	ble.n	8004da8 <checkRotation+0x4b4>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 6){
		for(int i=0;i<18;i++)
 8004e50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e52:	3301      	adds	r3, #1
 8004e54:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e58:	2b11      	cmp	r3, #17
 8004e5a:	dda2      	ble.n	8004da2 <checkRotation+0x4ae>
 8004e5c:	f000 bc98 	b.w	8005790 <checkRotation+0xe9c>
				if (j<6 && i<12)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 7){
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b07      	cmp	r3, #7
 8004e64:	d15e      	bne.n	8004f24 <checkRotation+0x630>
		for(int i=0;i<18;i++)
 8004e66:	2300      	movs	r3, #0
 8004e68:	673b      	str	r3, [r7, #112]	; 0x70
 8004e6a:	e056      	b.n	8004f1a <checkRotation+0x626>
			for(int j=0;j<12;j++){
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e70:	e04d      	b.n	8004f0e <checkRotation+0x61a>
				if (j<6)
 8004e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e74:	2b05      	cmp	r3, #5
 8004e76:	dc20      	bgt.n	8004eba <checkRotation+0x5c6>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004e78:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004e7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e7e:	4413      	add	r3, r2
 8004e80:	021b      	lsls	r3, r3, #8
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	4413      	add	r3, r2
 8004e86:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004e8a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004e8c:	1a8a      	subs	r2, r1, r2
 8004e8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d00e      	beq.n	8004eb4 <checkRotation+0x5c0>
 8004e96:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004e9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004e9c:	4413      	add	r3, r2
 8004e9e:	021b      	lsls	r3, r3, #8
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ea8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004eaa:	1a8a      	subs	r2, r1, r2
 8004eac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004eb0:	2b03      	cmp	r3, #3
 8004eb2:	d102      	bne.n	8004eba <checkRotation+0x5c6>
						temp = 1;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && i>11)
 8004eba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ebc:	2b05      	cmp	r3, #5
 8004ebe:	dd23      	ble.n	8004f08 <checkRotation+0x614>
 8004ec0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ec2:	2b0b      	cmp	r3, #11
 8004ec4:	dd20      	ble.n	8004f08 <checkRotation+0x614>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004ec6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004eca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ecc:	4413      	add	r3, r2
 8004ece:	021b      	lsls	r3, r3, #8
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ed8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004eda:	1a8a      	subs	r2, r1, r2
 8004edc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d00e      	beq.n	8004f02 <checkRotation+0x60e>
 8004ee4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004ee8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004eea:	4413      	add	r3, r2
 8004eec:	021b      	lsls	r3, r3, #8
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004ef6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ef8:	1a8a      	subs	r2, r1, r2
 8004efa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004efe:	2b03      	cmp	r3, #3
 8004f00:	d102      	bne.n	8004f08 <checkRotation+0x614>
						temp = 1;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 7){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8004f08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f10:	2b0b      	cmp	r3, #11
 8004f12:	ddae      	ble.n	8004e72 <checkRotation+0x57e>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 7){
		for(int i=0;i<18;i++)
 8004f14:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f16:	3301      	adds	r3, #1
 8004f18:	673b      	str	r3, [r7, #112]	; 0x70
 8004f1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004f1c:	2b11      	cmp	r3, #17
 8004f1e:	dda5      	ble.n	8004e6c <checkRotation+0x578>
 8004f20:	f000 bc36 	b.w	8005790 <checkRotation+0xe9c>
				if (j>5 && i>11)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 8){
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d15d      	bne.n	8004fe6 <checkRotation+0x6f2>
		for(int i=0;i<12;i++)
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f2e:	e056      	b.n	8004fde <checkRotation+0x6ea>
			for(int j=0;j<18;j++){
 8004f30:	2300      	movs	r3, #0
 8004f32:	667b      	str	r3, [r7, #100]	; 0x64
 8004f34:	e04d      	b.n	8004fd2 <checkRotation+0x6de>
				if (j<12 && i>5)
 8004f36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f38:	2b0b      	cmp	r3, #11
 8004f3a:	dc23      	bgt.n	8004f84 <checkRotation+0x690>
 8004f3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f3e:	2b05      	cmp	r3, #5
 8004f40:	dd20      	ble.n	8004f84 <checkRotation+0x690>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004f42:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004f46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f48:	4413      	add	r3, r2
 8004f4a:	021b      	lsls	r3, r3, #8
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4413      	add	r3, r2
 8004f50:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004f54:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f56:	1a8a      	subs	r2, r1, r2
 8004f58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d00e      	beq.n	8004f7e <checkRotation+0x68a>
 8004f60:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004f64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f66:	4413      	add	r3, r2
 8004f68:	021b      	lsls	r3, r3, #8
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004f72:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f74:	1a8a      	subs	r2, r1, r2
 8004f76:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d102      	bne.n	8004f84 <checkRotation+0x690>
						temp = 1;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>11)
 8004f84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004f86:	2b0b      	cmp	r3, #11
 8004f88:	dd20      	ble.n	8004fcc <checkRotation+0x6d8>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8004f8a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004f8e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f90:	4413      	add	r3, r2
 8004f92:	021b      	lsls	r3, r3, #8
 8004f94:	68fa      	ldr	r2, [r7, #12]
 8004f96:	4413      	add	r3, r2
 8004f98:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004f9c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f9e:	1a8a      	subs	r2, r1, r2
 8004fa0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d00e      	beq.n	8004fc6 <checkRotation+0x6d2>
 8004fa8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004fac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fae:	4413      	add	r3, r2
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8004fba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004fbc:	1a8a      	subs	r2, r1, r2
 8004fbe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004fc2:	2b03      	cmp	r3, #3
 8004fc4:	d102      	bne.n	8004fcc <checkRotation+0x6d8>
						temp = 1;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 8){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8004fcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fce:	3301      	adds	r3, #1
 8004fd0:	667b      	str	r3, [r7, #100]	; 0x64
 8004fd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fd4:	2b11      	cmp	r3, #17
 8004fd6:	ddae      	ble.n	8004f36 <checkRotation+0x642>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 8){
		for(int i=0;i<12;i++)
 8004fd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fda:	3301      	adds	r3, #1
 8004fdc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004fde:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004fe0:	2b0b      	cmp	r3, #11
 8004fe2:	dda5      	ble.n	8004f30 <checkRotation+0x63c>
 8004fe4:	e3d4      	b.n	8005790 <checkRotation+0xe9c>
				if (j>11)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 9){
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b09      	cmp	r3, #9
 8004fea:	d15d      	bne.n	80050a8 <checkRotation+0x7b4>
		for(int i=0;i<18;i++)
 8004fec:	2300      	movs	r3, #0
 8004fee:	663b      	str	r3, [r7, #96]	; 0x60
 8004ff0:	e056      	b.n	80050a0 <checkRotation+0x7ac>
			for(int j=0;j<12;j++){
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ff6:	e04d      	b.n	8005094 <checkRotation+0x7a0>
				if (j<6 && i<6)
 8004ff8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ffa:	2b05      	cmp	r3, #5
 8004ffc:	dc23      	bgt.n	8005046 <checkRotation+0x752>
 8004ffe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005000:	2b05      	cmp	r3, #5
 8005002:	dc20      	bgt.n	8005046 <checkRotation+0x752>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005004:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005008:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800500a:	4413      	add	r3, r2
 800500c:	021b      	lsls	r3, r3, #8
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4413      	add	r3, r2
 8005012:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005016:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005018:	1a8a      	subs	r2, r1, r2
 800501a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800501e:	2b02      	cmp	r3, #2
 8005020:	d00e      	beq.n	8005040 <checkRotation+0x74c>
 8005022:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005026:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005028:	4413      	add	r3, r2
 800502a:	021b      	lsls	r3, r3, #8
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	4413      	add	r3, r2
 8005030:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005034:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005036:	1a8a      	subs	r2, r1, r2
 8005038:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800503c:	2b03      	cmp	r3, #3
 800503e:	d102      	bne.n	8005046 <checkRotation+0x752>
						temp = 1;
 8005040:	2301      	movs	r3, #1
 8005042:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5)
 8005046:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005048:	2b05      	cmp	r3, #5
 800504a:	dd20      	ble.n	800508e <checkRotation+0x79a>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800504c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005050:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005052:	4413      	add	r3, r2
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	4413      	add	r3, r2
 800505a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800505e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005060:	1a8a      	subs	r2, r1, r2
 8005062:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005066:	2b02      	cmp	r3, #2
 8005068:	d00e      	beq.n	8005088 <checkRotation+0x794>
 800506a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800506e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005070:	4413      	add	r3, r2
 8005072:	021b      	lsls	r3, r3, #8
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4413      	add	r3, r2
 8005078:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800507c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800507e:	1a8a      	subs	r2, r1, r2
 8005080:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005084:	2b03      	cmp	r3, #3
 8005086:	d102      	bne.n	800508e <checkRotation+0x79a>
						temp = 1;
 8005088:	2301      	movs	r3, #1
 800508a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 9){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 800508e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005090:	3301      	adds	r3, #1
 8005092:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005096:	2b0b      	cmp	r3, #11
 8005098:	ddae      	ble.n	8004ff8 <checkRotation+0x704>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 9){
		for(int i=0;i<18;i++)
 800509a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800509c:	3301      	adds	r3, #1
 800509e:	663b      	str	r3, [r7, #96]	; 0x60
 80050a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050a2:	2b11      	cmp	r3, #17
 80050a4:	dda5      	ble.n	8004ff2 <checkRotation+0x6fe>
 80050a6:	e373      	b.n	8005790 <checkRotation+0xe9c>
				if (j>5)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 10){
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b0a      	cmp	r3, #10
 80050ac:	d15d      	bne.n	800516a <checkRotation+0x876>
		for(int i=0;i<12;i++)
 80050ae:	2300      	movs	r3, #0
 80050b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80050b2:	e056      	b.n	8005162 <checkRotation+0x86e>
			for(int j=0;j<18;j++){
 80050b4:	2300      	movs	r3, #0
 80050b6:	657b      	str	r3, [r7, #84]	; 0x54
 80050b8:	e04d      	b.n	8005156 <checkRotation+0x862>
				if (j>5 && i<6)
 80050ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050bc:	2b05      	cmp	r3, #5
 80050be:	dd23      	ble.n	8005108 <checkRotation+0x814>
 80050c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050c2:	2b05      	cmp	r3, #5
 80050c4:	dc20      	bgt.n	8005108 <checkRotation+0x814>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80050c6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80050ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050cc:	4413      	add	r3, r2
 80050ce:	021b      	lsls	r3, r3, #8
 80050d0:	68fa      	ldr	r2, [r7, #12]
 80050d2:	4413      	add	r3, r2
 80050d4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80050d8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050da:	1a8a      	subs	r2, r1, r2
 80050dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d00e      	beq.n	8005102 <checkRotation+0x80e>
 80050e4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80050e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050ea:	4413      	add	r3, r2
 80050ec:	021b      	lsls	r3, r3, #8
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	4413      	add	r3, r2
 80050f2:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80050f6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80050f8:	1a8a      	subs	r2, r1, r2
 80050fa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d102      	bne.n	8005108 <checkRotation+0x814>
						temp = 1;
 8005102:	2301      	movs	r3, #1
 8005104:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j<6)
 8005108:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800510a:	2b05      	cmp	r3, #5
 800510c:	dc20      	bgt.n	8005150 <checkRotation+0x85c>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800510e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005112:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005114:	4413      	add	r3, r2
 8005116:	021b      	lsls	r3, r3, #8
 8005118:	68fa      	ldr	r2, [r7, #12]
 800511a:	4413      	add	r3, r2
 800511c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005120:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005122:	1a8a      	subs	r2, r1, r2
 8005124:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005128:	2b02      	cmp	r3, #2
 800512a:	d00e      	beq.n	800514a <checkRotation+0x856>
 800512c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005130:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005132:	4413      	add	r3, r2
 8005134:	021b      	lsls	r3, r3, #8
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	4413      	add	r3, r2
 800513a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800513e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005140:	1a8a      	subs	r2, r1, r2
 8005142:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005146:	2b03      	cmp	r3, #3
 8005148:	d102      	bne.n	8005150 <checkRotation+0x85c>
						temp = 1;
 800514a:	2301      	movs	r3, #1
 800514c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 10){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8005150:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005152:	3301      	adds	r3, #1
 8005154:	657b      	str	r3, [r7, #84]	; 0x54
 8005156:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005158:	2b11      	cmp	r3, #17
 800515a:	ddae      	ble.n	80050ba <checkRotation+0x7c6>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 10){
		for(int i=0;i<12;i++)
 800515c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800515e:	3301      	adds	r3, #1
 8005160:	65bb      	str	r3, [r7, #88]	; 0x58
 8005162:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005164:	2b0b      	cmp	r3, #11
 8005166:	dda5      	ble.n	80050b4 <checkRotation+0x7c0>
 8005168:	e312      	b.n	8005790 <checkRotation+0xe9c>
				if (j<6)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 11){
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b0b      	cmp	r3, #11
 800516e:	d160      	bne.n	8005232 <checkRotation+0x93e>
		for(int i=0;i<12;i++)
 8005170:	2300      	movs	r3, #0
 8005172:	653b      	str	r3, [r7, #80]	; 0x50
 8005174:	e059      	b.n	800522a <checkRotation+0x936>
			for(int j=0;j<18;j++){
 8005176:	2300      	movs	r3, #0
 8005178:	64fb      	str	r3, [r7, #76]	; 0x4c
 800517a:	e050      	b.n	800521e <checkRotation+0x92a>
				if ((j>5 && j<12) && (i<6))
 800517c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800517e:	2b05      	cmp	r3, #5
 8005180:	dd26      	ble.n	80051d0 <checkRotation+0x8dc>
 8005182:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005184:	2b0b      	cmp	r3, #11
 8005186:	dc23      	bgt.n	80051d0 <checkRotation+0x8dc>
 8005188:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800518a:	2b05      	cmp	r3, #5
 800518c:	dc20      	bgt.n	80051d0 <checkRotation+0x8dc>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800518e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005194:	4413      	add	r3, r2
 8005196:	021b      	lsls	r3, r3, #8
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	4413      	add	r3, r2
 800519c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80051a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051a2:	1a8a      	subs	r2, r1, r2
 80051a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d00e      	beq.n	80051ca <checkRotation+0x8d6>
 80051ac:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80051b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051b2:	4413      	add	r3, r2
 80051b4:	021b      	lsls	r3, r3, #8
 80051b6:	68fa      	ldr	r2, [r7, #12]
 80051b8:	4413      	add	r3, r2
 80051ba:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80051be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051c0:	1a8a      	subs	r2, r1, r2
 80051c2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80051c6:	2b03      	cmp	r3, #3
 80051c8:	d102      	bne.n	80051d0 <checkRotation+0x8dc>
						temp = 1;
 80051ca:	2301      	movs	r3, #1
 80051cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (i>5)
 80051d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051d2:	2b05      	cmp	r3, #5
 80051d4:	dd20      	ble.n	8005218 <checkRotation+0x924>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80051d6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80051da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051dc:	4413      	add	r3, r2
 80051de:	021b      	lsls	r3, r3, #8
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4413      	add	r3, r2
 80051e4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80051e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80051ea:	1a8a      	subs	r2, r1, r2
 80051ec:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d00e      	beq.n	8005212 <checkRotation+0x91e>
 80051f4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80051f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80051fa:	4413      	add	r3, r2
 80051fc:	021b      	lsls	r3, r3, #8
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	4413      	add	r3, r2
 8005202:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005206:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005208:	1a8a      	subs	r2, r1, r2
 800520a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800520e:	2b03      	cmp	r3, #3
 8005210:	d102      	bne.n	8005218 <checkRotation+0x924>
						temp = 1;
 8005212:	2301      	movs	r3, #1
 8005214:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 11){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8005218:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800521a:	3301      	adds	r3, #1
 800521c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800521e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005220:	2b11      	cmp	r3, #17
 8005222:	ddab      	ble.n	800517c <checkRotation+0x888>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 11){
		for(int i=0;i<12;i++)
 8005224:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005226:	3301      	adds	r3, #1
 8005228:	653b      	str	r3, [r7, #80]	; 0x50
 800522a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800522c:	2b0b      	cmp	r3, #11
 800522e:	dda2      	ble.n	8005176 <checkRotation+0x882>
 8005230:	e2ae      	b.n	8005790 <checkRotation+0xe9c>
				if (i>5)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 12){
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b0c      	cmp	r3, #12
 8005236:	d160      	bne.n	80052fa <checkRotation+0xa06>
		for(int i=0;i<18;i++)
 8005238:	2300      	movs	r3, #0
 800523a:	64bb      	str	r3, [r7, #72]	; 0x48
 800523c:	e059      	b.n	80052f2 <checkRotation+0x9fe>
			for(int j=0;j<12;j++){
 800523e:	2300      	movs	r3, #0
 8005240:	647b      	str	r3, [r7, #68]	; 0x44
 8005242:	e050      	b.n	80052e6 <checkRotation+0x9f2>
				if (j<6 && (i>5 && i<12))
 8005244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005246:	2b05      	cmp	r3, #5
 8005248:	dc26      	bgt.n	8005298 <checkRotation+0x9a4>
 800524a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800524c:	2b05      	cmp	r3, #5
 800524e:	dd23      	ble.n	8005298 <checkRotation+0x9a4>
 8005250:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005252:	2b0b      	cmp	r3, #11
 8005254:	dc20      	bgt.n	8005298 <checkRotation+0x9a4>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005256:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800525a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800525c:	4413      	add	r3, r2
 800525e:	021b      	lsls	r3, r3, #8
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	4413      	add	r3, r2
 8005264:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005268:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800526a:	1a8a      	subs	r2, r1, r2
 800526c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d00e      	beq.n	8005292 <checkRotation+0x99e>
 8005274:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005278:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800527a:	4413      	add	r3, r2
 800527c:	021b      	lsls	r3, r3, #8
 800527e:	68fa      	ldr	r2, [r7, #12]
 8005280:	4413      	add	r3, r2
 8005282:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005286:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005288:	1a8a      	subs	r2, r1, r2
 800528a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800528e:	2b03      	cmp	r3, #3
 8005290:	d102      	bne.n	8005298 <checkRotation+0x9a4>
						temp = 1;
 8005292:	2301      	movs	r3, #1
 8005294:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5)
 8005298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800529a:	2b05      	cmp	r3, #5
 800529c:	dd20      	ble.n	80052e0 <checkRotation+0x9ec>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800529e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80052a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052a4:	4413      	add	r3, r2
 80052a6:	021b      	lsls	r3, r3, #8
 80052a8:	68fa      	ldr	r2, [r7, #12]
 80052aa:	4413      	add	r3, r2
 80052ac:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80052b0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052b2:	1a8a      	subs	r2, r1, r2
 80052b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d00e      	beq.n	80052da <checkRotation+0x9e6>
 80052bc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80052c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052c2:	4413      	add	r3, r2
 80052c4:	021b      	lsls	r3, r3, #8
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	4413      	add	r3, r2
 80052ca:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80052ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052d0:	1a8a      	subs	r2, r1, r2
 80052d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80052d6:	2b03      	cmp	r3, #3
 80052d8:	d102      	bne.n	80052e0 <checkRotation+0x9ec>
						temp = 1;
 80052da:	2301      	movs	r3, #1
 80052dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 12){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 80052e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052e2:	3301      	adds	r3, #1
 80052e4:	647b      	str	r3, [r7, #68]	; 0x44
 80052e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052e8:	2b0b      	cmp	r3, #11
 80052ea:	ddab      	ble.n	8005244 <checkRotation+0x950>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 12){
		for(int i=0;i<18;i++)
 80052ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052ee:	3301      	adds	r3, #1
 80052f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80052f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80052f4:	2b11      	cmp	r3, #17
 80052f6:	dda2      	ble.n	800523e <checkRotation+0x94a>
 80052f8:	e24a      	b.n	8005790 <checkRotation+0xe9c>
				if (j>5)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 13){
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2b0d      	cmp	r3, #13
 80052fe:	d160      	bne.n	80053c2 <checkRotation+0xace>
		for(int i=0;i<12;i++)
 8005300:	2300      	movs	r3, #0
 8005302:	643b      	str	r3, [r7, #64]	; 0x40
 8005304:	e059      	b.n	80053ba <checkRotation+0xac6>
			for(int j=0;j<18;j++){
 8005306:	2300      	movs	r3, #0
 8005308:	63fb      	str	r3, [r7, #60]	; 0x3c
 800530a:	e050      	b.n	80053ae <checkRotation+0xaba>
				if (i<6)
 800530c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800530e:	2b05      	cmp	r3, #5
 8005310:	dc20      	bgt.n	8005354 <checkRotation+0xa60>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005312:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005316:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005318:	4413      	add	r3, r2
 800531a:	021b      	lsls	r3, r3, #8
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	4413      	add	r3, r2
 8005320:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005324:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005326:	1a8a      	subs	r2, r1, r2
 8005328:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800532c:	2b02      	cmp	r3, #2
 800532e:	d00e      	beq.n	800534e <checkRotation+0xa5a>
 8005330:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005336:	4413      	add	r3, r2
 8005338:	021b      	lsls	r3, r3, #8
 800533a:	68fa      	ldr	r2, [r7, #12]
 800533c:	4413      	add	r3, r2
 800533e:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005342:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005344:	1a8a      	subs	r2, r1, r2
 8005346:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800534a:	2b03      	cmp	r3, #3
 800534c:	d102      	bne.n	8005354 <checkRotation+0xa60>
						temp = 1;
 800534e:	2301      	movs	r3, #1
 8005350:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if ((j>5 && j<12) && (i>5))
 8005354:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005356:	2b05      	cmp	r3, #5
 8005358:	dd26      	ble.n	80053a8 <checkRotation+0xab4>
 800535a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800535c:	2b0b      	cmp	r3, #11
 800535e:	dc23      	bgt.n	80053a8 <checkRotation+0xab4>
 8005360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005362:	2b05      	cmp	r3, #5
 8005364:	dd20      	ble.n	80053a8 <checkRotation+0xab4>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005366:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800536a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800536c:	4413      	add	r3, r2
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	4413      	add	r3, r2
 8005374:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005378:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800537a:	1a8a      	subs	r2, r1, r2
 800537c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005380:	2b02      	cmp	r3, #2
 8005382:	d00e      	beq.n	80053a2 <checkRotation+0xaae>
 8005384:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800538a:	4413      	add	r3, r2
 800538c:	021b      	lsls	r3, r3, #8
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	4413      	add	r3, r2
 8005392:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005396:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005398:	1a8a      	subs	r2, r1, r2
 800539a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800539e:	2b03      	cmp	r3, #3
 80053a0:	d102      	bne.n	80053a8 <checkRotation+0xab4>
						temp = 1;
 80053a2:	2301      	movs	r3, #1
 80053a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 13){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 80053a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053aa:	3301      	adds	r3, #1
 80053ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053b0:	2b11      	cmp	r3, #17
 80053b2:	ddab      	ble.n	800530c <checkRotation+0xa18>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 13){
		for(int i=0;i<12;i++)
 80053b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053b6:	3301      	adds	r3, #1
 80053b8:	643b      	str	r3, [r7, #64]	; 0x40
 80053ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053bc:	2b0b      	cmp	r3, #11
 80053be:	dda2      	ble.n	8005306 <checkRotation+0xa12>
 80053c0:	e1e6      	b.n	8005790 <checkRotation+0xe9c>
				if ((j>5 && j<12) && (i>5))
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 14){
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b0e      	cmp	r3, #14
 80053c6:	d160      	bne.n	800548a <checkRotation+0xb96>
		for(int i=0;i<18;i++)
 80053c8:	2300      	movs	r3, #0
 80053ca:	63bb      	str	r3, [r7, #56]	; 0x38
 80053cc:	e059      	b.n	8005482 <checkRotation+0xb8e>
			for(int j=0;j<12;j++){
 80053ce:	2300      	movs	r3, #0
 80053d0:	637b      	str	r3, [r7, #52]	; 0x34
 80053d2:	e050      	b.n	8005476 <checkRotation+0xb82>
				if (j<6)
 80053d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053d6:	2b05      	cmp	r3, #5
 80053d8:	dc20      	bgt.n	800541c <checkRotation+0xb28>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80053da:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80053de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053e0:	4413      	add	r3, r2
 80053e2:	021b      	lsls	r3, r3, #8
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4413      	add	r3, r2
 80053e8:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80053ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053ee:	1a8a      	subs	r2, r1, r2
 80053f0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d00e      	beq.n	8005416 <checkRotation+0xb22>
 80053f8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80053fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053fe:	4413      	add	r3, r2
 8005400:	021b      	lsls	r3, r3, #8
 8005402:	68fa      	ldr	r2, [r7, #12]
 8005404:	4413      	add	r3, r2
 8005406:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800540a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800540c:	1a8a      	subs	r2, r1, r2
 800540e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005412:	2b03      	cmp	r3, #3
 8005414:	d102      	bne.n	800541c <checkRotation+0xb28>
						temp = 1;
 8005416:	2301      	movs	r3, #1
 8005418:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && (i>5 && i<12))
 800541c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800541e:	2b05      	cmp	r3, #5
 8005420:	dd26      	ble.n	8005470 <checkRotation+0xb7c>
 8005422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005424:	2b05      	cmp	r3, #5
 8005426:	dd23      	ble.n	8005470 <checkRotation+0xb7c>
 8005428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800542a:	2b0b      	cmp	r3, #11
 800542c:	dc20      	bgt.n	8005470 <checkRotation+0xb7c>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800542e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005434:	4413      	add	r3, r2
 8005436:	021b      	lsls	r3, r3, #8
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	4413      	add	r3, r2
 800543c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005440:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005442:	1a8a      	subs	r2, r1, r2
 8005444:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005448:	2b02      	cmp	r3, #2
 800544a:	d00e      	beq.n	800546a <checkRotation+0xb76>
 800544c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005452:	4413      	add	r3, r2
 8005454:	021b      	lsls	r3, r3, #8
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	4413      	add	r3, r2
 800545a:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800545e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005460:	1a8a      	subs	r2, r1, r2
 8005462:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005466:	2b03      	cmp	r3, #3
 8005468:	d102      	bne.n	8005470 <checkRotation+0xb7c>
						temp = 1;
 800546a:	2301      	movs	r3, #1
 800546c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 14){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8005470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005472:	3301      	adds	r3, #1
 8005474:	637b      	str	r3, [r7, #52]	; 0x34
 8005476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005478:	2b0b      	cmp	r3, #11
 800547a:	ddab      	ble.n	80053d4 <checkRotation+0xae0>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 14){
		for(int i=0;i<18;i++)
 800547c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800547e:	3301      	adds	r3, #1
 8005480:	63bb      	str	r3, [r7, #56]	; 0x38
 8005482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005484:	2b11      	cmp	r3, #17
 8005486:	dda2      	ble.n	80053ce <checkRotation+0xada>
 8005488:	e182      	b.n	8005790 <checkRotation+0xe9c>
				if (j>5 && (i>5 && i<12))
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 15){
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2b0f      	cmp	r3, #15
 800548e:	d15d      	bne.n	800554c <checkRotation+0xc58>
		for(int i=0;i<18;i++)
 8005490:	2300      	movs	r3, #0
 8005492:	633b      	str	r3, [r7, #48]	; 0x30
 8005494:	e056      	b.n	8005544 <checkRotation+0xc50>
			for(int j=0;j<12;j++){
 8005496:	2300      	movs	r3, #0
 8005498:	62fb      	str	r3, [r7, #44]	; 0x2c
 800549a:	e04d      	b.n	8005538 <checkRotation+0xc44>
				if (j<6 && i>11)
 800549c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800549e:	2b05      	cmp	r3, #5
 80054a0:	dc23      	bgt.n	80054ea <checkRotation+0xbf6>
 80054a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054a4:	2b0b      	cmp	r3, #11
 80054a6:	dd20      	ble.n	80054ea <checkRotation+0xbf6>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80054a8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80054ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054ae:	4413      	add	r3, r2
 80054b0:	021b      	lsls	r3, r3, #8
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	4413      	add	r3, r2
 80054b6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80054ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054bc:	1a8a      	subs	r2, r1, r2
 80054be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d00e      	beq.n	80054e4 <checkRotation+0xbf0>
 80054c6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80054ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054cc:	4413      	add	r3, r2
 80054ce:	021b      	lsls	r3, r3, #8
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4413      	add	r3, r2
 80054d4:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80054d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054da:	1a8a      	subs	r2, r1, r2
 80054dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d102      	bne.n	80054ea <checkRotation+0xbf6>
						temp = 1;
 80054e4:	2301      	movs	r3, #1
 80054e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5)
 80054ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ec:	2b05      	cmp	r3, #5
 80054ee:	dd20      	ble.n	8005532 <checkRotation+0xc3e>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80054f0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80054f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054f6:	4413      	add	r3, r2
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4413      	add	r3, r2
 80054fe:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005502:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005504:	1a8a      	subs	r2, r1, r2
 8005506:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d00e      	beq.n	800552c <checkRotation+0xc38>
 800550e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005514:	4413      	add	r3, r2
 8005516:	021b      	lsls	r3, r3, #8
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	4413      	add	r3, r2
 800551c:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005520:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005522:	1a8a      	subs	r2, r1, r2
 8005524:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005528:	2b03      	cmp	r3, #3
 800552a:	d102      	bne.n	8005532 <checkRotation+0xc3e>
						temp = 1;
 800552c:	2301      	movs	r3, #1
 800552e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 15){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 8005532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005534:	3301      	adds	r3, #1
 8005536:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800553a:	2b0b      	cmp	r3, #11
 800553c:	ddae      	ble.n	800549c <checkRotation+0xba8>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 15){
		for(int i=0;i<18;i++)
 800553e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005540:	3301      	adds	r3, #1
 8005542:	633b      	str	r3, [r7, #48]	; 0x30
 8005544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005546:	2b11      	cmp	r3, #17
 8005548:	dda5      	ble.n	8005496 <checkRotation+0xba2>
 800554a:	e121      	b.n	8005790 <checkRotation+0xe9c>
				if (j>5)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 16){
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b10      	cmp	r3, #16
 8005550:	d15d      	bne.n	800560e <checkRotation+0xd1a>
		for(int i=0;i<12;i++)
 8005552:	2300      	movs	r3, #0
 8005554:	62bb      	str	r3, [r7, #40]	; 0x28
 8005556:	e056      	b.n	8005606 <checkRotation+0xd12>
			for(int j=0;j<18;j++){
 8005558:	2300      	movs	r3, #0
 800555a:	627b      	str	r3, [r7, #36]	; 0x24
 800555c:	e04d      	b.n	80055fa <checkRotation+0xd06>
				if (j<12 && i<6)
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	2b0b      	cmp	r3, #11
 8005562:	dc23      	bgt.n	80055ac <checkRotation+0xcb8>
 8005564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005566:	2b05      	cmp	r3, #5
 8005568:	dc20      	bgt.n	80055ac <checkRotation+0xcb8>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 800556a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	4413      	add	r3, r2
 8005572:	021b      	lsls	r3, r3, #8
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	4413      	add	r3, r2
 8005578:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800557c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800557e:	1a8a      	subs	r2, r1, r2
 8005580:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005584:	2b02      	cmp	r3, #2
 8005586:	d00e      	beq.n	80055a6 <checkRotation+0xcb2>
 8005588:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800558c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558e:	4413      	add	r3, r2
 8005590:	021b      	lsls	r3, r3, #8
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4413      	add	r3, r2
 8005596:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 800559a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800559c:	1a8a      	subs	r2, r1, r2
 800559e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80055a2:	2b03      	cmp	r3, #3
 80055a4:	d102      	bne.n	80055ac <checkRotation+0xcb8>
						temp = 1;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>11)
 80055ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ae:	2b0b      	cmp	r3, #11
 80055b0:	dd20      	ble.n	80055f4 <checkRotation+0xd00>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80055b2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80055b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b8:	4413      	add	r3, r2
 80055ba:	021b      	lsls	r3, r3, #8
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4413      	add	r3, r2
 80055c0:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80055c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055c6:	1a8a      	subs	r2, r1, r2
 80055c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d00e      	beq.n	80055ee <checkRotation+0xcfa>
 80055d0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80055d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055d6:	4413      	add	r3, r2
 80055d8:	021b      	lsls	r3, r3, #8
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	4413      	add	r3, r2
 80055de:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80055e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055e4:	1a8a      	subs	r2, r1, r2
 80055e6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80055ea:	2b03      	cmp	r3, #3
 80055ec:	d102      	bne.n	80055f4 <checkRotation+0xd00>
						temp = 1;
 80055ee:	2301      	movs	r3, #1
 80055f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 16){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 80055f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f6:	3301      	adds	r3, #1
 80055f8:	627b      	str	r3, [r7, #36]	; 0x24
 80055fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055fc:	2b11      	cmp	r3, #17
 80055fe:	ddae      	ble.n	800555e <checkRotation+0xc6a>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 16){
		for(int i=0;i<12;i++)
 8005600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005602:	3301      	adds	r3, #1
 8005604:	62bb      	str	r3, [r7, #40]	; 0x28
 8005606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005608:	2b0b      	cmp	r3, #11
 800560a:	dda5      	ble.n	8005558 <checkRotation+0xc64>
 800560c:	e0c0      	b.n	8005790 <checkRotation+0xe9c>
				if (j>11)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 17){
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b11      	cmp	r3, #17
 8005612:	d15d      	bne.n	80056d0 <checkRotation+0xddc>
		for(int i=0;i<18;i++)
 8005614:	2300      	movs	r3, #0
 8005616:	623b      	str	r3, [r7, #32]
 8005618:	e056      	b.n	80056c8 <checkRotation+0xdd4>
			for(int j=0;j<12;j++){
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
 800561e:	e04d      	b.n	80056bc <checkRotation+0xdc8>
				if (j<6)
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	2b05      	cmp	r3, #5
 8005624:	dc20      	bgt.n	8005668 <checkRotation+0xd74>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005626:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	4413      	add	r3, r2
 800562e:	021b      	lsls	r3, r3, #8
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4413      	add	r3, r2
 8005634:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005638:	69fa      	ldr	r2, [r7, #28]
 800563a:	1a8a      	subs	r2, r1, r2
 800563c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005640:	2b02      	cmp	r3, #2
 8005642:	d00e      	beq.n	8005662 <checkRotation+0xd6e>
 8005644:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005648:	6a3b      	ldr	r3, [r7, #32]
 800564a:	4413      	add	r3, r2
 800564c:	021b      	lsls	r3, r3, #8
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	4413      	add	r3, r2
 8005652:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005656:	69fa      	ldr	r2, [r7, #28]
 8005658:	1a8a      	subs	r2, r1, r2
 800565a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800565e:	2b03      	cmp	r3, #3
 8005660:	d102      	bne.n	8005668 <checkRotation+0xd74>
						temp = 1;
 8005662:	2301      	movs	r3, #1
 8005664:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && i<6)
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	2b05      	cmp	r3, #5
 800566c:	dd23      	ble.n	80056b6 <checkRotation+0xdc2>
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	2b05      	cmp	r3, #5
 8005672:	dc20      	bgt.n	80056b6 <checkRotation+0xdc2>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005674:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	4413      	add	r3, r2
 800567c:	021b      	lsls	r3, r3, #8
 800567e:	68fa      	ldr	r2, [r7, #12]
 8005680:	4413      	add	r3, r2
 8005682:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005686:	69fa      	ldr	r2, [r7, #28]
 8005688:	1a8a      	subs	r2, r1, r2
 800568a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d00e      	beq.n	80056b0 <checkRotation+0xdbc>
 8005692:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005696:	6a3b      	ldr	r3, [r7, #32]
 8005698:	4413      	add	r3, r2
 800569a:	021b      	lsls	r3, r3, #8
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4413      	add	r3, r2
 80056a0:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80056a4:	69fa      	ldr	r2, [r7, #28]
 80056a6:	1a8a      	subs	r2, r1, r2
 80056a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80056ac:	2b03      	cmp	r3, #3
 80056ae:	d102      	bne.n	80056b6 <checkRotation+0xdc2>
						temp = 1;
 80056b0:	2301      	movs	r3, #1
 80056b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 17){
		for(int i=0;i<18;i++)
			for(int j=0;j<12;j++){
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	3301      	adds	r3, #1
 80056ba:	61fb      	str	r3, [r7, #28]
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	2b0b      	cmp	r3, #11
 80056c0:	ddae      	ble.n	8005620 <checkRotation+0xd2c>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 17){
		for(int i=0;i<18;i++)
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	3301      	adds	r3, #1
 80056c6:	623b      	str	r3, [r7, #32]
 80056c8:	6a3b      	ldr	r3, [r7, #32]
 80056ca:	2b11      	cmp	r3, #17
 80056cc:	dda5      	ble.n	800561a <checkRotation+0xd26>
 80056ce:	e05f      	b.n	8005790 <checkRotation+0xe9c>
				if (j>5 && i<6)
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 18){
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b12      	cmp	r3, #18
 80056d4:	d15c      	bne.n	8005790 <checkRotation+0xe9c>
		for(int i=0;i<12;i++)
 80056d6:	2300      	movs	r3, #0
 80056d8:	61bb      	str	r3, [r7, #24]
 80056da:	e056      	b.n	800578a <checkRotation+0xe96>
			for(int j=0;j<18;j++){
 80056dc:	2300      	movs	r3, #0
 80056de:	617b      	str	r3, [r7, #20]
 80056e0:	e04d      	b.n	800577e <checkRotation+0xe8a>
				if (j<6)
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	2b05      	cmp	r3, #5
 80056e6:	dc20      	bgt.n	800572a <checkRotation+0xe36>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 80056e8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	4413      	add	r3, r2
 80056f0:	021b      	lsls	r3, r3, #8
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4413      	add	r3, r2
 80056f6:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	1a8a      	subs	r2, r1, r2
 80056fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d00e      	beq.n	8005724 <checkRotation+0xe30>
 8005706:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	4413      	add	r3, r2
 800570e:	021b      	lsls	r3, r3, #8
 8005710:	68fa      	ldr	r2, [r7, #12]
 8005712:	4413      	add	r3, r2
 8005714:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	1a8a      	subs	r2, r1, r2
 800571c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005720:	2b03      	cmp	r3, #3
 8005722:	d102      	bne.n	800572a <checkRotation+0xe36>
						temp = 1;
 8005724:	2301      	movs	r3, #1
 8005726:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				if (j>5 && i>5)
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2b05      	cmp	r3, #5
 800572e:	dd23      	ble.n	8005778 <checkRotation+0xe84>
 8005730:	69bb      	ldr	r3, [r7, #24]
 8005732:	2b05      	cmp	r3, #5
 8005734:	dd20      	ble.n	8005778 <checkRotation+0xe84>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
 8005736:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800573a:	69bb      	ldr	r3, [r7, #24]
 800573c:	4413      	add	r3, r2
 800573e:	021b      	lsls	r3, r3, #8
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	4413      	add	r3, r2
 8005744:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	1a8a      	subs	r2, r1, r2
 800574c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005750:	2b02      	cmp	r3, #2
 8005752:	d00e      	beq.n	8005772 <checkRotation+0xe7e>
 8005754:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	4413      	add	r3, r2
 800575c:	021b      	lsls	r3, r3, #8
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	4413      	add	r3, r2
 8005762:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8005766:	697a      	ldr	r2, [r7, #20]
 8005768:	1a8a      	subs	r2, r1, r2
 800576a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800576e:	2b03      	cmp	r3, #3
 8005770:	d102      	bne.n	8005778 <checkRotation+0xe84>
						temp = 1;
 8005772:	2301      	movs	r3, #1
 8005774:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
						temp = 1;
			}
	}
	else if (cisloTvaru == 18){
		for(int i=0;i<12;i++)
			for(int j=0;j<18;j++){
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	3301      	adds	r3, #1
 800577c:	617b      	str	r3, [r7, #20]
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	2b11      	cmp	r3, #17
 8005782:	ddae      	ble.n	80056e2 <checkRotation+0xdee>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}
	else if (cisloTvaru == 18){
		for(int i=0;i<12;i++)
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	3301      	adds	r3, #1
 8005788:	61bb      	str	r3, [r7, #24]
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	2b0b      	cmp	r3, #11
 800578e:	dda5      	ble.n	80056dc <checkRotation+0xde8>
					if (matrix[x0+i][y0-j]==2 || matrix[x0+i][y0-j]==3)
						temp = 1;
			}
	}

	return temp;
 8005790:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
}
 8005794:	4618      	mov	r0, r3
 8005796:	37ac      	adds	r7, #172	; 0xac
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop

080057a0 <ADC1_IRQHandler>:
#include <time.h>
#include <stdlib.h>

volatile int AD_value = 0;

void ADC1_IRQHandler(void) {
 80057a0:	b480      	push	{r7}
 80057a2:	af00      	add	r7, sp, #0
	if (ADC1->SR & ADC_SR_EOC) {
 80057a4:	4b07      	ldr	r3, [pc, #28]	; (80057c4 <ADC1_IRQHandler+0x24>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d004      	beq.n	80057ba <ADC1_IRQHandler+0x1a>
		AD_value = ADC1->DR;
 80057b0:	4b04      	ldr	r3, [pc, #16]	; (80057c4 <ADC1_IRQHandler+0x24>)
 80057b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b4:	461a      	mov	r2, r3
 80057b6:	4b04      	ldr	r3, [pc, #16]	; (80057c8 <ADC1_IRQHandler+0x28>)
 80057b8:	601a      	str	r2, [r3, #0]
	}
}
 80057ba:	bf00      	nop
 80057bc:	46bd      	mov	sp, r7
 80057be:	bc80      	pop	{r7}
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012400 	.word	0x40012400
 80057c8:	20000034 	.word	0x20000034

080057cc <adc_init>:

void adc_init(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b088      	sub	sp, #32
 80057d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  ADC_InitTypeDef ADC_InitStructure;
  /* Enable GPIO clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80057d2:	2101      	movs	r1, #1
 80057d4:	2001      	movs	r0, #1
 80057d6:	f7fb fa11 	bl	8000bfc <RCC_AHBPeriphClockCmd>
  /* Configure ADCx Channel 2 as analog input */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 ;
 80057da:	2301      	movs	r3, #1
 80057dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80057de:	2303      	movs	r3, #3
 80057e0:	773b      	strb	r3, [r7, #28]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 80057e2:	2300      	movs	r3, #0
 80057e4:	77fb      	strb	r3, [r7, #31]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 80057e6:	f107 0318 	add.w	r3, r7, #24
 80057ea:	4619      	mov	r1, r3
 80057ec:	481e      	ldr	r0, [pc, #120]	; (8005868 <adc_init+0x9c>)
 80057ee:	f7fb f917 	bl	8000a20 <GPIO_Init>
  /* Enable the HSI oscillator */
  RCC_HSICmd(ENABLE);
 80057f2:	2001      	movs	r0, #1
 80057f4:	f7fb f9f2 	bl	8000bdc <RCC_HSICmd>
  /* Check that HSI oscillator is ready */
  while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 80057f8:	bf00      	nop
 80057fa:	2021      	movs	r0, #33	; 0x21
 80057fc:	f7fb fa3a 	bl	8000c74 <RCC_GetFlagStatus>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0f9      	beq.n	80057fa <adc_init+0x2e>
  /* Enable ADC clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8005806:	2101      	movs	r1, #1
 8005808:	f44f 7000 	mov.w	r0, #512	; 0x200
 800580c:	f7fb fa14 	bl	8000c38 <RCC_APB2PeriphClockCmd>
  /* Initialize ADC structure */
  ADC_StructInit(&ADC_InitStructure);
 8005810:	463b      	mov	r3, r7
 8005812:	4618      	mov	r0, r3
 8005814:	f7fa ff10 	bl	8000638 <ADC_StructInit>
  /* ADC1 configuration */
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8005818:	2300      	movs	r3, #0
 800581a:	603b      	str	r3, [r7, #0]
  ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 800581c:	2301      	movs	r3, #1
 800581e:	717b      	strb	r3, [r7, #5]
  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8005820:	2300      	movs	r3, #0
 8005822:	60bb      	str	r3, [r7, #8]
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8005824:	2300      	movs	r3, #0
 8005826:	613b      	str	r3, [r7, #16]
  ADC_InitStructure.ADC_NbrOfConversion = 1;
 8005828:	2301      	movs	r3, #1
 800582a:	753b      	strb	r3, [r7, #20]
  ADC_Init(ADC1, &ADC_InitStructure);
 800582c:	463b      	mov	r3, r7
 800582e:	4619      	mov	r1, r3
 8005830:	480e      	ldr	r0, [pc, #56]	; (800586c <adc_init+0xa0>)
 8005832:	f7fa fead 	bl	8000590 <ADC_Init>
  /* ADCx regular channel8 configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_96Cycles);
 8005836:	2305      	movs	r3, #5
 8005838:	2201      	movs	r2, #1
 800583a:	2100      	movs	r1, #0
 800583c:	480b      	ldr	r0, [pc, #44]	; (800586c <adc_init+0xa0>)
 800583e:	f7fa ff37 	bl	80006b0 <ADC_RegularChannelConfig>
  /* Enable the ADC */
  ADC_Cmd(ADC1, ENABLE);
 8005842:	2101      	movs	r1, #1
 8005844:	4809      	ldr	r0, [pc, #36]	; (800586c <adc_init+0xa0>)
 8005846:	f7fa ff17 	bl	8000678 <ADC_Cmd>

  /* Wait until the ADC1 is ready */
  while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
 800584a:	bf00      	nop
 800584c:	2140      	movs	r1, #64	; 0x40
 800584e:	4807      	ldr	r0, [pc, #28]	; (800586c <adc_init+0xa0>)
 8005850:	f7fb f8cc 	bl	80009ec <ADC_GetFlagStatus>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d0f8      	beq.n	800584c <adc_init+0x80>
  {
  }
  /* Start ADC Software Conversion */
  ADC_SoftwareStartConv(ADC1);
 800585a:	4804      	ldr	r0, [pc, #16]	; (800586c <adc_init+0xa0>)
 800585c:	f7fb f88e 	bl	800097c <ADC_SoftwareStartConv>
}
 8005860:	bf00      	nop
 8005862:	3720      	adds	r7, #32
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}
 8005868:	40020000 	.word	0x40020000
 800586c:	40012400 	.word	0x40012400

08005870 <startupNVIC>:

void startupNVIC(){
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8005876:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 800587a:	f7fa fe17 	bl	80004ac <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn; // nam preruen njdete v sbore stm32l1xx.h
 800587e:	2312      	movs	r3, #18
 8005880:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8005882:	2302      	movs	r3, #2
 8005884:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8005886:	2300      	movs	r3, #0
 8005888:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800588a:	2301      	movs	r3, #1
 800588c:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 800588e:	1d3b      	adds	r3, r7, #4
 8005890:	4618      	mov	r0, r3
 8005892:	f7fa fe1d 	bl	80004d0 <NVIC_Init>
}
 8005896:	bf00      	nop
 8005898:	3708      	adds	r7, #8
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop

080058a0 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80058a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058a2:	f5ad 4d0f 	sub.w	sp, sp, #36608	; 0x8f00
 80058a6:	b0b1      	sub	sp, #196	; 0xc4
 80058a8:	af02      	add	r7, sp, #8
	adc_init();
 80058aa:	f7ff ff8f 	bl	80057cc <adc_init>
	startupNVIC();
 80058ae:	f7ff ffdf 	bl	8005870 <startupNVIC>
	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 80058b2:	2201      	movs	r2, #1
 80058b4:	f240 2105 	movw	r1, #517	; 0x205
 80058b8:	48cc      	ldr	r0, [pc, #816]	; (8005bec <main+0x34c>)
 80058ba:	f7fb f86f 	bl	800099c <ADC_ITConfig>
	initSPI2();
 80058be:	f7fb fb01 	bl	8000ec4 <initSPI2>
	initCD_Pin();
 80058c2:	f7fb fb91 	bl	8000fe8 <initCD_Pin>
	initCS_Pin();
 80058c6:	f7fb fb71 	bl	8000fac <initCS_Pin>
	initRES_Pin();
 80058ca:	f7fb fbc3 	bl	8001054 <initRES_Pin>
	lcdInitialise(LCD_ORIENTATION0); // inicialiyuje LCD
 80058ce:	2000      	movs	r0, #0
 80058d0:	f7fb fc3c 	bl	800114c <lcdInitialise>

	lcdClearDisplay(decodeRgbValue(0, 0, 0));   	// vycisti obrazovku
 80058d4:	2200      	movs	r2, #0
 80058d6:	2100      	movs	r1, #0
 80058d8:	2000      	movs	r0, #0
 80058da:	f7fb fdc7 	bl	800146c <decodeRgbValue>
 80058de:	4603      	mov	r3, r0
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7fb fd0f 	bl	8001304 <lcdClearDisplay>
	createText();   	// vypis textov
 80058e6:	f7fe ff15 	bl	8004714 <createText>
  	uint8_t blockX[1000]; 		// X-ova pozicia
  	uint8_t blockY[1000]; 		// Y-ova pozicia
  	uint8_t xDir[1000];  		// velkost kroku na X-ovej osi
  	uint8_t yDir[1000];			// velkost kroku na Y-ovej osi
  	int count;					// pocitadlo objektu
  	int score = 0;				// score v tvare int
 80058ea:	2300      	movs	r3, #0
 80058ec:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 80058f0:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 80058f4:	6013      	str	r3, [r2, #0]
  	char scoree[8];				// score v tvare string
  	uint16_t matrix[128][128];	// matica hry

  	//vytvorenie objektov
  	for (count = 0; count < 1000; count++){
 80058f6:	2300      	movs	r3, #0
 80058f8:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 80058fc:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8005900:	6013      	str	r3, [r2, #0]
 8005902:	e03a      	b.n	800597a <main+0xda>
		blockX[count] = 87; 	// zaciatocna X-ova pozicia objektu
 8005904:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005908:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 800590c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005910:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4413      	add	r3, r2
 8005918:	2257      	movs	r2, #87	; 0x57
 800591a:	701a      	strb	r2, [r3, #0]
		blockY[count] = 0; 	// zaciatocna Y-ova pozicia objektu
 800591c:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005920:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005924:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005928:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4413      	add	r3, r2
 8005930:	2200      	movs	r2, #0
 8005932:	701a      	strb	r2, [r3, #0]
		xDir[count] = 6; 	// velkost jedneho kroku na X-ovej osi
 8005934:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8005938:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
 800593c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005940:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4413      	add	r3, r2
 8005948:	2206      	movs	r2, #6
 800594a:	701a      	strb	r2, [r3, #0]
		yDir[count] = 6; 	// velkost jedneho kroku na Y-ovej osi
 800594c:	f507 4200 	add.w	r2, r7, #32768	; 0x8000
 8005950:	f102 0208 	add.w	r2, r2, #8
 8005954:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005958:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4413      	add	r3, r2
 8005960:	2206      	movs	r2, #6
 8005962:	701a      	strb	r2, [r3, #0]
  	int score = 0;				// score v tvare int
  	char scoree[8];				// score v tvare string
  	uint16_t matrix[128][128];	// matica hry

  	//vytvorenie objektov
  	for (count = 0; count < 1000; count++){
 8005964:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005968:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	3301      	adds	r3, #1
 8005970:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005974:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 800597e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005988:	dbbc      	blt.n	8005904 <main+0x64>
		blockX[count] = 87; 	// zaciatocna X-ova pozicia objektu
		blockY[count] = 0; 	// zaciatocna Y-ova pozicia objektu
		xDir[count] = 6; 	// velkost jedneho kroku na X-ovej osi
		yDir[count] = 6; 	// velkost jedneho kroku na Y-ovej osi
  	}
  	count = 0; 				// pocitadlo
 800598a:	2300      	movs	r3, #0
 800598c:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005990:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8005994:	6013      	str	r3, [r2, #0]
  	int cc=0;
 8005996:	2300      	movs	r3, #0
 8005998:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 800599c:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 80059a0:	6013      	str	r3, [r2, #0]
  	// vytvorenie ramy a vyplnit vsetko ine na ciernu farbu
  	createFrame(matrix);
 80059a2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80059a6:	3bb8      	subs	r3, #184	; 0xb8
 80059a8:	4618      	mov	r0, r3
 80059aa:	f7fe fe6b 	bl	8004684 <createFrame>

	int cisloTvaru = AD_value%19;
 80059ae:	4b90      	ldr	r3, [pc, #576]	; (8005bf0 <main+0x350>)
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	4b90      	ldr	r3, [pc, #576]	; (8005bf4 <main+0x354>)
 80059b4:	fb83 1302 	smull	r1, r3, r3, r2
 80059b8:	10d9      	asrs	r1, r3, #3
 80059ba:	17d3      	asrs	r3, r2, #31
 80059bc:	1ac9      	subs	r1, r1, r3
 80059be:	460b      	mov	r3, r1
 80059c0:	00db      	lsls	r3, r3, #3
 80059c2:	440b      	add	r3, r1
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	440b      	add	r3, r1
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 80059ce:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80059d2:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  while (1)
  {
	  // v kazdom kroku aktualizuje maticu
	  matrixPlot(matrix, cisloTvaru);
 80059d4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80059d8:	3bb8      	subs	r3, #184	; 0xb8
 80059da:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 80059de:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 80059e2:	6811      	ldr	r1, [r2, #0]
 80059e4:	4618      	mov	r0, r3
 80059e6:	f7fb fdb7 	bl	8001558 <matrixPlot>
	  // vymaze dany objekt
	  createDeleteFixBlock(matrix, blockX[count], blockY[count], cisloTvaru, 0);
 80059ea:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 80059ee:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 80059f2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 80059f6:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4413      	add	r3, r2
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	b219      	sxth	r1, r3
 8005a02:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005a06:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005a0a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a0e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4413      	add	r3, r2
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	b21a      	sxth	r2, r3
 8005a1a:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005a1e:	38b8      	subs	r0, #184	; 0xb8
 8005a20:	2300      	movs	r3, #0
 8005a22:	9300      	str	r3, [sp, #0]
 8005a24:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a28:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f7fb ff67 	bl	8001900 <createDeleteFixBlock>

	  // v kazdom kroku posuva objekt smerom dole
	  blockY[count] += yDir[count];
 8005a32:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005a36:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005a3a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a3e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4413      	add	r3, r2
 8005a46:	781a      	ldrb	r2, [r3, #0]
 8005a48:	f507 4100 	add.w	r1, r7, #32768	; 0x8000
 8005a4c:	f101 0108 	add.w	r1, r1, #8
 8005a50:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a54:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	440b      	add	r3, r1
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	4413      	add	r3, r2
 8005a60:	b2d9      	uxtb	r1, r3
 8005a62:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005a66:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005a6a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a6e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4413      	add	r3, r2
 8005a76:	460a      	mov	r2, r1
 8005a78:	701a      	strb	r2, [r3, #0]

	  // ked gombiky su stlacene, tak posuva objekt dolava alebo doprava
	  if ((AD_value>1700) && (AD_value<2300)){
 8005a7a:	4b5d      	ldr	r3, [pc, #372]	; (8005bf0 <main+0x350>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8005a82:	4293      	cmp	r3, r2
 8005a84:	dd68      	ble.n	8005b58 <main+0x2b8>
 8005a86:	4b5a      	ldr	r3, [pc, #360]	; (8005bf0 <main+0x350>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f640 02fb 	movw	r2, #2299	; 0x8fb
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	dc62      	bgt.n	8005b58 <main+0x2b8>
		  xDir[count] = 6;
 8005a92:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8005a96:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
 8005a9a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005a9e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	2206      	movs	r2, #6
 8005aa8:	701a      	strb	r2, [r3, #0]
		  // v kazdom kroku checkuje ci sa nenachadza nieco na lavej strane objektu
		  if (checkLeftSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // lava strana
 8005aaa:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005aae:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005ab2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005ab6:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4413      	add	r3, r2
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	b219      	sxth	r1, r3
 8005ac2:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005ac6:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005aca:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005ace:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4413      	add	r3, r2
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	b21a      	sxth	r2, r3
 8005ada:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005ade:	38b8      	subs	r0, #184	; 0xb8
 8005ae0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005ae4:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f7fd f9b1 	bl	8002e50 <checkLeftSide>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00c      	beq.n	8005b0e <main+0x26e>
			  xDir[count] = 0;
 8005af4:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8005af8:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
 8005afc:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b00:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4413      	add	r3, r2
 8005b08:	2200      	movs	r2, #0
 8005b0a:	701a      	strb	r2, [r3, #0]

	  // ked gombiky su stlacene, tak posuva objekt dolava alebo doprava
	  if ((AD_value>1700) && (AD_value<2300)){
		  xDir[count] = 6;
		  // v kazdom kroku checkuje ci sa nenachadza nieco na lavej strane objektu
		  if (checkLeftSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // lava strana
 8005b0c:	e148      	b.n	8005da0 <main+0x500>
			  xDir[count] = 0;
		  }
		  else
			  blockX[count] -= xDir[count]; // dolava
 8005b0e:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005b12:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005b16:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b1a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4413      	add	r3, r2
 8005b22:	781a      	ldrb	r2, [r3, #0]
 8005b24:	f507 4103 	add.w	r1, r7, #33536	; 0x8300
 8005b28:	f101 01f0 	add.w	r1, r1, #240	; 0xf0
 8005b2c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b30:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	440b      	add	r3, r1
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	1ad3      	subs	r3, r2, r3
 8005b3c:	b2d9      	uxtb	r1, r3
 8005b3e:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005b42:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005b46:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b4a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4413      	add	r3, r2
 8005b52:	460a      	mov	r2, r1
 8005b54:	701a      	strb	r2, [r3, #0]

	  // ked gombiky su stlacene, tak posuva objekt dolava alebo doprava
	  if ((AD_value>1700) && (AD_value<2300)){
		  xDir[count] = 6;
		  // v kazdom kroku checkuje ci sa nenachadza nieco na lavej strane objektu
		  if (checkLeftSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // lava strana
 8005b56:	e123      	b.n	8005da0 <main+0x500>
			  xDir[count] = 0;
		  }
		  else
			  blockX[count] -= xDir[count]; // dolava
	  }
	  else if ((AD_value>2500) && (AD_value<3100)){
 8005b58:	4b25      	ldr	r3, [pc, #148]	; (8005bf0 <main+0x350>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8005b60:	4293      	cmp	r3, r2
 8005b62:	dd6e      	ble.n	8005c42 <main+0x3a2>
 8005b64:	4b22      	ldr	r3, [pc, #136]	; (8005bf0 <main+0x350>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f640 421b 	movw	r2, #3099	; 0xc1b
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	dc68      	bgt.n	8005c42 <main+0x3a2>
		  xDir[count] = 6;
 8005b70:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8005b74:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
 8005b78:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b7c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4413      	add	r3, r2
 8005b84:	2206      	movs	r2, #6
 8005b86:	701a      	strb	r2, [r3, #0]
		  // v kazdom kroku checkuje ci sa nenachadza nieco na pravej strane objektu
		  if (checkRightSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // prava strana
 8005b88:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005b8c:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005b90:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005b94:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	b219      	sxth	r1, r3
 8005ba0:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005ba4:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005ba8:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005bac:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	b21a      	sxth	r2, r3
 8005bb8:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005bbc:	38b8      	subs	r0, #184	; 0xb8
 8005bbe:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005bc2:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f7fd ff42 	bl	8003a50 <checkRightSide>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d012      	beq.n	8005bf8 <main+0x358>
			  xDir[count] = 0;
 8005bd2:	f507 4203 	add.w	r2, r7, #33536	; 0x8300
 8005bd6:	f102 02f0 	add.w	r2, r2, #240	; 0xf0
 8005bda:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005bde:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4413      	add	r3, r2
 8005be6:	2200      	movs	r2, #0
 8005be8:	701a      	strb	r2, [r3, #0]
			  blockX[count] -= xDir[count]; // dolava
	  }
	  else if ((AD_value>2500) && (AD_value<3100)){
		  xDir[count] = 6;
		  // v kazdom kroku checkuje ci sa nenachadza nieco na pravej strane objektu
		  if (checkRightSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // prava strana
 8005bea:	e0d9      	b.n	8005da0 <main+0x500>
 8005bec:	40012400 	.word	0x40012400
 8005bf0:	20000034 	.word	0x20000034
 8005bf4:	6bca1af3 	.word	0x6bca1af3
			  xDir[count] = 0;
		  }
		  else
			  blockX[count] += xDir[count]; // doprava
 8005bf8:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005bfc:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005c00:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c04:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	781a      	ldrb	r2, [r3, #0]
 8005c0e:	f507 4103 	add.w	r1, r7, #33536	; 0x8300
 8005c12:	f101 01f0 	add.w	r1, r1, #240	; 0xf0
 8005c16:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c1a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	440b      	add	r3, r1
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	4413      	add	r3, r2
 8005c26:	b2d9      	uxtb	r1, r3
 8005c28:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005c2c:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005c30:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c34:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	460a      	mov	r2, r1
 8005c3e:	701a      	strb	r2, [r3, #0]
			  blockX[count] -= xDir[count]; // dolava
	  }
	  else if ((AD_value>2500) && (AD_value<3100)){
		  xDir[count] = 6;
		  // v kazdom kroku checkuje ci sa nenachadza nieco na pravej strane objektu
		  if (checkRightSide(matrix, blockX[count],blockY[count], cisloTvaru)){ // prava strana
 8005c40:	e0ae      	b.n	8005da0 <main+0x500>
		  }
		  else
			  blockX[count] += xDir[count]; // doprava
	  }
	  // ak stlacime stvrte tlacidlo, otoci sa objekt
	  else if ((AD_value>3520) && (AD_value<3650) && cc==0){
 8005c42:	4bc4      	ldr	r3, [pc, #784]	; (8005f54 <main+0x6b4>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f5b3 6f5c 	cmp.w	r3, #3520	; 0xdc0
 8005c4a:	dd44      	ble.n	8005cd6 <main+0x436>
 8005c4c:	4bc1      	ldr	r3, [pc, #772]	; (8005f54 <main+0x6b4>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f640 6241 	movw	r2, #3649	; 0xe41
 8005c54:	4293      	cmp	r3, r2
 8005c56:	dc3e      	bgt.n	8005cd6 <main+0x436>
 8005c58:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c5c:	f103 03ac 	add.w	r3, r3, #172	; 0xac
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d137      	bne.n	8005cd6 <main+0x436>
		  if (!checkRotation(matrix, blockX[count], blockY[count], cisloTvaru)){
 8005c66:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005c6a:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005c6e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c72:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4413      	add	r3, r2
 8005c7a:	781b      	ldrb	r3, [r3, #0]
 8005c7c:	b219      	sxth	r1, r3
 8005c7e:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005c82:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005c86:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005c8a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4413      	add	r3, r2
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	b21a      	sxth	r2, r3
 8005c96:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005c9a:	38b8      	subs	r0, #184	; 0xb8
 8005c9c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005ca0:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f7fe fe25 	bl	80048f4 <checkRotation>
 8005caa:	4603      	mov	r3, r0
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d177      	bne.n	8005da0 <main+0x500>
			  cisloTvaru = rotateObject(cisloTvaru);
 8005cb0:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005cb4:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005cb8:	6818      	ldr	r0, [r3, #0]
 8005cba:	f7fe fd93 	bl	80047e4 <rotateObject>
 8005cbe:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005cc2:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005cc6:	6018      	str	r0, [r3, #0]
		  	  cc=1;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005cce:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8005cd2:	6013      	str	r3, [r2, #0]
		  else
			  blockX[count] += xDir[count]; // doprava
	  }
	  // ak stlacime stvrte tlacidlo, otoci sa objekt
	  else if ((AD_value>3520) && (AD_value<3650) && cc==0){
		  if (!checkRotation(matrix, blockX[count], blockY[count], cisloTvaru)){
 8005cd4:	e064      	b.n	8005da0 <main+0x500>
			  cisloTvaru = rotateObject(cisloTvaru);
		  	  cc=1;
		  }
	  }
	  // ak stlacime tretie tlacidlo, tak posunutie dole je zrychlene
	  else if ((AD_value>3300) && (AD_value<3450)){
 8005cd6:	4b9f      	ldr	r3, [pc, #636]	; (8005f54 <main+0x6b4>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f640 42e4 	movw	r2, #3300	; 0xce4
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	dd5e      	ble.n	8005da0 <main+0x500>
 8005ce2:	4b9c      	ldr	r3, [pc, #624]	; (8005f54 <main+0x6b4>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f640 5279 	movw	r2, #3449	; 0xd79
 8005cea:	4293      	cmp	r3, r2
 8005cec:	dc58      	bgt.n	8005da0 <main+0x500>
		  if (checkBlockade(matrix, blockX[count],blockY[count]+12, cisloTvaru))
 8005cee:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005cf2:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005cf6:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005cfa:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4413      	add	r3, r2
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b219      	sxth	r1, r3
 8005d06:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005d0a:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005d0e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d12:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4413      	add	r3, r2
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	330c      	adds	r3, #12
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	b21a      	sxth	r2, r3
 8005d24:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005d28:	38b8      	subs	r0, #184	; 0xb8
 8005d2a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d2e:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f7fc fb54 	bl	80023e0 <checkBlockade>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d017      	beq.n	8005d6e <main+0x4ce>
			  blockY[count] += 0;
 8005d3e:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005d42:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005d46:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d4a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4413      	add	r3, r2
 8005d52:	7819      	ldrb	r1, [r3, #0]
 8005d54:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005d58:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005d5c:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d60:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4413      	add	r3, r2
 8005d68:	460a      	mov	r2, r1
 8005d6a:	701a      	strb	r2, [r3, #0]
 8005d6c:	e018      	b.n	8005da0 <main+0x500>
		  else
			  blockY[count] += 6;
 8005d6e:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005d72:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005d76:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d7a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4413      	add	r3, r2
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	3306      	adds	r3, #6
 8005d86:	b2d9      	uxtb	r1, r3
 8005d88:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005d8c:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005d90:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005d94:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	460a      	mov	r2, r1
 8005d9e:	701a      	strb	r2, [r3, #0]
	  }

	  // checkuje naplnene riadky
	  score += checkLineFilled(matrix);
 8005da0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005da4:	3bb8      	subs	r3, #184	; 0xb8
 8005da6:	4618      	mov	r0, r3
 8005da8:	f7fe fb8a 	bl	80044c0 <checkLineFilled>
 8005dac:	4602      	mov	r2, r0
 8005dae:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005db2:	f103 03b0 	add.w	r3, r3, #176	; 0xb0
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4413      	add	r3, r2
 8005dba:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005dbe:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8005dc2:	6013      	str	r3, [r2, #0]
	  // Vypise score
	  sprintf(scoree, "%d", score);
 8005dc4:	f507 4300 	add.w	r3, r7, #32768	; 0x8000
 8005dc8:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005dcc:	f102 02b0 	add.w	r2, r2, #176	; 0xb0
 8005dd0:	6812      	ldr	r2, [r2, #0]
 8005dd2:	4961      	ldr	r1, [pc, #388]	; (8005f58 <main+0x6b8>)
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 fad3 	bl	8006380 <siprintf>
	  lcdPutS(scoree, lcdTextX(1), lcdTextY(7), decodeRgbValue(255, 255, 255), decodeRgbValue(0, 0, 0));
 8005dda:	2001      	movs	r0, #1
 8005ddc:	f7fb fb62 	bl	80014a4 <lcdTextX>
 8005de0:	4603      	mov	r3, r0
 8005de2:	461c      	mov	r4, r3
 8005de4:	2007      	movs	r0, #7
 8005de6:	f7fb fb6d 	bl	80014c4 <lcdTextY>
 8005dea:	4603      	mov	r3, r0
 8005dec:	461d      	mov	r5, r3
 8005dee:	22ff      	movs	r2, #255	; 0xff
 8005df0:	21ff      	movs	r1, #255	; 0xff
 8005df2:	20ff      	movs	r0, #255	; 0xff
 8005df4:	f7fb fb3a 	bl	800146c <decodeRgbValue>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	461e      	mov	r6, r3
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2100      	movs	r1, #0
 8005e00:	2000      	movs	r0, #0
 8005e02:	f7fb fb33 	bl	800146c <decodeRgbValue>
 8005e06:	4603      	mov	r3, r0
 8005e08:	f507 4000 	add.w	r0, r7, #32768	; 0x8000
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	4633      	mov	r3, r6
 8005e10:	462a      	mov	r2, r5
 8005e12:	4621      	mov	r1, r4
 8005e14:	f7fb fb64 	bl	80014e0 <lcdPutS>

	  // v kazdom kroku checkuje, ci sa nenachadza dalsi objekt alebo ramec pred objektom
	  if (checkBlockade(matrix, blockX[count],blockY[count], cisloTvaru))
 8005e18:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005e1c:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005e20:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e24:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4413      	add	r3, r2
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	b219      	sxth	r1, r3
 8005e30:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005e34:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005e38:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e3c:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4413      	add	r3, r2
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	b21a      	sxth	r2, r3
 8005e48:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005e4c:	38b8      	subs	r0, #184	; 0xb8
 8005e4e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e52:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f7fc fac2 	bl	80023e0 <checkBlockade>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d04d      	beq.n	8005efe <main+0x65e>
	  {
		  // zastavi sa objekt
		  yDir[count] = 0;
 8005e62:	f507 4200 	add.w	r2, r7, #32768	; 0x8000
 8005e66:	f102 0208 	add.w	r2, r2, #8
 8005e6a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e6e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4413      	add	r3, r2
 8005e76:	2200      	movs	r2, #0
 8005e78:	701a      	strb	r2, [r3, #0]
		  // necha objekt na konecnom mieste
		  createDeleteFixBlock(matrix, blockX[count], blockY[count], cisloTvaru, 3);
 8005e7a:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005e7e:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005e82:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e86:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	b219      	sxth	r1, r3
 8005e92:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005e96:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005e9a:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005e9e:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	b21a      	sxth	r2, r3
 8005eaa:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005eae:	38b8      	subs	r0, #184	; 0xb8
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005eb8:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f7fb fd1f 	bl	8001900 <createDeleteFixBlock>
			  lcdPutS("Please press reset  to start over!", lcdTextX(1), lcdTextY(6), decodeRgbValue(31, 31, 31), decodeRgbValue(0, 0, 0));
			  break;
		  }*/

		  // vygenerujeme dalsi objekt
		  count++;
 8005ec2:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005ec6:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3301      	adds	r3, #1
 8005ece:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005ed2:	f102 02b4 	add.w	r2, r2, #180	; 0xb4
 8005ed6:	6013      	str	r3, [r2, #0]
		  cisloTvaru = AD_value%19;
 8005ed8:	4b1e      	ldr	r3, [pc, #120]	; (8005f54 <main+0x6b4>)
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	4b1f      	ldr	r3, [pc, #124]	; (8005f5c <main+0x6bc>)
 8005ede:	fb83 1302 	smull	r1, r3, r3, r2
 8005ee2:	10d9      	asrs	r1, r3, #3
 8005ee4:	17d3      	asrs	r3, r2, #31
 8005ee6:	1ac9      	subs	r1, r1, r3
 8005ee8:	460b      	mov	r3, r1
 8005eea:	00db      	lsls	r3, r3, #3
 8005eec:	440b      	add	r3, r1
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	440b      	add	r3, r1
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005ef8:	f102 02a8 	add.w	r2, r2, #168	; 0xa8
 8005efc:	6013      	str	r3, [r2, #0]




	  // vykresli dany objekt
	  createDeleteFixBlock(matrix, blockX[count], blockY[count], cisloTvaru, 1);
 8005efe:	f507 420b 	add.w	r2, r7, #35584	; 0x8b00
 8005f02:	f102 02c0 	add.w	r2, r2, #192	; 0xc0
 8005f06:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005f0a:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4413      	add	r3, r2
 8005f12:	781b      	ldrb	r3, [r3, #0]
 8005f14:	b219      	sxth	r1, r3
 8005f16:	f507 4207 	add.w	r2, r7, #34560	; 0x8700
 8005f1a:	f102 02d8 	add.w	r2, r2, #216	; 0xd8
 8005f1e:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005f22:	f103 03b4 	add.w	r3, r3, #180	; 0xb4
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4413      	add	r3, r2
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	b21a      	sxth	r2, r3
 8005f2e:	f107 00b8 	add.w	r0, r7, #184	; 0xb8
 8005f32:	38b8      	subs	r0, #184	; 0xb8
 8005f34:	2301      	movs	r3, #1
 8005f36:	9300      	str	r3, [sp, #0]
 8005f38:	f507 430f 	add.w	r3, r7, #36608	; 0x8f00
 8005f3c:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f7fb fcdd 	bl	8001900 <createDeleteFixBlock>

	  cc = 0;
 8005f46:	2300      	movs	r3, #0
 8005f48:	f507 420f 	add.w	r2, r7, #36608	; 0x8f00
 8005f4c:	f102 02ac 	add.w	r2, r2, #172	; 0xac
 8005f50:	6013      	str	r3, [r2, #0]

	  //Delay(1000);


  }
 8005f52:	e53f      	b.n	80059d4 <main+0x134>
 8005f54:	20000034 	.word	0x20000034
 8005f58:	08006428 	.word	0x08006428
 8005f5c:	6bca1af3 	.word	0x6bca1af3

08005f60 <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	4603      	mov	r3, r0
 8005f68:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 8005f6a:	88fb      	ldrh	r3, [r7, #6]
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	60fb      	str	r3, [r7, #12]
	while(nl--);
 8005f70:	bf00      	nop
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	1e5a      	subs	r2, r3, #1
 8005f76:	60fa      	str	r2, [r7, #12]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1fa      	bne.n	8005f72 <Delay+0x12>


	return;
 8005f7c:	bf00      	nop
}
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop

08005f88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005fc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005f8c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005f8e:	e003      	b.n	8005f98 <LoopCopyDataInit>

08005f90 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005f90:	4b0c      	ldr	r3, [pc, #48]	; (8005fc4 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8005f92:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005f94:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005f96:	3104      	adds	r1, #4

08005f98 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005f98:	480b      	ldr	r0, [pc, #44]	; (8005fc8 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8005f9a:	4b0c      	ldr	r3, [pc, #48]	; (8005fcc <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8005f9c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005f9e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005fa0:	d3f6      	bcc.n	8005f90 <CopyDataInit>
  ldr r2, =_sbss
 8005fa2:	4a0b      	ldr	r2, [pc, #44]	; (8005fd0 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8005fa4:	e002      	b.n	8005fac <LoopFillZerobss>

08005fa6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005fa6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005fa8:	f842 3b04 	str.w	r3, [r2], #4

08005fac <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005fac:	4b09      	ldr	r3, [pc, #36]	; (8005fd4 <LoopFillZerobss+0x28>)
  cmp r2, r3
 8005fae:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005fb0:	d3f9      	bcc.n	8005fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005fb2:	f000 f841 	bl	8006038 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005fb6:	f000 f9f9 	bl	80063ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005fba:	f7ff fc71 	bl	80058a0 <main>
  bx lr
 8005fbe:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005fc0:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8005fc4:	08006a3c 	.word	0x08006a3c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8005fc8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005fcc:	20000004 	.word	0x20000004
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8005fd0:	20000008 	.word	0x20000008
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8005fd4:	20000038 	.word	0x20000038

08005fd8 <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005fd8:	e7fe      	b.n	8005fd8 <AES_IRQHandler>
	...

08005fdc <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	af00      	add	r7, sp, #0
}
 8005fe0:	bf00      	nop
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8005fec:	e7fe      	b.n	8005fec <HardFault_Handler+0x4>
 8005fee:	bf00      	nop

08005ff0 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8005ff4:	e7fe      	b.n	8005ff4 <MemManage_Handler+0x4>
 8005ff6:	bf00      	nop

08005ff8 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8005ffc:	e7fe      	b.n	8005ffc <BusFault_Handler+0x4>
 8005ffe:	bf00      	nop

08006000 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8006000:	b480      	push	{r7}
 8006002:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8006004:	e7fe      	b.n	8006004 <UsageFault_Handler+0x4>
 8006006:	bf00      	nop

08006008 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8006008:	b480      	push	{r7}
 800600a:	af00      	add	r7, sp, #0
}
 800600c:	bf00      	nop
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr

08006014 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8006014:	b480      	push	{r7}
 8006016:	af00      	add	r7, sp, #0
}
 8006018:	bf00      	nop
 800601a:	46bd      	mov	sp, r7
 800601c:	bc80      	pop	{r7}
 800601e:	4770      	bx	lr

08006020 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8006020:	b480      	push	{r7}
 8006022:	af00      	add	r7, sp, #0
}
 8006024:	bf00      	nop
 8006026:	46bd      	mov	sp, r7
 8006028:	bc80      	pop	{r7}
 800602a:	4770      	bx	lr

0800602c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800602c:	b480      	push	{r7}
 800602e:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8006030:	bf00      	nop
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr

08006038 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <SystemInit+0x5c>)
 800603e:	4b15      	ldr	r3, [pc, #84]	; (8006094 <SystemInit+0x5c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006046:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8006048:	4912      	ldr	r1, [pc, #72]	; (8006094 <SystemInit+0x5c>)
 800604a:	4b12      	ldr	r3, [pc, #72]	; (8006094 <SystemInit+0x5c>)
 800604c:	689a      	ldr	r2, [r3, #8]
 800604e:	4b12      	ldr	r3, [pc, #72]	; (8006098 <SystemInit+0x60>)
 8006050:	4013      	ands	r3, r2
 8006052:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8006054:	4a0f      	ldr	r2, [pc, #60]	; (8006094 <SystemInit+0x5c>)
 8006056:	4b0f      	ldr	r3, [pc, #60]	; (8006094 <SystemInit+0x5c>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800605e:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8006062:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006064:	4a0b      	ldr	r2, [pc, #44]	; (8006094 <SystemInit+0x5c>)
 8006066:	4b0b      	ldr	r3, [pc, #44]	; (8006094 <SystemInit+0x5c>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800606e:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8006070:	4a08      	ldr	r2, [pc, #32]	; (8006094 <SystemInit+0x5c>)
 8006072:	4b08      	ldr	r3, [pc, #32]	; (8006094 <SystemInit+0x5c>)
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800607a:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 800607c:	4b05      	ldr	r3, [pc, #20]	; (8006094 <SystemInit+0x5c>)
 800607e:	2200      	movs	r2, #0
 8006080:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8006082:	f000 f80d 	bl	80060a0 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8006086:	4b05      	ldr	r3, [pc, #20]	; (800609c <SystemInit+0x64>)
 8006088:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800608c:	609a      	str	r2, [r3, #8]
#endif
}
 800608e:	bf00      	nop
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	40023800 	.word	0x40023800
 8006098:	88ffc00c 	.word	0x88ffc00c
 800609c:	e000ed00 	.word	0xe000ed00

080060a0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80060a6:	2300      	movs	r3, #0
 80060a8:	607b      	str	r3, [r7, #4]
 80060aa:	2300      	movs	r3, #0
 80060ac:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80060ae:	4a41      	ldr	r2, [pc, #260]	; (80061b4 <SetSysClock+0x114>)
 80060b0:	4b40      	ldr	r3, [pc, #256]	; (80061b4 <SetSysClock+0x114>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060b8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80060ba:	4b3e      	ldr	r3, [pc, #248]	; (80061b4 <SetSysClock+0x114>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	3301      	adds	r3, #1
 80060c8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d103      	bne.n	80060d8 <SetSysClock+0x38>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80060d6:	d1f0      	bne.n	80060ba <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80060d8:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <SetSysClock+0x114>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d002      	beq.n	80060ea <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80060e4:	2301      	movs	r3, #1
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	e001      	b.n	80060ee <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80060ea:	2300      	movs	r3, #0
 80060ec:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d15a      	bne.n	80061aa <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 80060f4:	4a30      	ldr	r2, [pc, #192]	; (80061b8 <SetSysClock+0x118>)
 80060f6:	4b30      	ldr	r3, [pc, #192]	; (80061b8 <SetSysClock+0x118>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f043 0304 	orr.w	r3, r3, #4
 80060fe:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8006100:	4a2d      	ldr	r2, [pc, #180]	; (80061b8 <SetSysClock+0x118>)
 8006102:	4b2d      	ldr	r3, [pc, #180]	; (80061b8 <SetSysClock+0x118>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f043 0302 	orr.w	r3, r3, #2
 800610a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 800610c:	4a2a      	ldr	r2, [pc, #168]	; (80061b8 <SetSysClock+0x118>)
 800610e:	4b2a      	ldr	r3, [pc, #168]	; (80061b8 <SetSysClock+0x118>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f043 0301 	orr.w	r3, r3, #1
 8006116:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006118:	4a26      	ldr	r2, [pc, #152]	; (80061b4 <SetSysClock+0x114>)
 800611a:	4b26      	ldr	r3, [pc, #152]	; (80061b4 <SetSysClock+0x114>)
 800611c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006122:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8006124:	4b25      	ldr	r3, [pc, #148]	; (80061bc <SetSysClock+0x11c>)
 8006126:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800612a:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 800612c:	bf00      	nop
 800612e:	4b23      	ldr	r3, [pc, #140]	; (80061bc <SetSysClock+0x11c>)
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f003 0310 	and.w	r3, r3, #16
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1f9      	bne.n	800612e <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800613a:	4a1e      	ldr	r2, [pc, #120]	; (80061b4 <SetSysClock+0x114>)
 800613c:	4b1d      	ldr	r3, [pc, #116]	; (80061b4 <SetSysClock+0x114>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8006142:	4a1c      	ldr	r2, [pc, #112]	; (80061b4 <SetSysClock+0x114>)
 8006144:	4b1b      	ldr	r3, [pc, #108]	; (80061b4 <SetSysClock+0x114>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 800614a:	4a1a      	ldr	r2, [pc, #104]	; (80061b4 <SetSysClock+0x114>)
 800614c:	4b19      	ldr	r3, [pc, #100]	; (80061b4 <SetSysClock+0x114>)
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8006152:	4a18      	ldr	r2, [pc, #96]	; (80061b4 <SetSysClock+0x114>)
 8006154:	4b17      	ldr	r3, [pc, #92]	; (80061b4 <SetSysClock+0x114>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 800615c:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 800615e:	4a15      	ldr	r2, [pc, #84]	; (80061b4 <SetSysClock+0x114>)
 8006160:	4b14      	ldr	r3, [pc, #80]	; (80061b4 <SetSysClock+0x114>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8006168:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800616a:	4a12      	ldr	r2, [pc, #72]	; (80061b4 <SetSysClock+0x114>)
 800616c:	4b11      	ldr	r3, [pc, #68]	; (80061b4 <SetSysClock+0x114>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006174:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8006176:	bf00      	nop
 8006178:	4b0e      	ldr	r3, [pc, #56]	; (80061b4 <SetSysClock+0x114>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d0f9      	beq.n	8006178 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8006184:	4a0b      	ldr	r2, [pc, #44]	; (80061b4 <SetSysClock+0x114>)
 8006186:	4b0b      	ldr	r3, [pc, #44]	; (80061b4 <SetSysClock+0x114>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	f023 0303 	bic.w	r3, r3, #3
 800618e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8006190:	4a08      	ldr	r2, [pc, #32]	; (80061b4 <SetSysClock+0x114>)
 8006192:	4b08      	ldr	r3, [pc, #32]	; (80061b4 <SetSysClock+0x114>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f043 0303 	orr.w	r3, r3, #3
 800619a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 800619c:	bf00      	nop
 800619e:	4b05      	ldr	r3, [pc, #20]	; (80061b4 <SetSysClock+0x114>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f003 030c 	and.w	r3, r3, #12
 80061a6:	2b0c      	cmp	r3, #12
 80061a8:	d1f9      	bne.n	800619e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr
 80061b4:	40023800 	.word	0x40023800
 80061b8:	40023c00 	.word	0x40023c00
 80061bc:	40007000 	.word	0x40007000

080061c0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
	int div = 1;
 80061cc:	2301      	movs	r3, #1
 80061ce:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80061d0:	e004      	b.n	80061dc <ts_itoa+0x1c>
		div *= base;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	fb02 f303 	mul.w	r3, r2, r3
 80061da:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	68ba      	ldr	r2, [r7, #8]
 80061e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d2f3      	bcs.n	80061d2 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 80061ea:	e029      	b.n	8006240 <ts_itoa+0x80>
	{
		int num = d/div;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061f4:	613b      	str	r3, [r7, #16]
		d = d%div;
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80061fe:	fb02 f201 	mul.w	r2, r2, r1
 8006202:	1a9b      	subs	r3, r3, r2
 8006204:	60bb      	str	r3, [r7, #8]
		div /= base;
 8006206:	697a      	ldr	r2, [r7, #20]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	fb92 f3f3 	sdiv	r3, r2, r3
 800620e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	2b09      	cmp	r3, #9
 8006214:	dd0a      	ble.n	800622c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	1c59      	adds	r1, r3, #1
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	6011      	str	r1, [r2, #0]
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	b2d2      	uxtb	r2, r2
 8006224:	3237      	adds	r2, #55	; 0x37
 8006226:	b2d2      	uxtb	r2, r2
 8006228:	701a      	strb	r2, [r3, #0]
 800622a:	e009      	b.n	8006240 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	1c59      	adds	r1, r3, #1
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	6011      	str	r1, [r2, #0]
 8006236:	693a      	ldr	r2, [r7, #16]
 8006238:	b2d2      	uxtb	r2, r2
 800623a:	3230      	adds	r2, #48	; 0x30
 800623c:	b2d2      	uxtb	r2, r2
 800623e:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1d2      	bne.n	80061ec <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 8006246:	bf00      	nop
 8006248:	371c      	adds	r7, #28
 800624a:	46bd      	mov	sp, r7
 800624c:	bc80      	pop	{r7}
 800624e:	4770      	bx	lr

08006250 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8006260:	e07d      	b.n	800635e <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	2b25      	cmp	r3, #37	; 0x25
 8006268:	d171      	bne.n	800634e <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	3301      	adds	r3, #1
 800626e:	60bb      	str	r3, [r7, #8]
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	781b      	ldrb	r3, [r3, #0]
 8006274:	2b64      	cmp	r3, #100	; 0x64
 8006276:	d01e      	beq.n	80062b6 <ts_formatstring+0x66>
 8006278:	2b64      	cmp	r3, #100	; 0x64
 800627a:	dc06      	bgt.n	800628a <ts_formatstring+0x3a>
 800627c:	2b58      	cmp	r3, #88	; 0x58
 800627e:	d050      	beq.n	8006322 <ts_formatstring+0xd2>
 8006280:	2b63      	cmp	r3, #99	; 0x63
 8006282:	d00e      	beq.n	80062a2 <ts_formatstring+0x52>
 8006284:	2b25      	cmp	r3, #37	; 0x25
 8006286:	d058      	beq.n	800633a <ts_formatstring+0xea>
 8006288:	e05d      	b.n	8006346 <ts_formatstring+0xf6>
 800628a:	2b73      	cmp	r3, #115	; 0x73
 800628c:	d02b      	beq.n	80062e6 <ts_formatstring+0x96>
 800628e:	2b73      	cmp	r3, #115	; 0x73
 8006290:	dc02      	bgt.n	8006298 <ts_formatstring+0x48>
 8006292:	2b69      	cmp	r3, #105	; 0x69
 8006294:	d00f      	beq.n	80062b6 <ts_formatstring+0x66>
 8006296:	e056      	b.n	8006346 <ts_formatstring+0xf6>
 8006298:	2b75      	cmp	r3, #117	; 0x75
 800629a:	d037      	beq.n	800630c <ts_formatstring+0xbc>
 800629c:	2b78      	cmp	r3, #120	; 0x78
 800629e:	d040      	beq.n	8006322 <ts_formatstring+0xd2>
 80062a0:	e051      	b.n	8006346 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	60fa      	str	r2, [r7, #12]
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	1d11      	adds	r1, r2, #4
 80062ac:	6079      	str	r1, [r7, #4]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	701a      	strb	r2, [r3, #0]
				break;
 80062b4:	e047      	b.n	8006346 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	1d1a      	adds	r2, r3, #4
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	da07      	bge.n	80062d6 <ts_formatstring+0x86>
					{
						val *= -1;
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	425b      	negs	r3, r3
 80062ca:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	1c5a      	adds	r2, r3, #1
 80062d0:	60fa      	str	r2, [r7, #12]
 80062d2:	222d      	movs	r2, #45	; 0x2d
 80062d4:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 80062d6:	69f9      	ldr	r1, [r7, #28]
 80062d8:	f107 030c 	add.w	r3, r7, #12
 80062dc:	220a      	movs	r2, #10
 80062de:	4618      	mov	r0, r3
 80062e0:	f7ff ff6e 	bl	80061c0 <ts_itoa>
				}
				break;
 80062e4:	e02f      	b.n	8006346 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	1d1a      	adds	r2, r3, #4
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	61bb      	str	r3, [r7, #24]
					while (*arg)
 80062f0:	e007      	b.n	8006302 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	1c5a      	adds	r2, r3, #1
 80062f6:	60fa      	str	r2, [r7, #12]
 80062f8:	69ba      	ldr	r2, [r7, #24]
 80062fa:	1c51      	adds	r1, r2, #1
 80062fc:	61b9      	str	r1, [r7, #24]
 80062fe:	7812      	ldrb	r2, [r2, #0]
 8006300:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f3      	bne.n	80062f2 <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 800630a:	e01c      	b.n	8006346 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	1d1a      	adds	r2, r3, #4
 8006310:	607a      	str	r2, [r7, #4]
 8006312:	6819      	ldr	r1, [r3, #0]
 8006314:	f107 030c 	add.w	r3, r7, #12
 8006318:	220a      	movs	r2, #10
 800631a:	4618      	mov	r0, r3
 800631c:	f7ff ff50 	bl	80061c0 <ts_itoa>
				break;
 8006320:	e011      	b.n	8006346 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	1d1a      	adds	r2, r3, #4
 8006326:	607a      	str	r2, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4619      	mov	r1, r3
 800632c:	f107 030c 	add.w	r3, r7, #12
 8006330:	2210      	movs	r2, #16
 8006332:	4618      	mov	r0, r3
 8006334:	f7ff ff44 	bl	80061c0 <ts_itoa>
				break;
 8006338:	e005      	b.n	8006346 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	1c5a      	adds	r2, r3, #1
 800633e:	60fa      	str	r2, [r7, #12]
 8006340:	2225      	movs	r2, #37	; 0x25
 8006342:	701a      	strb	r2, [r3, #0]
				  break;
 8006344:	bf00      	nop
			}
			fmt++;
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	3301      	adds	r3, #1
 800634a:	60bb      	str	r3, [r7, #8]
 800634c:	e007      	b.n	800635e <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	60fa      	str	r2, [r7, #12]
 8006354:	68ba      	ldr	r2, [r7, #8]
 8006356:	1c51      	adds	r1, r2, #1
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	7812      	ldrb	r2, [r2, #0]
 800635c:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	781b      	ldrb	r3, [r3, #0]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f47f af7d 	bne.w	8006262 <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	461a      	mov	r2, r3
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	1ad3      	subs	r3, r2, r3
}
 8006376:	4618      	mov	r0, r3
 8006378:	3720      	adds	r7, #32
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop

08006380 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8006380:	b40e      	push	{r1, r2, r3}
 8006382:	b580      	push	{r7, lr}
 8006384:	b085      	sub	sp, #20
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800638a:	f107 0320 	add.w	r3, r7, #32
 800638e:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	69f9      	ldr	r1, [r7, #28]
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff ff5b 	bl	8006250 <ts_formatstring>
 800639a:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 800639c:	68fb      	ldr	r3, [r7, #12]
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3714      	adds	r7, #20
 80063a2:	46bd      	mov	sp, r7
 80063a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063a8:	b003      	add	sp, #12
 80063aa:	4770      	bx	lr

080063ac <__libc_init_array>:
 80063ac:	4b0e      	ldr	r3, [pc, #56]	; (80063e8 <__libc_init_array+0x3c>)
 80063ae:	b570      	push	{r4, r5, r6, lr}
 80063b0:	461e      	mov	r6, r3
 80063b2:	4c0e      	ldr	r4, [pc, #56]	; (80063ec <__libc_init_array+0x40>)
 80063b4:	2500      	movs	r5, #0
 80063b6:	1ae4      	subs	r4, r4, r3
 80063b8:	10a4      	asrs	r4, r4, #2
 80063ba:	42a5      	cmp	r5, r4
 80063bc:	d004      	beq.n	80063c8 <__libc_init_array+0x1c>
 80063be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063c2:	4798      	blx	r3
 80063c4:	3501      	adds	r5, #1
 80063c6:	e7f8      	b.n	80063ba <__libc_init_array+0xe>
 80063c8:	f000 f816 	bl	80063f8 <_init>
 80063cc:	4b08      	ldr	r3, [pc, #32]	; (80063f0 <__libc_init_array+0x44>)
 80063ce:	4c09      	ldr	r4, [pc, #36]	; (80063f4 <__libc_init_array+0x48>)
 80063d0:	461e      	mov	r6, r3
 80063d2:	1ae4      	subs	r4, r4, r3
 80063d4:	10a4      	asrs	r4, r4, #2
 80063d6:	2500      	movs	r5, #0
 80063d8:	42a5      	cmp	r5, r4
 80063da:	d004      	beq.n	80063e6 <__libc_init_array+0x3a>
 80063dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063e0:	4798      	blx	r3
 80063e2:	3501      	adds	r5, #1
 80063e4:	e7f8      	b.n	80063d8 <__libc_init_array+0x2c>
 80063e6:	bd70      	pop	{r4, r5, r6, pc}
 80063e8:	08006a34 	.word	0x08006a34
 80063ec:	08006a34 	.word	0x08006a34
 80063f0:	08006a34 	.word	0x08006a34
 80063f4:	08006a38 	.word	0x08006a38

080063f8 <_init>:
 80063f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fa:	bf00      	nop
 80063fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063fe:	bc08      	pop	{r3}
 8006400:	469e      	mov	lr, r3
 8006402:	4770      	bx	lr

08006404 <_fini>:
 8006404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006406:	bf00      	nop
 8006408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800640a:	bc08      	pop	{r3}
 800640c:	469e      	mov	lr, r3
 800640e:	4770      	bx	lr
