Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 12 09:19:16 2019
| Host         : 11-12-11-12 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      5 |            1 |
|      6 |            1 |
|     11 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              41 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              58 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+---------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal                |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------+---------------------+------------------+----------------+
|  Clk_IBUF_BUFG | i_stopwatch_fsm/FSM_onehot_state[3]_i_1_n_0 | i_rst_adapt/s_Reset |                2 |              4 |
|  Clk_IBUF_BUFG | i_stopwatch_fsm/E[0]                        | i_rst_adapt/s_Reset |                1 |              4 |
|  Clk_IBUF_BUFG | i_count_tenths/iCount_reg[3]_0              | i_rst_adapt/s_Reset |                1 |              4 |
|  Clk_IBUF_BUFG |                                             |                     |                2 |              5 |
|  Clk_IBUF_BUFG | i_display_ctrl/eqOp                         | i_rst_adapt/s_Reset |                2 |              6 |
|  Clk_IBUF_BUFG | i_stopwatch_fsm/UpdateDisplay               | i_rst_adapt/s_Reset |                3 |             11 |
|  Clk_IBUF_BUFG | i_display_ctrl/shiftReg[23]_i_1_n_0         | i_rst_adapt/s_Reset |               15 |             29 |
|  Clk_IBUF_BUFG |                                             | i_rst_adapt/s_Reset |               13 |             41 |
+----------------+---------------------------------------------+---------------------+------------------+----------------+


