#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000010b30c68180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000010b30619670 .scope package, "ternary_pkg" "ternary_pkg" 3 5;
 .timescale 0 0;
P_0000010b30619800 .param/l "TRIT27_ZERO" 1 3 156, C4<000000000000000000000000000000000000000000000000000000>;
P_0000010b30619838 .param/l "TRIT2_ZERO" 1 3 143, C4<0000>;
P_0000010b30619870 .param/l "TRIT8_ONE" 1 3 146, C4<0000000000000001>;
P_0000010b306198a8 .param/l "TRIT8_TWO" 1 3 152, C4<0000000000000110>;
P_0000010b306198e0 .param/l "TRIT8_ZERO" 1 3 137, C4<0000000000000000>;
P_0000010b30619918 .param/l "TRIT9_ZERO" 1 3 140, C4<000000000000000000>;
enum0000010b3069ef20 .enum4 (2)
   "T_ZERO" 2'b00,
   "T_POS_ONE" 2'b01,
   "T_NEG_ONE" 2'b10,
   "T_INVALID" 2'b11
 ;
S_0000010b30660f20 .scope autofunction.vec4.s54, "bin_to_ternary" "bin_to_ternary" 3 76, 3 76 0, S_0000010b30619670;
 .timescale 0 0;
; Variable bin_to_ternary is vec4 return value of scope S_0000010b30660f20
v0000010b30c58d40_0 .var/2s "i", 31 0;
v0000010b30c57ee0_0 .var "result", 53 0;
v0000010b30c59ba0_0 .var/s "temp", 31 0;
v0000010b30c59ec0_0 .var/s "val", 31 0;
TD_ternary_pkg.bin_to_ternary ;
    %load/vec4 v0000010b30c59ec0_0;
    %store/vec4 v0000010b30c59ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c58d40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000010b30c58d40_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000010b30c59ba0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000010b30c58d40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30c57ee0_0, 4, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0000010b30c58d40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30c57ee0_0, 4, 2;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0000010b30c58d40_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30c57ee0_0, 4, 2;
    %load/vec4 v0000010b30c59ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000010b30c59ba0_0, 0, 32;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30c59ba0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %store/vec4 v0000010b30c59ba0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c58d40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c58d40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000010b30c57ee0_0;
    %ret/vec4 0, 0, 54;  Assign to bin_to_ternary (store_vec4_to_lval)
    %disable/flow S_0000010b30660f20;
    %end;
S_0000010b30630e60 .scope autofunction.vec4.s2, "int_to_trit" "int_to_trit" 3 126, 3 126 0, S_0000010b30619670;
 .timescale 0 0;
; Variable int_to_trit is vec4 return value of scope S_0000010b30630e60
v0000010b30c588e0_0 .var/2s "v", 31 0;
TD_ternary_pkg.int_to_trit ;
    %load/vec4 v0000010b30c588e0_0;
    %dup/vec4;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000010b30630e60;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000010b30630e60;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000010b30630e60;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to int_to_trit (store_vec4_to_lval)
    %disable/flow S_0000010b30630e60;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %end;
S_0000010b30630ff0 .scope autofunction.vec4.s4, "t_add_trit" "t_add_trit" 3 51, 3 51 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c57da0_0 .var "a", 1 0;
v0000010b30c58200_0 .var "b", 1 0;
v0000010b30c58980_0 .var "cin", 1 0;
v0000010b30c599c0_0 .var "cout", 1 0;
v0000010b30c58b60_0 .var "result", 1 0;
v0000010b30c578a0_0 .var/s "sum", 2 0;
; Variable t_add_trit is vec4 return value of scope S_0000010b30630ff0
TD_ternary_pkg.t_add_trit ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c57da0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c57da0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c58200_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c58200_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c58980_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %add;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000010b30c58980_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %pad/s 3;
    %sub;
    %store/vec4 v0000010b30c578a0_0, 0, 3;
    %load/vec4 v0000010b30c578a0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30c58b60_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30c599c0_0, 0, 2;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30c599c0_0;
    %load/vec4 v0000010b30c58b60_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 4;  Assign to t_add_trit (store_vec4_to_lval)
    %disable/flow S_0000010b30630ff0;
    %end;
S_0000010b30671880 .scope autofunction.vec4.s2, "t_max" "t_max" 3 43, 3 43 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c59ce0_0 .var "a", 1 0;
v0000010b30c57c60_0 .var "b", 1 0;
; Variable t_max is vec4 return value of scope S_0000010b30671880
TD_ternary_pkg.t_max ;
    %load/vec4 v0000010b30c59ce0_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_3.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c57c60_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_3.22;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000010b30671880;
T_3.20 ;
    %load/vec4 v0000010b30c59ce0_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_3.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c57c60_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_3.25;
    %jmp/0xz  T_3.23, 4;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000010b30671880;
T_3.23 ;
    %load/vec4 v0000010b30c59ce0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_3.28, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c57c60_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_3.28;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000010b30671880;
T_3.26 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_max (store_vec4_to_lval)
    %disable/flow S_0000010b30671880;
    %end;
S_0000010b30671a10 .scope autofunction.vec4.s2, "t_min" "t_min" 3 35, 3 35 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c582a0_0 .var "a", 1 0;
v0000010b30c59f60_0 .var "b", 1 0;
; Variable t_min is vec4 return value of scope S_0000010b30671a10
TD_ternary_pkg.t_min ;
    %load/vec4 v0000010b30c582a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_4.31, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c59f60_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_4.31;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000010b30671a10;
T_4.29 ;
    %load/vec4 v0000010b30c582a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/1 T_4.34, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c59f60_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_4.34;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000010b30671a10;
T_4.32 ;
    %load/vec4 v0000010b30c582a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_4.37, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30c59f60_0;
    %cmpi/e 0, 0, 2;
    %flag_or 4, 8;
T_4.37;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000010b30671a10;
T_4.35 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_min (store_vec4_to_lval)
    %disable/flow S_0000010b30671a10;
    %end;
S_0000010b3069e780 .scope autofunction.vec4.s2, "t_neg" "t_neg" 3 25, 3 25 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c58840_0 .var "a", 1 0;
; Variable t_neg is vec4 return value of scope S_0000010b3069e780
TD_ternary_pkg.t_neg ;
    %load/vec4 v0000010b30c58840_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %pushi/vec4 3, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000010b3069e780;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000010b3069e780;
    %jmp T_5.42;
T_5.39 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000010b3069e780;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to t_neg (store_vec4_to_lval)
    %disable/flow S_0000010b3069e780;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %end;
S_0000010b3069e910 .scope autofunction.vec4.u32, "ternary_to_bin" "ternary_to_bin" 3 97, 3 97 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c5a000_0 .var/2s "i", 31 0;
v0000010b30c58480_0 .var/s "power3", 31 0;
v0000010b30c59d80_0 .var/s "result", 31 0;
; Variable ternary_to_bin is vec4 return value of scope S_0000010b3069e910
v0000010b30c58520_0 .var "val", 53 0;
TD_ternary_pkg.ternary_to_bin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c59d80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30c58480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c5a000_0, 0, 32;
T_6.43 ;
    %load/vec4 v0000010b30c5a000_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_6.44, 5;
    %load/vec4 v0000010b30c58520_0;
    %load/vec4 v0000010b30c5a000_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %jmp T_6.48;
T_6.45 ;
    %load/vec4 v0000010b30c59d80_0;
    %load/vec4 v0000010b30c58480_0;
    %sub;
    %store/vec4 v0000010b30c59d80_0, 0, 32;
    %jmp T_6.48;
T_6.46 ;
    %load/vec4 v0000010b30c59d80_0;
    %load/vec4 v0000010b30c58480_0;
    %add;
    %store/vec4 v0000010b30c59d80_0, 0, 32;
    %jmp T_6.48;
T_6.48 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30c58480_0;
    %muli 3, 0, 32;
    %store/vec4 v0000010b30c58480_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c5a000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c5a000_0, 0, 32;
    %jmp T_6.43;
T_6.44 ;
    %load/vec4 v0000010b30c59d80_0;
    %ret/vec4 0, 0, 32;  Assign to ternary_to_bin (store_vec4_to_lval)
    %disable/flow S_0000010b3069e910;
    %end;
S_0000010b30675d10 .scope autofunction.vec2.u32, "trit_to_int" "trit_to_int" 3 116, 3 116 0, S_0000010b30619670;
 .timescale 0 0;
v0000010b30c59e20_0 .var "t", 1 0;
; Variable trit_to_int is bool return value of scope S_0000010b30675d10
TD_ternary_pkg.trit_to_int ;
    %load/vec4 v0000010b30c59e20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %pushi/vec4 99, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30675d10;
    %jmp T_7.53;
T_7.49 ;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30675d10;
    %jmp T_7.53;
T_7.50 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30675d10;
    %jmp T_7.53;
T_7.51 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to trit_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30675d10;
    %jmp T_7.53;
T_7.53 ;
    %pop/vec4 1;
    %end;
S_0000010b30619960 .scope module, "tb_ternary_cpu" "tb_ternary_cpu" 4 6;
 .timescale -9 -12;
P_0000010b30660880 .param/l "CLK_PERIOD" 1 4 14, +C4<00000000000000000000000000001010>;
P_0000010b306608b8 .param/l "DMEM_DEPTH" 1 4 13, +C4<00000000000000000000001011011001>;
P_0000010b306608f0 .param/l "IMEM_DEPTH" 1 4 12, +C4<00000000000000000000000011110011>;
P_0000010b30660928 .param/l "IMM_0" 1 4 185, C4<0000>;
P_0000010b30660960 .param/l "IMM_1" 1 4 186, C4<0001>;
P_0000010b30660998 .param/l "IMM_N1" 1 4 187, C4<0010>;
P_0000010b306609d0 .param/l "OP_ADD" 1 4 165, C4<000000>;
P_0000010b30660a08 .param/l "OP_HALT" 1 4 175, C4<101001>;
P_0000010b30660a40 .param/l "OP_LD" 1 4 172, C4<100000>;
P_0000010b30660a78 .param/l "OP_MAX" 1 4 171, C4<010001>;
P_0000010b30660ab0 .param/l "OP_MIN" 1 4 170, C4<010000>;
P_0000010b30660ae8 .param/l "OP_NEG" 1 4 167, C4<000010>;
P_0000010b30660b20 .param/l "OP_NOP" 1 4 174, C4<101000>;
P_0000010b30660b58 .param/l "OP_SHL" 1 4 168, C4<000101>;
P_0000010b30660b90 .param/l "OP_SHR" 1 4 169, C4<000110>;
P_0000010b30660bc8 .param/l "OP_ST" 1 4 173, C4<100001>;
P_0000010b30660c00 .param/l "OP_SUB" 1 4 166, C4<000001>;
P_0000010b30660c38 .param/l "R0" 1 4 178, C4<0000>;
P_0000010b30660c70 .param/l "R1" 1 4 179, C4<0001>;
P_0000010b30660ca8 .param/l "R2" 1 4 180, C4<0010>;
P_0000010b30660ce0 .param/l "R3" 1 4 181, C4<0100>;
P_0000010b30660d18 .param/l "R4" 1 4 182, C4<0101>;
P_0000010b30660d50 .param/l "TRIT_WIDTH" 1 4 11, +C4<00000000000000000000000000011011>;
v0000010b30d43110_0 .var "clk", 0 0;
v0000010b30d434d0_0 .var/real "cpi", 0 0;
v0000010b30d44330_0 .var/2s "cycle_count", 31 0;
v0000010b30d42ad0_0 .net "dbg_reg_data", 53 0, L_0000010b30e5aaf0;  1 drivers
v0000010b30d42670_0 .var "dbg_reg_idx", 3 0;
v0000010b30d42f30 .array "dmem", 0 728, 53 0;
v0000010b30d446f0_0 .net "dmem_addr", 17 0, L_0000010b30ed4ee0;  1 drivers
v0000010b30d44830_0 .var "dmem_rdata", 53 0;
v0000010b30d436b0_0 .net "dmem_re", 0 0, L_0000010b30c668c0;  1 drivers
v0000010b30d43b10_0 .net "dmem_wdata", 53 0, L_0000010b30ed35e0;  1 drivers
v0000010b30d448d0_0 .net "dmem_we", 0 0, L_0000010b30c662a0;  1 drivers
v0000010b30d43d90_0 .var/2s "forward_count", 31 0;
v0000010b30d43ed0_0 .net "fwd_a_out", 0 0, L_0000010b30c675e0;  1 drivers
v0000010b30d42170_0 .net "fwd_b_out", 0 0, L_0000010b30c67dc0;  1 drivers
v0000010b30d42210_0 .net "halted", 0 0, L_0000010b30c67ea0;  1 drivers
v0000010b30d422b0 .array "imem", 0 242, 17 0;
v0000010b30d43f70_0 .net "imem_addr", 15 0, L_0000010b30c65430;  1 drivers
v0000010b30d42350_0 .var "imem_data", 35 0;
v0000010b30d423f0_0 .var/2s "instruction_count", 31 0;
v0000010b30d43250_0 .var/real "ipc", 0 0;
v0000010b30d42b70_0 .net "ipc_out", 1 0, L_0000010b30e58430;  1 drivers
v0000010b30d42fd0_0 .net "pc_out", 15 0, L_0000010b30c65120;  1 drivers
v0000010b30d428f0_0 .var "rst_n", 0 0;
v0000010b30d42c10_0 .var/2s "stall_count", 31 0;
v0000010b30d42710_0 .net "stall_out", 0 0, L_0000010b30c67810;  1 drivers
v0000010b30d425d0_0 .net "valid_out_a", 0 0, L_0000010b30c67e30;  1 drivers
v0000010b30d432f0_0 .net "valid_out_b", 0 0, L_0000010b30c67880;  1 drivers
E_0000010b30b63430 .event posedge, v0000010b30d327f0_0;
E_0000010b30b643f0 .event posedge, v0000010b30d18d50_0;
E_0000010b30b64470 .event anyedge, v0000010b30d18d50_0;
v0000010b30d42f30_0 .array/port v0000010b30d42f30, 0;
v0000010b30d42f30_1 .array/port v0000010b30d42f30, 1;
v0000010b30d42f30_2 .array/port v0000010b30d42f30, 2;
E_0000010b30b63f30/0 .event anyedge, v0000010b30d17310_0, v0000010b30d42f30_0, v0000010b30d42f30_1, v0000010b30d42f30_2;
v0000010b30d42f30_3 .array/port v0000010b30d42f30, 3;
v0000010b30d42f30_4 .array/port v0000010b30d42f30, 4;
v0000010b30d42f30_5 .array/port v0000010b30d42f30, 5;
v0000010b30d42f30_6 .array/port v0000010b30d42f30, 6;
E_0000010b30b63f30/1 .event anyedge, v0000010b30d42f30_3, v0000010b30d42f30_4, v0000010b30d42f30_5, v0000010b30d42f30_6;
v0000010b30d42f30_7 .array/port v0000010b30d42f30, 7;
v0000010b30d42f30_8 .array/port v0000010b30d42f30, 8;
v0000010b30d42f30_9 .array/port v0000010b30d42f30, 9;
v0000010b30d42f30_10 .array/port v0000010b30d42f30, 10;
E_0000010b30b63f30/2 .event anyedge, v0000010b30d42f30_7, v0000010b30d42f30_8, v0000010b30d42f30_9, v0000010b30d42f30_10;
v0000010b30d42f30_11 .array/port v0000010b30d42f30, 11;
v0000010b30d42f30_12 .array/port v0000010b30d42f30, 12;
v0000010b30d42f30_13 .array/port v0000010b30d42f30, 13;
v0000010b30d42f30_14 .array/port v0000010b30d42f30, 14;
E_0000010b30b63f30/3 .event anyedge, v0000010b30d42f30_11, v0000010b30d42f30_12, v0000010b30d42f30_13, v0000010b30d42f30_14;
v0000010b30d42f30_15 .array/port v0000010b30d42f30, 15;
v0000010b30d42f30_16 .array/port v0000010b30d42f30, 16;
v0000010b30d42f30_17 .array/port v0000010b30d42f30, 17;
v0000010b30d42f30_18 .array/port v0000010b30d42f30, 18;
E_0000010b30b63f30/4 .event anyedge, v0000010b30d42f30_15, v0000010b30d42f30_16, v0000010b30d42f30_17, v0000010b30d42f30_18;
v0000010b30d42f30_19 .array/port v0000010b30d42f30, 19;
v0000010b30d42f30_20 .array/port v0000010b30d42f30, 20;
v0000010b30d42f30_21 .array/port v0000010b30d42f30, 21;
v0000010b30d42f30_22 .array/port v0000010b30d42f30, 22;
E_0000010b30b63f30/5 .event anyedge, v0000010b30d42f30_19, v0000010b30d42f30_20, v0000010b30d42f30_21, v0000010b30d42f30_22;
v0000010b30d42f30_23 .array/port v0000010b30d42f30, 23;
v0000010b30d42f30_24 .array/port v0000010b30d42f30, 24;
v0000010b30d42f30_25 .array/port v0000010b30d42f30, 25;
v0000010b30d42f30_26 .array/port v0000010b30d42f30, 26;
E_0000010b30b63f30/6 .event anyedge, v0000010b30d42f30_23, v0000010b30d42f30_24, v0000010b30d42f30_25, v0000010b30d42f30_26;
v0000010b30d42f30_27 .array/port v0000010b30d42f30, 27;
v0000010b30d42f30_28 .array/port v0000010b30d42f30, 28;
v0000010b30d42f30_29 .array/port v0000010b30d42f30, 29;
v0000010b30d42f30_30 .array/port v0000010b30d42f30, 30;
E_0000010b30b63f30/7 .event anyedge, v0000010b30d42f30_27, v0000010b30d42f30_28, v0000010b30d42f30_29, v0000010b30d42f30_30;
v0000010b30d42f30_31 .array/port v0000010b30d42f30, 31;
v0000010b30d42f30_32 .array/port v0000010b30d42f30, 32;
v0000010b30d42f30_33 .array/port v0000010b30d42f30, 33;
v0000010b30d42f30_34 .array/port v0000010b30d42f30, 34;
E_0000010b30b63f30/8 .event anyedge, v0000010b30d42f30_31, v0000010b30d42f30_32, v0000010b30d42f30_33, v0000010b30d42f30_34;
v0000010b30d42f30_35 .array/port v0000010b30d42f30, 35;
v0000010b30d42f30_36 .array/port v0000010b30d42f30, 36;
v0000010b30d42f30_37 .array/port v0000010b30d42f30, 37;
v0000010b30d42f30_38 .array/port v0000010b30d42f30, 38;
E_0000010b30b63f30/9 .event anyedge, v0000010b30d42f30_35, v0000010b30d42f30_36, v0000010b30d42f30_37, v0000010b30d42f30_38;
v0000010b30d42f30_39 .array/port v0000010b30d42f30, 39;
v0000010b30d42f30_40 .array/port v0000010b30d42f30, 40;
v0000010b30d42f30_41 .array/port v0000010b30d42f30, 41;
v0000010b30d42f30_42 .array/port v0000010b30d42f30, 42;
E_0000010b30b63f30/10 .event anyedge, v0000010b30d42f30_39, v0000010b30d42f30_40, v0000010b30d42f30_41, v0000010b30d42f30_42;
v0000010b30d42f30_43 .array/port v0000010b30d42f30, 43;
v0000010b30d42f30_44 .array/port v0000010b30d42f30, 44;
v0000010b30d42f30_45 .array/port v0000010b30d42f30, 45;
v0000010b30d42f30_46 .array/port v0000010b30d42f30, 46;
E_0000010b30b63f30/11 .event anyedge, v0000010b30d42f30_43, v0000010b30d42f30_44, v0000010b30d42f30_45, v0000010b30d42f30_46;
v0000010b30d42f30_47 .array/port v0000010b30d42f30, 47;
v0000010b30d42f30_48 .array/port v0000010b30d42f30, 48;
v0000010b30d42f30_49 .array/port v0000010b30d42f30, 49;
v0000010b30d42f30_50 .array/port v0000010b30d42f30, 50;
E_0000010b30b63f30/12 .event anyedge, v0000010b30d42f30_47, v0000010b30d42f30_48, v0000010b30d42f30_49, v0000010b30d42f30_50;
v0000010b30d42f30_51 .array/port v0000010b30d42f30, 51;
v0000010b30d42f30_52 .array/port v0000010b30d42f30, 52;
v0000010b30d42f30_53 .array/port v0000010b30d42f30, 53;
v0000010b30d42f30_54 .array/port v0000010b30d42f30, 54;
E_0000010b30b63f30/13 .event anyedge, v0000010b30d42f30_51, v0000010b30d42f30_52, v0000010b30d42f30_53, v0000010b30d42f30_54;
v0000010b30d42f30_55 .array/port v0000010b30d42f30, 55;
v0000010b30d42f30_56 .array/port v0000010b30d42f30, 56;
v0000010b30d42f30_57 .array/port v0000010b30d42f30, 57;
v0000010b30d42f30_58 .array/port v0000010b30d42f30, 58;
E_0000010b30b63f30/14 .event anyedge, v0000010b30d42f30_55, v0000010b30d42f30_56, v0000010b30d42f30_57, v0000010b30d42f30_58;
v0000010b30d42f30_59 .array/port v0000010b30d42f30, 59;
v0000010b30d42f30_60 .array/port v0000010b30d42f30, 60;
v0000010b30d42f30_61 .array/port v0000010b30d42f30, 61;
v0000010b30d42f30_62 .array/port v0000010b30d42f30, 62;
E_0000010b30b63f30/15 .event anyedge, v0000010b30d42f30_59, v0000010b30d42f30_60, v0000010b30d42f30_61, v0000010b30d42f30_62;
v0000010b30d42f30_63 .array/port v0000010b30d42f30, 63;
v0000010b30d42f30_64 .array/port v0000010b30d42f30, 64;
v0000010b30d42f30_65 .array/port v0000010b30d42f30, 65;
v0000010b30d42f30_66 .array/port v0000010b30d42f30, 66;
E_0000010b30b63f30/16 .event anyedge, v0000010b30d42f30_63, v0000010b30d42f30_64, v0000010b30d42f30_65, v0000010b30d42f30_66;
v0000010b30d42f30_67 .array/port v0000010b30d42f30, 67;
v0000010b30d42f30_68 .array/port v0000010b30d42f30, 68;
v0000010b30d42f30_69 .array/port v0000010b30d42f30, 69;
v0000010b30d42f30_70 .array/port v0000010b30d42f30, 70;
E_0000010b30b63f30/17 .event anyedge, v0000010b30d42f30_67, v0000010b30d42f30_68, v0000010b30d42f30_69, v0000010b30d42f30_70;
v0000010b30d42f30_71 .array/port v0000010b30d42f30, 71;
v0000010b30d42f30_72 .array/port v0000010b30d42f30, 72;
v0000010b30d42f30_73 .array/port v0000010b30d42f30, 73;
v0000010b30d42f30_74 .array/port v0000010b30d42f30, 74;
E_0000010b30b63f30/18 .event anyedge, v0000010b30d42f30_71, v0000010b30d42f30_72, v0000010b30d42f30_73, v0000010b30d42f30_74;
v0000010b30d42f30_75 .array/port v0000010b30d42f30, 75;
v0000010b30d42f30_76 .array/port v0000010b30d42f30, 76;
v0000010b30d42f30_77 .array/port v0000010b30d42f30, 77;
v0000010b30d42f30_78 .array/port v0000010b30d42f30, 78;
E_0000010b30b63f30/19 .event anyedge, v0000010b30d42f30_75, v0000010b30d42f30_76, v0000010b30d42f30_77, v0000010b30d42f30_78;
v0000010b30d42f30_79 .array/port v0000010b30d42f30, 79;
v0000010b30d42f30_80 .array/port v0000010b30d42f30, 80;
v0000010b30d42f30_81 .array/port v0000010b30d42f30, 81;
v0000010b30d42f30_82 .array/port v0000010b30d42f30, 82;
E_0000010b30b63f30/20 .event anyedge, v0000010b30d42f30_79, v0000010b30d42f30_80, v0000010b30d42f30_81, v0000010b30d42f30_82;
v0000010b30d42f30_83 .array/port v0000010b30d42f30, 83;
v0000010b30d42f30_84 .array/port v0000010b30d42f30, 84;
v0000010b30d42f30_85 .array/port v0000010b30d42f30, 85;
v0000010b30d42f30_86 .array/port v0000010b30d42f30, 86;
E_0000010b30b63f30/21 .event anyedge, v0000010b30d42f30_83, v0000010b30d42f30_84, v0000010b30d42f30_85, v0000010b30d42f30_86;
v0000010b30d42f30_87 .array/port v0000010b30d42f30, 87;
v0000010b30d42f30_88 .array/port v0000010b30d42f30, 88;
v0000010b30d42f30_89 .array/port v0000010b30d42f30, 89;
v0000010b30d42f30_90 .array/port v0000010b30d42f30, 90;
E_0000010b30b63f30/22 .event anyedge, v0000010b30d42f30_87, v0000010b30d42f30_88, v0000010b30d42f30_89, v0000010b30d42f30_90;
v0000010b30d42f30_91 .array/port v0000010b30d42f30, 91;
v0000010b30d42f30_92 .array/port v0000010b30d42f30, 92;
v0000010b30d42f30_93 .array/port v0000010b30d42f30, 93;
v0000010b30d42f30_94 .array/port v0000010b30d42f30, 94;
E_0000010b30b63f30/23 .event anyedge, v0000010b30d42f30_91, v0000010b30d42f30_92, v0000010b30d42f30_93, v0000010b30d42f30_94;
v0000010b30d42f30_95 .array/port v0000010b30d42f30, 95;
v0000010b30d42f30_96 .array/port v0000010b30d42f30, 96;
v0000010b30d42f30_97 .array/port v0000010b30d42f30, 97;
v0000010b30d42f30_98 .array/port v0000010b30d42f30, 98;
E_0000010b30b63f30/24 .event anyedge, v0000010b30d42f30_95, v0000010b30d42f30_96, v0000010b30d42f30_97, v0000010b30d42f30_98;
v0000010b30d42f30_99 .array/port v0000010b30d42f30, 99;
v0000010b30d42f30_100 .array/port v0000010b30d42f30, 100;
v0000010b30d42f30_101 .array/port v0000010b30d42f30, 101;
v0000010b30d42f30_102 .array/port v0000010b30d42f30, 102;
E_0000010b30b63f30/25 .event anyedge, v0000010b30d42f30_99, v0000010b30d42f30_100, v0000010b30d42f30_101, v0000010b30d42f30_102;
v0000010b30d42f30_103 .array/port v0000010b30d42f30, 103;
v0000010b30d42f30_104 .array/port v0000010b30d42f30, 104;
v0000010b30d42f30_105 .array/port v0000010b30d42f30, 105;
v0000010b30d42f30_106 .array/port v0000010b30d42f30, 106;
E_0000010b30b63f30/26 .event anyedge, v0000010b30d42f30_103, v0000010b30d42f30_104, v0000010b30d42f30_105, v0000010b30d42f30_106;
v0000010b30d42f30_107 .array/port v0000010b30d42f30, 107;
v0000010b30d42f30_108 .array/port v0000010b30d42f30, 108;
v0000010b30d42f30_109 .array/port v0000010b30d42f30, 109;
v0000010b30d42f30_110 .array/port v0000010b30d42f30, 110;
E_0000010b30b63f30/27 .event anyedge, v0000010b30d42f30_107, v0000010b30d42f30_108, v0000010b30d42f30_109, v0000010b30d42f30_110;
v0000010b30d42f30_111 .array/port v0000010b30d42f30, 111;
v0000010b30d42f30_112 .array/port v0000010b30d42f30, 112;
v0000010b30d42f30_113 .array/port v0000010b30d42f30, 113;
v0000010b30d42f30_114 .array/port v0000010b30d42f30, 114;
E_0000010b30b63f30/28 .event anyedge, v0000010b30d42f30_111, v0000010b30d42f30_112, v0000010b30d42f30_113, v0000010b30d42f30_114;
v0000010b30d42f30_115 .array/port v0000010b30d42f30, 115;
v0000010b30d42f30_116 .array/port v0000010b30d42f30, 116;
v0000010b30d42f30_117 .array/port v0000010b30d42f30, 117;
v0000010b30d42f30_118 .array/port v0000010b30d42f30, 118;
E_0000010b30b63f30/29 .event anyedge, v0000010b30d42f30_115, v0000010b30d42f30_116, v0000010b30d42f30_117, v0000010b30d42f30_118;
v0000010b30d42f30_119 .array/port v0000010b30d42f30, 119;
v0000010b30d42f30_120 .array/port v0000010b30d42f30, 120;
v0000010b30d42f30_121 .array/port v0000010b30d42f30, 121;
v0000010b30d42f30_122 .array/port v0000010b30d42f30, 122;
E_0000010b30b63f30/30 .event anyedge, v0000010b30d42f30_119, v0000010b30d42f30_120, v0000010b30d42f30_121, v0000010b30d42f30_122;
v0000010b30d42f30_123 .array/port v0000010b30d42f30, 123;
v0000010b30d42f30_124 .array/port v0000010b30d42f30, 124;
v0000010b30d42f30_125 .array/port v0000010b30d42f30, 125;
v0000010b30d42f30_126 .array/port v0000010b30d42f30, 126;
E_0000010b30b63f30/31 .event anyedge, v0000010b30d42f30_123, v0000010b30d42f30_124, v0000010b30d42f30_125, v0000010b30d42f30_126;
v0000010b30d42f30_127 .array/port v0000010b30d42f30, 127;
v0000010b30d42f30_128 .array/port v0000010b30d42f30, 128;
v0000010b30d42f30_129 .array/port v0000010b30d42f30, 129;
v0000010b30d42f30_130 .array/port v0000010b30d42f30, 130;
E_0000010b30b63f30/32 .event anyedge, v0000010b30d42f30_127, v0000010b30d42f30_128, v0000010b30d42f30_129, v0000010b30d42f30_130;
v0000010b30d42f30_131 .array/port v0000010b30d42f30, 131;
v0000010b30d42f30_132 .array/port v0000010b30d42f30, 132;
v0000010b30d42f30_133 .array/port v0000010b30d42f30, 133;
v0000010b30d42f30_134 .array/port v0000010b30d42f30, 134;
E_0000010b30b63f30/33 .event anyedge, v0000010b30d42f30_131, v0000010b30d42f30_132, v0000010b30d42f30_133, v0000010b30d42f30_134;
v0000010b30d42f30_135 .array/port v0000010b30d42f30, 135;
v0000010b30d42f30_136 .array/port v0000010b30d42f30, 136;
v0000010b30d42f30_137 .array/port v0000010b30d42f30, 137;
v0000010b30d42f30_138 .array/port v0000010b30d42f30, 138;
E_0000010b30b63f30/34 .event anyedge, v0000010b30d42f30_135, v0000010b30d42f30_136, v0000010b30d42f30_137, v0000010b30d42f30_138;
v0000010b30d42f30_139 .array/port v0000010b30d42f30, 139;
v0000010b30d42f30_140 .array/port v0000010b30d42f30, 140;
v0000010b30d42f30_141 .array/port v0000010b30d42f30, 141;
v0000010b30d42f30_142 .array/port v0000010b30d42f30, 142;
E_0000010b30b63f30/35 .event anyedge, v0000010b30d42f30_139, v0000010b30d42f30_140, v0000010b30d42f30_141, v0000010b30d42f30_142;
v0000010b30d42f30_143 .array/port v0000010b30d42f30, 143;
v0000010b30d42f30_144 .array/port v0000010b30d42f30, 144;
v0000010b30d42f30_145 .array/port v0000010b30d42f30, 145;
v0000010b30d42f30_146 .array/port v0000010b30d42f30, 146;
E_0000010b30b63f30/36 .event anyedge, v0000010b30d42f30_143, v0000010b30d42f30_144, v0000010b30d42f30_145, v0000010b30d42f30_146;
v0000010b30d42f30_147 .array/port v0000010b30d42f30, 147;
v0000010b30d42f30_148 .array/port v0000010b30d42f30, 148;
v0000010b30d42f30_149 .array/port v0000010b30d42f30, 149;
v0000010b30d42f30_150 .array/port v0000010b30d42f30, 150;
E_0000010b30b63f30/37 .event anyedge, v0000010b30d42f30_147, v0000010b30d42f30_148, v0000010b30d42f30_149, v0000010b30d42f30_150;
v0000010b30d42f30_151 .array/port v0000010b30d42f30, 151;
v0000010b30d42f30_152 .array/port v0000010b30d42f30, 152;
v0000010b30d42f30_153 .array/port v0000010b30d42f30, 153;
v0000010b30d42f30_154 .array/port v0000010b30d42f30, 154;
E_0000010b30b63f30/38 .event anyedge, v0000010b30d42f30_151, v0000010b30d42f30_152, v0000010b30d42f30_153, v0000010b30d42f30_154;
v0000010b30d42f30_155 .array/port v0000010b30d42f30, 155;
v0000010b30d42f30_156 .array/port v0000010b30d42f30, 156;
v0000010b30d42f30_157 .array/port v0000010b30d42f30, 157;
v0000010b30d42f30_158 .array/port v0000010b30d42f30, 158;
E_0000010b30b63f30/39 .event anyedge, v0000010b30d42f30_155, v0000010b30d42f30_156, v0000010b30d42f30_157, v0000010b30d42f30_158;
v0000010b30d42f30_159 .array/port v0000010b30d42f30, 159;
v0000010b30d42f30_160 .array/port v0000010b30d42f30, 160;
v0000010b30d42f30_161 .array/port v0000010b30d42f30, 161;
v0000010b30d42f30_162 .array/port v0000010b30d42f30, 162;
E_0000010b30b63f30/40 .event anyedge, v0000010b30d42f30_159, v0000010b30d42f30_160, v0000010b30d42f30_161, v0000010b30d42f30_162;
v0000010b30d42f30_163 .array/port v0000010b30d42f30, 163;
v0000010b30d42f30_164 .array/port v0000010b30d42f30, 164;
v0000010b30d42f30_165 .array/port v0000010b30d42f30, 165;
v0000010b30d42f30_166 .array/port v0000010b30d42f30, 166;
E_0000010b30b63f30/41 .event anyedge, v0000010b30d42f30_163, v0000010b30d42f30_164, v0000010b30d42f30_165, v0000010b30d42f30_166;
v0000010b30d42f30_167 .array/port v0000010b30d42f30, 167;
v0000010b30d42f30_168 .array/port v0000010b30d42f30, 168;
v0000010b30d42f30_169 .array/port v0000010b30d42f30, 169;
v0000010b30d42f30_170 .array/port v0000010b30d42f30, 170;
E_0000010b30b63f30/42 .event anyedge, v0000010b30d42f30_167, v0000010b30d42f30_168, v0000010b30d42f30_169, v0000010b30d42f30_170;
v0000010b30d42f30_171 .array/port v0000010b30d42f30, 171;
v0000010b30d42f30_172 .array/port v0000010b30d42f30, 172;
v0000010b30d42f30_173 .array/port v0000010b30d42f30, 173;
v0000010b30d42f30_174 .array/port v0000010b30d42f30, 174;
E_0000010b30b63f30/43 .event anyedge, v0000010b30d42f30_171, v0000010b30d42f30_172, v0000010b30d42f30_173, v0000010b30d42f30_174;
v0000010b30d42f30_175 .array/port v0000010b30d42f30, 175;
v0000010b30d42f30_176 .array/port v0000010b30d42f30, 176;
v0000010b30d42f30_177 .array/port v0000010b30d42f30, 177;
v0000010b30d42f30_178 .array/port v0000010b30d42f30, 178;
E_0000010b30b63f30/44 .event anyedge, v0000010b30d42f30_175, v0000010b30d42f30_176, v0000010b30d42f30_177, v0000010b30d42f30_178;
v0000010b30d42f30_179 .array/port v0000010b30d42f30, 179;
v0000010b30d42f30_180 .array/port v0000010b30d42f30, 180;
v0000010b30d42f30_181 .array/port v0000010b30d42f30, 181;
v0000010b30d42f30_182 .array/port v0000010b30d42f30, 182;
E_0000010b30b63f30/45 .event anyedge, v0000010b30d42f30_179, v0000010b30d42f30_180, v0000010b30d42f30_181, v0000010b30d42f30_182;
v0000010b30d42f30_183 .array/port v0000010b30d42f30, 183;
v0000010b30d42f30_184 .array/port v0000010b30d42f30, 184;
v0000010b30d42f30_185 .array/port v0000010b30d42f30, 185;
v0000010b30d42f30_186 .array/port v0000010b30d42f30, 186;
E_0000010b30b63f30/46 .event anyedge, v0000010b30d42f30_183, v0000010b30d42f30_184, v0000010b30d42f30_185, v0000010b30d42f30_186;
v0000010b30d42f30_187 .array/port v0000010b30d42f30, 187;
v0000010b30d42f30_188 .array/port v0000010b30d42f30, 188;
v0000010b30d42f30_189 .array/port v0000010b30d42f30, 189;
v0000010b30d42f30_190 .array/port v0000010b30d42f30, 190;
E_0000010b30b63f30/47 .event anyedge, v0000010b30d42f30_187, v0000010b30d42f30_188, v0000010b30d42f30_189, v0000010b30d42f30_190;
v0000010b30d42f30_191 .array/port v0000010b30d42f30, 191;
v0000010b30d42f30_192 .array/port v0000010b30d42f30, 192;
v0000010b30d42f30_193 .array/port v0000010b30d42f30, 193;
v0000010b30d42f30_194 .array/port v0000010b30d42f30, 194;
E_0000010b30b63f30/48 .event anyedge, v0000010b30d42f30_191, v0000010b30d42f30_192, v0000010b30d42f30_193, v0000010b30d42f30_194;
v0000010b30d42f30_195 .array/port v0000010b30d42f30, 195;
v0000010b30d42f30_196 .array/port v0000010b30d42f30, 196;
v0000010b30d42f30_197 .array/port v0000010b30d42f30, 197;
v0000010b30d42f30_198 .array/port v0000010b30d42f30, 198;
E_0000010b30b63f30/49 .event anyedge, v0000010b30d42f30_195, v0000010b30d42f30_196, v0000010b30d42f30_197, v0000010b30d42f30_198;
v0000010b30d42f30_199 .array/port v0000010b30d42f30, 199;
v0000010b30d42f30_200 .array/port v0000010b30d42f30, 200;
v0000010b30d42f30_201 .array/port v0000010b30d42f30, 201;
v0000010b30d42f30_202 .array/port v0000010b30d42f30, 202;
E_0000010b30b63f30/50 .event anyedge, v0000010b30d42f30_199, v0000010b30d42f30_200, v0000010b30d42f30_201, v0000010b30d42f30_202;
v0000010b30d42f30_203 .array/port v0000010b30d42f30, 203;
v0000010b30d42f30_204 .array/port v0000010b30d42f30, 204;
v0000010b30d42f30_205 .array/port v0000010b30d42f30, 205;
v0000010b30d42f30_206 .array/port v0000010b30d42f30, 206;
E_0000010b30b63f30/51 .event anyedge, v0000010b30d42f30_203, v0000010b30d42f30_204, v0000010b30d42f30_205, v0000010b30d42f30_206;
v0000010b30d42f30_207 .array/port v0000010b30d42f30, 207;
v0000010b30d42f30_208 .array/port v0000010b30d42f30, 208;
v0000010b30d42f30_209 .array/port v0000010b30d42f30, 209;
v0000010b30d42f30_210 .array/port v0000010b30d42f30, 210;
E_0000010b30b63f30/52 .event anyedge, v0000010b30d42f30_207, v0000010b30d42f30_208, v0000010b30d42f30_209, v0000010b30d42f30_210;
v0000010b30d42f30_211 .array/port v0000010b30d42f30, 211;
v0000010b30d42f30_212 .array/port v0000010b30d42f30, 212;
v0000010b30d42f30_213 .array/port v0000010b30d42f30, 213;
v0000010b30d42f30_214 .array/port v0000010b30d42f30, 214;
E_0000010b30b63f30/53 .event anyedge, v0000010b30d42f30_211, v0000010b30d42f30_212, v0000010b30d42f30_213, v0000010b30d42f30_214;
v0000010b30d42f30_215 .array/port v0000010b30d42f30, 215;
v0000010b30d42f30_216 .array/port v0000010b30d42f30, 216;
v0000010b30d42f30_217 .array/port v0000010b30d42f30, 217;
v0000010b30d42f30_218 .array/port v0000010b30d42f30, 218;
E_0000010b30b63f30/54 .event anyedge, v0000010b30d42f30_215, v0000010b30d42f30_216, v0000010b30d42f30_217, v0000010b30d42f30_218;
v0000010b30d42f30_219 .array/port v0000010b30d42f30, 219;
v0000010b30d42f30_220 .array/port v0000010b30d42f30, 220;
v0000010b30d42f30_221 .array/port v0000010b30d42f30, 221;
v0000010b30d42f30_222 .array/port v0000010b30d42f30, 222;
E_0000010b30b63f30/55 .event anyedge, v0000010b30d42f30_219, v0000010b30d42f30_220, v0000010b30d42f30_221, v0000010b30d42f30_222;
v0000010b30d42f30_223 .array/port v0000010b30d42f30, 223;
v0000010b30d42f30_224 .array/port v0000010b30d42f30, 224;
v0000010b30d42f30_225 .array/port v0000010b30d42f30, 225;
v0000010b30d42f30_226 .array/port v0000010b30d42f30, 226;
E_0000010b30b63f30/56 .event anyedge, v0000010b30d42f30_223, v0000010b30d42f30_224, v0000010b30d42f30_225, v0000010b30d42f30_226;
v0000010b30d42f30_227 .array/port v0000010b30d42f30, 227;
v0000010b30d42f30_228 .array/port v0000010b30d42f30, 228;
v0000010b30d42f30_229 .array/port v0000010b30d42f30, 229;
v0000010b30d42f30_230 .array/port v0000010b30d42f30, 230;
E_0000010b30b63f30/57 .event anyedge, v0000010b30d42f30_227, v0000010b30d42f30_228, v0000010b30d42f30_229, v0000010b30d42f30_230;
v0000010b30d42f30_231 .array/port v0000010b30d42f30, 231;
v0000010b30d42f30_232 .array/port v0000010b30d42f30, 232;
v0000010b30d42f30_233 .array/port v0000010b30d42f30, 233;
v0000010b30d42f30_234 .array/port v0000010b30d42f30, 234;
E_0000010b30b63f30/58 .event anyedge, v0000010b30d42f30_231, v0000010b30d42f30_232, v0000010b30d42f30_233, v0000010b30d42f30_234;
v0000010b30d42f30_235 .array/port v0000010b30d42f30, 235;
v0000010b30d42f30_236 .array/port v0000010b30d42f30, 236;
v0000010b30d42f30_237 .array/port v0000010b30d42f30, 237;
v0000010b30d42f30_238 .array/port v0000010b30d42f30, 238;
E_0000010b30b63f30/59 .event anyedge, v0000010b30d42f30_235, v0000010b30d42f30_236, v0000010b30d42f30_237, v0000010b30d42f30_238;
v0000010b30d42f30_239 .array/port v0000010b30d42f30, 239;
v0000010b30d42f30_240 .array/port v0000010b30d42f30, 240;
v0000010b30d42f30_241 .array/port v0000010b30d42f30, 241;
v0000010b30d42f30_242 .array/port v0000010b30d42f30, 242;
E_0000010b30b63f30/60 .event anyedge, v0000010b30d42f30_239, v0000010b30d42f30_240, v0000010b30d42f30_241, v0000010b30d42f30_242;
v0000010b30d42f30_243 .array/port v0000010b30d42f30, 243;
v0000010b30d42f30_244 .array/port v0000010b30d42f30, 244;
v0000010b30d42f30_245 .array/port v0000010b30d42f30, 245;
v0000010b30d42f30_246 .array/port v0000010b30d42f30, 246;
E_0000010b30b63f30/61 .event anyedge, v0000010b30d42f30_243, v0000010b30d42f30_244, v0000010b30d42f30_245, v0000010b30d42f30_246;
v0000010b30d42f30_247 .array/port v0000010b30d42f30, 247;
v0000010b30d42f30_248 .array/port v0000010b30d42f30, 248;
v0000010b30d42f30_249 .array/port v0000010b30d42f30, 249;
v0000010b30d42f30_250 .array/port v0000010b30d42f30, 250;
E_0000010b30b63f30/62 .event anyedge, v0000010b30d42f30_247, v0000010b30d42f30_248, v0000010b30d42f30_249, v0000010b30d42f30_250;
v0000010b30d42f30_251 .array/port v0000010b30d42f30, 251;
v0000010b30d42f30_252 .array/port v0000010b30d42f30, 252;
v0000010b30d42f30_253 .array/port v0000010b30d42f30, 253;
v0000010b30d42f30_254 .array/port v0000010b30d42f30, 254;
E_0000010b30b63f30/63 .event anyedge, v0000010b30d42f30_251, v0000010b30d42f30_252, v0000010b30d42f30_253, v0000010b30d42f30_254;
v0000010b30d42f30_255 .array/port v0000010b30d42f30, 255;
v0000010b30d42f30_256 .array/port v0000010b30d42f30, 256;
v0000010b30d42f30_257 .array/port v0000010b30d42f30, 257;
v0000010b30d42f30_258 .array/port v0000010b30d42f30, 258;
E_0000010b30b63f30/64 .event anyedge, v0000010b30d42f30_255, v0000010b30d42f30_256, v0000010b30d42f30_257, v0000010b30d42f30_258;
v0000010b30d42f30_259 .array/port v0000010b30d42f30, 259;
v0000010b30d42f30_260 .array/port v0000010b30d42f30, 260;
v0000010b30d42f30_261 .array/port v0000010b30d42f30, 261;
v0000010b30d42f30_262 .array/port v0000010b30d42f30, 262;
E_0000010b30b63f30/65 .event anyedge, v0000010b30d42f30_259, v0000010b30d42f30_260, v0000010b30d42f30_261, v0000010b30d42f30_262;
v0000010b30d42f30_263 .array/port v0000010b30d42f30, 263;
v0000010b30d42f30_264 .array/port v0000010b30d42f30, 264;
v0000010b30d42f30_265 .array/port v0000010b30d42f30, 265;
v0000010b30d42f30_266 .array/port v0000010b30d42f30, 266;
E_0000010b30b63f30/66 .event anyedge, v0000010b30d42f30_263, v0000010b30d42f30_264, v0000010b30d42f30_265, v0000010b30d42f30_266;
v0000010b30d42f30_267 .array/port v0000010b30d42f30, 267;
v0000010b30d42f30_268 .array/port v0000010b30d42f30, 268;
v0000010b30d42f30_269 .array/port v0000010b30d42f30, 269;
v0000010b30d42f30_270 .array/port v0000010b30d42f30, 270;
E_0000010b30b63f30/67 .event anyedge, v0000010b30d42f30_267, v0000010b30d42f30_268, v0000010b30d42f30_269, v0000010b30d42f30_270;
v0000010b30d42f30_271 .array/port v0000010b30d42f30, 271;
v0000010b30d42f30_272 .array/port v0000010b30d42f30, 272;
v0000010b30d42f30_273 .array/port v0000010b30d42f30, 273;
v0000010b30d42f30_274 .array/port v0000010b30d42f30, 274;
E_0000010b30b63f30/68 .event anyedge, v0000010b30d42f30_271, v0000010b30d42f30_272, v0000010b30d42f30_273, v0000010b30d42f30_274;
v0000010b30d42f30_275 .array/port v0000010b30d42f30, 275;
v0000010b30d42f30_276 .array/port v0000010b30d42f30, 276;
v0000010b30d42f30_277 .array/port v0000010b30d42f30, 277;
v0000010b30d42f30_278 .array/port v0000010b30d42f30, 278;
E_0000010b30b63f30/69 .event anyedge, v0000010b30d42f30_275, v0000010b30d42f30_276, v0000010b30d42f30_277, v0000010b30d42f30_278;
v0000010b30d42f30_279 .array/port v0000010b30d42f30, 279;
v0000010b30d42f30_280 .array/port v0000010b30d42f30, 280;
v0000010b30d42f30_281 .array/port v0000010b30d42f30, 281;
v0000010b30d42f30_282 .array/port v0000010b30d42f30, 282;
E_0000010b30b63f30/70 .event anyedge, v0000010b30d42f30_279, v0000010b30d42f30_280, v0000010b30d42f30_281, v0000010b30d42f30_282;
v0000010b30d42f30_283 .array/port v0000010b30d42f30, 283;
v0000010b30d42f30_284 .array/port v0000010b30d42f30, 284;
v0000010b30d42f30_285 .array/port v0000010b30d42f30, 285;
v0000010b30d42f30_286 .array/port v0000010b30d42f30, 286;
E_0000010b30b63f30/71 .event anyedge, v0000010b30d42f30_283, v0000010b30d42f30_284, v0000010b30d42f30_285, v0000010b30d42f30_286;
v0000010b30d42f30_287 .array/port v0000010b30d42f30, 287;
v0000010b30d42f30_288 .array/port v0000010b30d42f30, 288;
v0000010b30d42f30_289 .array/port v0000010b30d42f30, 289;
v0000010b30d42f30_290 .array/port v0000010b30d42f30, 290;
E_0000010b30b63f30/72 .event anyedge, v0000010b30d42f30_287, v0000010b30d42f30_288, v0000010b30d42f30_289, v0000010b30d42f30_290;
v0000010b30d42f30_291 .array/port v0000010b30d42f30, 291;
v0000010b30d42f30_292 .array/port v0000010b30d42f30, 292;
v0000010b30d42f30_293 .array/port v0000010b30d42f30, 293;
v0000010b30d42f30_294 .array/port v0000010b30d42f30, 294;
E_0000010b30b63f30/73 .event anyedge, v0000010b30d42f30_291, v0000010b30d42f30_292, v0000010b30d42f30_293, v0000010b30d42f30_294;
v0000010b30d42f30_295 .array/port v0000010b30d42f30, 295;
v0000010b30d42f30_296 .array/port v0000010b30d42f30, 296;
v0000010b30d42f30_297 .array/port v0000010b30d42f30, 297;
v0000010b30d42f30_298 .array/port v0000010b30d42f30, 298;
E_0000010b30b63f30/74 .event anyedge, v0000010b30d42f30_295, v0000010b30d42f30_296, v0000010b30d42f30_297, v0000010b30d42f30_298;
v0000010b30d42f30_299 .array/port v0000010b30d42f30, 299;
v0000010b30d42f30_300 .array/port v0000010b30d42f30, 300;
v0000010b30d42f30_301 .array/port v0000010b30d42f30, 301;
v0000010b30d42f30_302 .array/port v0000010b30d42f30, 302;
E_0000010b30b63f30/75 .event anyedge, v0000010b30d42f30_299, v0000010b30d42f30_300, v0000010b30d42f30_301, v0000010b30d42f30_302;
v0000010b30d42f30_303 .array/port v0000010b30d42f30, 303;
v0000010b30d42f30_304 .array/port v0000010b30d42f30, 304;
v0000010b30d42f30_305 .array/port v0000010b30d42f30, 305;
v0000010b30d42f30_306 .array/port v0000010b30d42f30, 306;
E_0000010b30b63f30/76 .event anyedge, v0000010b30d42f30_303, v0000010b30d42f30_304, v0000010b30d42f30_305, v0000010b30d42f30_306;
v0000010b30d42f30_307 .array/port v0000010b30d42f30, 307;
v0000010b30d42f30_308 .array/port v0000010b30d42f30, 308;
v0000010b30d42f30_309 .array/port v0000010b30d42f30, 309;
v0000010b30d42f30_310 .array/port v0000010b30d42f30, 310;
E_0000010b30b63f30/77 .event anyedge, v0000010b30d42f30_307, v0000010b30d42f30_308, v0000010b30d42f30_309, v0000010b30d42f30_310;
v0000010b30d42f30_311 .array/port v0000010b30d42f30, 311;
v0000010b30d42f30_312 .array/port v0000010b30d42f30, 312;
v0000010b30d42f30_313 .array/port v0000010b30d42f30, 313;
v0000010b30d42f30_314 .array/port v0000010b30d42f30, 314;
E_0000010b30b63f30/78 .event anyedge, v0000010b30d42f30_311, v0000010b30d42f30_312, v0000010b30d42f30_313, v0000010b30d42f30_314;
v0000010b30d42f30_315 .array/port v0000010b30d42f30, 315;
v0000010b30d42f30_316 .array/port v0000010b30d42f30, 316;
v0000010b30d42f30_317 .array/port v0000010b30d42f30, 317;
v0000010b30d42f30_318 .array/port v0000010b30d42f30, 318;
E_0000010b30b63f30/79 .event anyedge, v0000010b30d42f30_315, v0000010b30d42f30_316, v0000010b30d42f30_317, v0000010b30d42f30_318;
v0000010b30d42f30_319 .array/port v0000010b30d42f30, 319;
v0000010b30d42f30_320 .array/port v0000010b30d42f30, 320;
v0000010b30d42f30_321 .array/port v0000010b30d42f30, 321;
v0000010b30d42f30_322 .array/port v0000010b30d42f30, 322;
E_0000010b30b63f30/80 .event anyedge, v0000010b30d42f30_319, v0000010b30d42f30_320, v0000010b30d42f30_321, v0000010b30d42f30_322;
v0000010b30d42f30_323 .array/port v0000010b30d42f30, 323;
v0000010b30d42f30_324 .array/port v0000010b30d42f30, 324;
v0000010b30d42f30_325 .array/port v0000010b30d42f30, 325;
v0000010b30d42f30_326 .array/port v0000010b30d42f30, 326;
E_0000010b30b63f30/81 .event anyedge, v0000010b30d42f30_323, v0000010b30d42f30_324, v0000010b30d42f30_325, v0000010b30d42f30_326;
v0000010b30d42f30_327 .array/port v0000010b30d42f30, 327;
v0000010b30d42f30_328 .array/port v0000010b30d42f30, 328;
v0000010b30d42f30_329 .array/port v0000010b30d42f30, 329;
v0000010b30d42f30_330 .array/port v0000010b30d42f30, 330;
E_0000010b30b63f30/82 .event anyedge, v0000010b30d42f30_327, v0000010b30d42f30_328, v0000010b30d42f30_329, v0000010b30d42f30_330;
v0000010b30d42f30_331 .array/port v0000010b30d42f30, 331;
v0000010b30d42f30_332 .array/port v0000010b30d42f30, 332;
v0000010b30d42f30_333 .array/port v0000010b30d42f30, 333;
v0000010b30d42f30_334 .array/port v0000010b30d42f30, 334;
E_0000010b30b63f30/83 .event anyedge, v0000010b30d42f30_331, v0000010b30d42f30_332, v0000010b30d42f30_333, v0000010b30d42f30_334;
v0000010b30d42f30_335 .array/port v0000010b30d42f30, 335;
v0000010b30d42f30_336 .array/port v0000010b30d42f30, 336;
v0000010b30d42f30_337 .array/port v0000010b30d42f30, 337;
v0000010b30d42f30_338 .array/port v0000010b30d42f30, 338;
E_0000010b30b63f30/84 .event anyedge, v0000010b30d42f30_335, v0000010b30d42f30_336, v0000010b30d42f30_337, v0000010b30d42f30_338;
v0000010b30d42f30_339 .array/port v0000010b30d42f30, 339;
v0000010b30d42f30_340 .array/port v0000010b30d42f30, 340;
v0000010b30d42f30_341 .array/port v0000010b30d42f30, 341;
v0000010b30d42f30_342 .array/port v0000010b30d42f30, 342;
E_0000010b30b63f30/85 .event anyedge, v0000010b30d42f30_339, v0000010b30d42f30_340, v0000010b30d42f30_341, v0000010b30d42f30_342;
v0000010b30d42f30_343 .array/port v0000010b30d42f30, 343;
v0000010b30d42f30_344 .array/port v0000010b30d42f30, 344;
v0000010b30d42f30_345 .array/port v0000010b30d42f30, 345;
v0000010b30d42f30_346 .array/port v0000010b30d42f30, 346;
E_0000010b30b63f30/86 .event anyedge, v0000010b30d42f30_343, v0000010b30d42f30_344, v0000010b30d42f30_345, v0000010b30d42f30_346;
v0000010b30d42f30_347 .array/port v0000010b30d42f30, 347;
v0000010b30d42f30_348 .array/port v0000010b30d42f30, 348;
v0000010b30d42f30_349 .array/port v0000010b30d42f30, 349;
v0000010b30d42f30_350 .array/port v0000010b30d42f30, 350;
E_0000010b30b63f30/87 .event anyedge, v0000010b30d42f30_347, v0000010b30d42f30_348, v0000010b30d42f30_349, v0000010b30d42f30_350;
v0000010b30d42f30_351 .array/port v0000010b30d42f30, 351;
v0000010b30d42f30_352 .array/port v0000010b30d42f30, 352;
v0000010b30d42f30_353 .array/port v0000010b30d42f30, 353;
v0000010b30d42f30_354 .array/port v0000010b30d42f30, 354;
E_0000010b30b63f30/88 .event anyedge, v0000010b30d42f30_351, v0000010b30d42f30_352, v0000010b30d42f30_353, v0000010b30d42f30_354;
v0000010b30d42f30_355 .array/port v0000010b30d42f30, 355;
v0000010b30d42f30_356 .array/port v0000010b30d42f30, 356;
v0000010b30d42f30_357 .array/port v0000010b30d42f30, 357;
v0000010b30d42f30_358 .array/port v0000010b30d42f30, 358;
E_0000010b30b63f30/89 .event anyedge, v0000010b30d42f30_355, v0000010b30d42f30_356, v0000010b30d42f30_357, v0000010b30d42f30_358;
v0000010b30d42f30_359 .array/port v0000010b30d42f30, 359;
v0000010b30d42f30_360 .array/port v0000010b30d42f30, 360;
v0000010b30d42f30_361 .array/port v0000010b30d42f30, 361;
v0000010b30d42f30_362 .array/port v0000010b30d42f30, 362;
E_0000010b30b63f30/90 .event anyedge, v0000010b30d42f30_359, v0000010b30d42f30_360, v0000010b30d42f30_361, v0000010b30d42f30_362;
v0000010b30d42f30_363 .array/port v0000010b30d42f30, 363;
v0000010b30d42f30_364 .array/port v0000010b30d42f30, 364;
v0000010b30d42f30_365 .array/port v0000010b30d42f30, 365;
v0000010b30d42f30_366 .array/port v0000010b30d42f30, 366;
E_0000010b30b63f30/91 .event anyedge, v0000010b30d42f30_363, v0000010b30d42f30_364, v0000010b30d42f30_365, v0000010b30d42f30_366;
v0000010b30d42f30_367 .array/port v0000010b30d42f30, 367;
v0000010b30d42f30_368 .array/port v0000010b30d42f30, 368;
v0000010b30d42f30_369 .array/port v0000010b30d42f30, 369;
v0000010b30d42f30_370 .array/port v0000010b30d42f30, 370;
E_0000010b30b63f30/92 .event anyedge, v0000010b30d42f30_367, v0000010b30d42f30_368, v0000010b30d42f30_369, v0000010b30d42f30_370;
v0000010b30d42f30_371 .array/port v0000010b30d42f30, 371;
v0000010b30d42f30_372 .array/port v0000010b30d42f30, 372;
v0000010b30d42f30_373 .array/port v0000010b30d42f30, 373;
v0000010b30d42f30_374 .array/port v0000010b30d42f30, 374;
E_0000010b30b63f30/93 .event anyedge, v0000010b30d42f30_371, v0000010b30d42f30_372, v0000010b30d42f30_373, v0000010b30d42f30_374;
v0000010b30d42f30_375 .array/port v0000010b30d42f30, 375;
v0000010b30d42f30_376 .array/port v0000010b30d42f30, 376;
v0000010b30d42f30_377 .array/port v0000010b30d42f30, 377;
v0000010b30d42f30_378 .array/port v0000010b30d42f30, 378;
E_0000010b30b63f30/94 .event anyedge, v0000010b30d42f30_375, v0000010b30d42f30_376, v0000010b30d42f30_377, v0000010b30d42f30_378;
v0000010b30d42f30_379 .array/port v0000010b30d42f30, 379;
v0000010b30d42f30_380 .array/port v0000010b30d42f30, 380;
v0000010b30d42f30_381 .array/port v0000010b30d42f30, 381;
v0000010b30d42f30_382 .array/port v0000010b30d42f30, 382;
E_0000010b30b63f30/95 .event anyedge, v0000010b30d42f30_379, v0000010b30d42f30_380, v0000010b30d42f30_381, v0000010b30d42f30_382;
v0000010b30d42f30_383 .array/port v0000010b30d42f30, 383;
v0000010b30d42f30_384 .array/port v0000010b30d42f30, 384;
v0000010b30d42f30_385 .array/port v0000010b30d42f30, 385;
v0000010b30d42f30_386 .array/port v0000010b30d42f30, 386;
E_0000010b30b63f30/96 .event anyedge, v0000010b30d42f30_383, v0000010b30d42f30_384, v0000010b30d42f30_385, v0000010b30d42f30_386;
v0000010b30d42f30_387 .array/port v0000010b30d42f30, 387;
v0000010b30d42f30_388 .array/port v0000010b30d42f30, 388;
v0000010b30d42f30_389 .array/port v0000010b30d42f30, 389;
v0000010b30d42f30_390 .array/port v0000010b30d42f30, 390;
E_0000010b30b63f30/97 .event anyedge, v0000010b30d42f30_387, v0000010b30d42f30_388, v0000010b30d42f30_389, v0000010b30d42f30_390;
v0000010b30d42f30_391 .array/port v0000010b30d42f30, 391;
v0000010b30d42f30_392 .array/port v0000010b30d42f30, 392;
v0000010b30d42f30_393 .array/port v0000010b30d42f30, 393;
v0000010b30d42f30_394 .array/port v0000010b30d42f30, 394;
E_0000010b30b63f30/98 .event anyedge, v0000010b30d42f30_391, v0000010b30d42f30_392, v0000010b30d42f30_393, v0000010b30d42f30_394;
v0000010b30d42f30_395 .array/port v0000010b30d42f30, 395;
v0000010b30d42f30_396 .array/port v0000010b30d42f30, 396;
v0000010b30d42f30_397 .array/port v0000010b30d42f30, 397;
v0000010b30d42f30_398 .array/port v0000010b30d42f30, 398;
E_0000010b30b63f30/99 .event anyedge, v0000010b30d42f30_395, v0000010b30d42f30_396, v0000010b30d42f30_397, v0000010b30d42f30_398;
v0000010b30d42f30_399 .array/port v0000010b30d42f30, 399;
v0000010b30d42f30_400 .array/port v0000010b30d42f30, 400;
v0000010b30d42f30_401 .array/port v0000010b30d42f30, 401;
v0000010b30d42f30_402 .array/port v0000010b30d42f30, 402;
E_0000010b30b63f30/100 .event anyedge, v0000010b30d42f30_399, v0000010b30d42f30_400, v0000010b30d42f30_401, v0000010b30d42f30_402;
v0000010b30d42f30_403 .array/port v0000010b30d42f30, 403;
v0000010b30d42f30_404 .array/port v0000010b30d42f30, 404;
v0000010b30d42f30_405 .array/port v0000010b30d42f30, 405;
v0000010b30d42f30_406 .array/port v0000010b30d42f30, 406;
E_0000010b30b63f30/101 .event anyedge, v0000010b30d42f30_403, v0000010b30d42f30_404, v0000010b30d42f30_405, v0000010b30d42f30_406;
v0000010b30d42f30_407 .array/port v0000010b30d42f30, 407;
v0000010b30d42f30_408 .array/port v0000010b30d42f30, 408;
v0000010b30d42f30_409 .array/port v0000010b30d42f30, 409;
v0000010b30d42f30_410 .array/port v0000010b30d42f30, 410;
E_0000010b30b63f30/102 .event anyedge, v0000010b30d42f30_407, v0000010b30d42f30_408, v0000010b30d42f30_409, v0000010b30d42f30_410;
v0000010b30d42f30_411 .array/port v0000010b30d42f30, 411;
v0000010b30d42f30_412 .array/port v0000010b30d42f30, 412;
v0000010b30d42f30_413 .array/port v0000010b30d42f30, 413;
v0000010b30d42f30_414 .array/port v0000010b30d42f30, 414;
E_0000010b30b63f30/103 .event anyedge, v0000010b30d42f30_411, v0000010b30d42f30_412, v0000010b30d42f30_413, v0000010b30d42f30_414;
v0000010b30d42f30_415 .array/port v0000010b30d42f30, 415;
v0000010b30d42f30_416 .array/port v0000010b30d42f30, 416;
v0000010b30d42f30_417 .array/port v0000010b30d42f30, 417;
v0000010b30d42f30_418 .array/port v0000010b30d42f30, 418;
E_0000010b30b63f30/104 .event anyedge, v0000010b30d42f30_415, v0000010b30d42f30_416, v0000010b30d42f30_417, v0000010b30d42f30_418;
v0000010b30d42f30_419 .array/port v0000010b30d42f30, 419;
v0000010b30d42f30_420 .array/port v0000010b30d42f30, 420;
v0000010b30d42f30_421 .array/port v0000010b30d42f30, 421;
v0000010b30d42f30_422 .array/port v0000010b30d42f30, 422;
E_0000010b30b63f30/105 .event anyedge, v0000010b30d42f30_419, v0000010b30d42f30_420, v0000010b30d42f30_421, v0000010b30d42f30_422;
v0000010b30d42f30_423 .array/port v0000010b30d42f30, 423;
v0000010b30d42f30_424 .array/port v0000010b30d42f30, 424;
v0000010b30d42f30_425 .array/port v0000010b30d42f30, 425;
v0000010b30d42f30_426 .array/port v0000010b30d42f30, 426;
E_0000010b30b63f30/106 .event anyedge, v0000010b30d42f30_423, v0000010b30d42f30_424, v0000010b30d42f30_425, v0000010b30d42f30_426;
v0000010b30d42f30_427 .array/port v0000010b30d42f30, 427;
v0000010b30d42f30_428 .array/port v0000010b30d42f30, 428;
v0000010b30d42f30_429 .array/port v0000010b30d42f30, 429;
v0000010b30d42f30_430 .array/port v0000010b30d42f30, 430;
E_0000010b30b63f30/107 .event anyedge, v0000010b30d42f30_427, v0000010b30d42f30_428, v0000010b30d42f30_429, v0000010b30d42f30_430;
v0000010b30d42f30_431 .array/port v0000010b30d42f30, 431;
v0000010b30d42f30_432 .array/port v0000010b30d42f30, 432;
v0000010b30d42f30_433 .array/port v0000010b30d42f30, 433;
v0000010b30d42f30_434 .array/port v0000010b30d42f30, 434;
E_0000010b30b63f30/108 .event anyedge, v0000010b30d42f30_431, v0000010b30d42f30_432, v0000010b30d42f30_433, v0000010b30d42f30_434;
v0000010b30d42f30_435 .array/port v0000010b30d42f30, 435;
v0000010b30d42f30_436 .array/port v0000010b30d42f30, 436;
v0000010b30d42f30_437 .array/port v0000010b30d42f30, 437;
v0000010b30d42f30_438 .array/port v0000010b30d42f30, 438;
E_0000010b30b63f30/109 .event anyedge, v0000010b30d42f30_435, v0000010b30d42f30_436, v0000010b30d42f30_437, v0000010b30d42f30_438;
v0000010b30d42f30_439 .array/port v0000010b30d42f30, 439;
v0000010b30d42f30_440 .array/port v0000010b30d42f30, 440;
v0000010b30d42f30_441 .array/port v0000010b30d42f30, 441;
v0000010b30d42f30_442 .array/port v0000010b30d42f30, 442;
E_0000010b30b63f30/110 .event anyedge, v0000010b30d42f30_439, v0000010b30d42f30_440, v0000010b30d42f30_441, v0000010b30d42f30_442;
v0000010b30d42f30_443 .array/port v0000010b30d42f30, 443;
v0000010b30d42f30_444 .array/port v0000010b30d42f30, 444;
v0000010b30d42f30_445 .array/port v0000010b30d42f30, 445;
v0000010b30d42f30_446 .array/port v0000010b30d42f30, 446;
E_0000010b30b63f30/111 .event anyedge, v0000010b30d42f30_443, v0000010b30d42f30_444, v0000010b30d42f30_445, v0000010b30d42f30_446;
v0000010b30d42f30_447 .array/port v0000010b30d42f30, 447;
v0000010b30d42f30_448 .array/port v0000010b30d42f30, 448;
v0000010b30d42f30_449 .array/port v0000010b30d42f30, 449;
v0000010b30d42f30_450 .array/port v0000010b30d42f30, 450;
E_0000010b30b63f30/112 .event anyedge, v0000010b30d42f30_447, v0000010b30d42f30_448, v0000010b30d42f30_449, v0000010b30d42f30_450;
v0000010b30d42f30_451 .array/port v0000010b30d42f30, 451;
v0000010b30d42f30_452 .array/port v0000010b30d42f30, 452;
v0000010b30d42f30_453 .array/port v0000010b30d42f30, 453;
v0000010b30d42f30_454 .array/port v0000010b30d42f30, 454;
E_0000010b30b63f30/113 .event anyedge, v0000010b30d42f30_451, v0000010b30d42f30_452, v0000010b30d42f30_453, v0000010b30d42f30_454;
v0000010b30d42f30_455 .array/port v0000010b30d42f30, 455;
v0000010b30d42f30_456 .array/port v0000010b30d42f30, 456;
v0000010b30d42f30_457 .array/port v0000010b30d42f30, 457;
v0000010b30d42f30_458 .array/port v0000010b30d42f30, 458;
E_0000010b30b63f30/114 .event anyedge, v0000010b30d42f30_455, v0000010b30d42f30_456, v0000010b30d42f30_457, v0000010b30d42f30_458;
v0000010b30d42f30_459 .array/port v0000010b30d42f30, 459;
v0000010b30d42f30_460 .array/port v0000010b30d42f30, 460;
v0000010b30d42f30_461 .array/port v0000010b30d42f30, 461;
v0000010b30d42f30_462 .array/port v0000010b30d42f30, 462;
E_0000010b30b63f30/115 .event anyedge, v0000010b30d42f30_459, v0000010b30d42f30_460, v0000010b30d42f30_461, v0000010b30d42f30_462;
v0000010b30d42f30_463 .array/port v0000010b30d42f30, 463;
v0000010b30d42f30_464 .array/port v0000010b30d42f30, 464;
v0000010b30d42f30_465 .array/port v0000010b30d42f30, 465;
v0000010b30d42f30_466 .array/port v0000010b30d42f30, 466;
E_0000010b30b63f30/116 .event anyedge, v0000010b30d42f30_463, v0000010b30d42f30_464, v0000010b30d42f30_465, v0000010b30d42f30_466;
v0000010b30d42f30_467 .array/port v0000010b30d42f30, 467;
v0000010b30d42f30_468 .array/port v0000010b30d42f30, 468;
v0000010b30d42f30_469 .array/port v0000010b30d42f30, 469;
v0000010b30d42f30_470 .array/port v0000010b30d42f30, 470;
E_0000010b30b63f30/117 .event anyedge, v0000010b30d42f30_467, v0000010b30d42f30_468, v0000010b30d42f30_469, v0000010b30d42f30_470;
v0000010b30d42f30_471 .array/port v0000010b30d42f30, 471;
v0000010b30d42f30_472 .array/port v0000010b30d42f30, 472;
v0000010b30d42f30_473 .array/port v0000010b30d42f30, 473;
v0000010b30d42f30_474 .array/port v0000010b30d42f30, 474;
E_0000010b30b63f30/118 .event anyedge, v0000010b30d42f30_471, v0000010b30d42f30_472, v0000010b30d42f30_473, v0000010b30d42f30_474;
v0000010b30d42f30_475 .array/port v0000010b30d42f30, 475;
v0000010b30d42f30_476 .array/port v0000010b30d42f30, 476;
v0000010b30d42f30_477 .array/port v0000010b30d42f30, 477;
v0000010b30d42f30_478 .array/port v0000010b30d42f30, 478;
E_0000010b30b63f30/119 .event anyedge, v0000010b30d42f30_475, v0000010b30d42f30_476, v0000010b30d42f30_477, v0000010b30d42f30_478;
v0000010b30d42f30_479 .array/port v0000010b30d42f30, 479;
v0000010b30d42f30_480 .array/port v0000010b30d42f30, 480;
v0000010b30d42f30_481 .array/port v0000010b30d42f30, 481;
v0000010b30d42f30_482 .array/port v0000010b30d42f30, 482;
E_0000010b30b63f30/120 .event anyedge, v0000010b30d42f30_479, v0000010b30d42f30_480, v0000010b30d42f30_481, v0000010b30d42f30_482;
v0000010b30d42f30_483 .array/port v0000010b30d42f30, 483;
v0000010b30d42f30_484 .array/port v0000010b30d42f30, 484;
v0000010b30d42f30_485 .array/port v0000010b30d42f30, 485;
v0000010b30d42f30_486 .array/port v0000010b30d42f30, 486;
E_0000010b30b63f30/121 .event anyedge, v0000010b30d42f30_483, v0000010b30d42f30_484, v0000010b30d42f30_485, v0000010b30d42f30_486;
v0000010b30d42f30_487 .array/port v0000010b30d42f30, 487;
v0000010b30d42f30_488 .array/port v0000010b30d42f30, 488;
v0000010b30d42f30_489 .array/port v0000010b30d42f30, 489;
v0000010b30d42f30_490 .array/port v0000010b30d42f30, 490;
E_0000010b30b63f30/122 .event anyedge, v0000010b30d42f30_487, v0000010b30d42f30_488, v0000010b30d42f30_489, v0000010b30d42f30_490;
v0000010b30d42f30_491 .array/port v0000010b30d42f30, 491;
v0000010b30d42f30_492 .array/port v0000010b30d42f30, 492;
v0000010b30d42f30_493 .array/port v0000010b30d42f30, 493;
v0000010b30d42f30_494 .array/port v0000010b30d42f30, 494;
E_0000010b30b63f30/123 .event anyedge, v0000010b30d42f30_491, v0000010b30d42f30_492, v0000010b30d42f30_493, v0000010b30d42f30_494;
v0000010b30d42f30_495 .array/port v0000010b30d42f30, 495;
v0000010b30d42f30_496 .array/port v0000010b30d42f30, 496;
v0000010b30d42f30_497 .array/port v0000010b30d42f30, 497;
v0000010b30d42f30_498 .array/port v0000010b30d42f30, 498;
E_0000010b30b63f30/124 .event anyedge, v0000010b30d42f30_495, v0000010b30d42f30_496, v0000010b30d42f30_497, v0000010b30d42f30_498;
v0000010b30d42f30_499 .array/port v0000010b30d42f30, 499;
v0000010b30d42f30_500 .array/port v0000010b30d42f30, 500;
v0000010b30d42f30_501 .array/port v0000010b30d42f30, 501;
v0000010b30d42f30_502 .array/port v0000010b30d42f30, 502;
E_0000010b30b63f30/125 .event anyedge, v0000010b30d42f30_499, v0000010b30d42f30_500, v0000010b30d42f30_501, v0000010b30d42f30_502;
v0000010b30d42f30_503 .array/port v0000010b30d42f30, 503;
v0000010b30d42f30_504 .array/port v0000010b30d42f30, 504;
v0000010b30d42f30_505 .array/port v0000010b30d42f30, 505;
v0000010b30d42f30_506 .array/port v0000010b30d42f30, 506;
E_0000010b30b63f30/126 .event anyedge, v0000010b30d42f30_503, v0000010b30d42f30_504, v0000010b30d42f30_505, v0000010b30d42f30_506;
v0000010b30d42f30_507 .array/port v0000010b30d42f30, 507;
v0000010b30d42f30_508 .array/port v0000010b30d42f30, 508;
v0000010b30d42f30_509 .array/port v0000010b30d42f30, 509;
v0000010b30d42f30_510 .array/port v0000010b30d42f30, 510;
E_0000010b30b63f30/127 .event anyedge, v0000010b30d42f30_507, v0000010b30d42f30_508, v0000010b30d42f30_509, v0000010b30d42f30_510;
v0000010b30d42f30_511 .array/port v0000010b30d42f30, 511;
v0000010b30d42f30_512 .array/port v0000010b30d42f30, 512;
v0000010b30d42f30_513 .array/port v0000010b30d42f30, 513;
v0000010b30d42f30_514 .array/port v0000010b30d42f30, 514;
E_0000010b30b63f30/128 .event anyedge, v0000010b30d42f30_511, v0000010b30d42f30_512, v0000010b30d42f30_513, v0000010b30d42f30_514;
v0000010b30d42f30_515 .array/port v0000010b30d42f30, 515;
v0000010b30d42f30_516 .array/port v0000010b30d42f30, 516;
v0000010b30d42f30_517 .array/port v0000010b30d42f30, 517;
v0000010b30d42f30_518 .array/port v0000010b30d42f30, 518;
E_0000010b30b63f30/129 .event anyedge, v0000010b30d42f30_515, v0000010b30d42f30_516, v0000010b30d42f30_517, v0000010b30d42f30_518;
v0000010b30d42f30_519 .array/port v0000010b30d42f30, 519;
v0000010b30d42f30_520 .array/port v0000010b30d42f30, 520;
v0000010b30d42f30_521 .array/port v0000010b30d42f30, 521;
v0000010b30d42f30_522 .array/port v0000010b30d42f30, 522;
E_0000010b30b63f30/130 .event anyedge, v0000010b30d42f30_519, v0000010b30d42f30_520, v0000010b30d42f30_521, v0000010b30d42f30_522;
v0000010b30d42f30_523 .array/port v0000010b30d42f30, 523;
v0000010b30d42f30_524 .array/port v0000010b30d42f30, 524;
v0000010b30d42f30_525 .array/port v0000010b30d42f30, 525;
v0000010b30d42f30_526 .array/port v0000010b30d42f30, 526;
E_0000010b30b63f30/131 .event anyedge, v0000010b30d42f30_523, v0000010b30d42f30_524, v0000010b30d42f30_525, v0000010b30d42f30_526;
v0000010b30d42f30_527 .array/port v0000010b30d42f30, 527;
v0000010b30d42f30_528 .array/port v0000010b30d42f30, 528;
v0000010b30d42f30_529 .array/port v0000010b30d42f30, 529;
v0000010b30d42f30_530 .array/port v0000010b30d42f30, 530;
E_0000010b30b63f30/132 .event anyedge, v0000010b30d42f30_527, v0000010b30d42f30_528, v0000010b30d42f30_529, v0000010b30d42f30_530;
v0000010b30d42f30_531 .array/port v0000010b30d42f30, 531;
v0000010b30d42f30_532 .array/port v0000010b30d42f30, 532;
v0000010b30d42f30_533 .array/port v0000010b30d42f30, 533;
v0000010b30d42f30_534 .array/port v0000010b30d42f30, 534;
E_0000010b30b63f30/133 .event anyedge, v0000010b30d42f30_531, v0000010b30d42f30_532, v0000010b30d42f30_533, v0000010b30d42f30_534;
v0000010b30d42f30_535 .array/port v0000010b30d42f30, 535;
v0000010b30d42f30_536 .array/port v0000010b30d42f30, 536;
v0000010b30d42f30_537 .array/port v0000010b30d42f30, 537;
v0000010b30d42f30_538 .array/port v0000010b30d42f30, 538;
E_0000010b30b63f30/134 .event anyedge, v0000010b30d42f30_535, v0000010b30d42f30_536, v0000010b30d42f30_537, v0000010b30d42f30_538;
v0000010b30d42f30_539 .array/port v0000010b30d42f30, 539;
v0000010b30d42f30_540 .array/port v0000010b30d42f30, 540;
v0000010b30d42f30_541 .array/port v0000010b30d42f30, 541;
v0000010b30d42f30_542 .array/port v0000010b30d42f30, 542;
E_0000010b30b63f30/135 .event anyedge, v0000010b30d42f30_539, v0000010b30d42f30_540, v0000010b30d42f30_541, v0000010b30d42f30_542;
v0000010b30d42f30_543 .array/port v0000010b30d42f30, 543;
v0000010b30d42f30_544 .array/port v0000010b30d42f30, 544;
v0000010b30d42f30_545 .array/port v0000010b30d42f30, 545;
v0000010b30d42f30_546 .array/port v0000010b30d42f30, 546;
E_0000010b30b63f30/136 .event anyedge, v0000010b30d42f30_543, v0000010b30d42f30_544, v0000010b30d42f30_545, v0000010b30d42f30_546;
v0000010b30d42f30_547 .array/port v0000010b30d42f30, 547;
v0000010b30d42f30_548 .array/port v0000010b30d42f30, 548;
v0000010b30d42f30_549 .array/port v0000010b30d42f30, 549;
v0000010b30d42f30_550 .array/port v0000010b30d42f30, 550;
E_0000010b30b63f30/137 .event anyedge, v0000010b30d42f30_547, v0000010b30d42f30_548, v0000010b30d42f30_549, v0000010b30d42f30_550;
v0000010b30d42f30_551 .array/port v0000010b30d42f30, 551;
v0000010b30d42f30_552 .array/port v0000010b30d42f30, 552;
v0000010b30d42f30_553 .array/port v0000010b30d42f30, 553;
v0000010b30d42f30_554 .array/port v0000010b30d42f30, 554;
E_0000010b30b63f30/138 .event anyedge, v0000010b30d42f30_551, v0000010b30d42f30_552, v0000010b30d42f30_553, v0000010b30d42f30_554;
v0000010b30d42f30_555 .array/port v0000010b30d42f30, 555;
v0000010b30d42f30_556 .array/port v0000010b30d42f30, 556;
v0000010b30d42f30_557 .array/port v0000010b30d42f30, 557;
v0000010b30d42f30_558 .array/port v0000010b30d42f30, 558;
E_0000010b30b63f30/139 .event anyedge, v0000010b30d42f30_555, v0000010b30d42f30_556, v0000010b30d42f30_557, v0000010b30d42f30_558;
v0000010b30d42f30_559 .array/port v0000010b30d42f30, 559;
v0000010b30d42f30_560 .array/port v0000010b30d42f30, 560;
v0000010b30d42f30_561 .array/port v0000010b30d42f30, 561;
v0000010b30d42f30_562 .array/port v0000010b30d42f30, 562;
E_0000010b30b63f30/140 .event anyedge, v0000010b30d42f30_559, v0000010b30d42f30_560, v0000010b30d42f30_561, v0000010b30d42f30_562;
v0000010b30d42f30_563 .array/port v0000010b30d42f30, 563;
v0000010b30d42f30_564 .array/port v0000010b30d42f30, 564;
v0000010b30d42f30_565 .array/port v0000010b30d42f30, 565;
v0000010b30d42f30_566 .array/port v0000010b30d42f30, 566;
E_0000010b30b63f30/141 .event anyedge, v0000010b30d42f30_563, v0000010b30d42f30_564, v0000010b30d42f30_565, v0000010b30d42f30_566;
v0000010b30d42f30_567 .array/port v0000010b30d42f30, 567;
v0000010b30d42f30_568 .array/port v0000010b30d42f30, 568;
v0000010b30d42f30_569 .array/port v0000010b30d42f30, 569;
v0000010b30d42f30_570 .array/port v0000010b30d42f30, 570;
E_0000010b30b63f30/142 .event anyedge, v0000010b30d42f30_567, v0000010b30d42f30_568, v0000010b30d42f30_569, v0000010b30d42f30_570;
v0000010b30d42f30_571 .array/port v0000010b30d42f30, 571;
v0000010b30d42f30_572 .array/port v0000010b30d42f30, 572;
v0000010b30d42f30_573 .array/port v0000010b30d42f30, 573;
v0000010b30d42f30_574 .array/port v0000010b30d42f30, 574;
E_0000010b30b63f30/143 .event anyedge, v0000010b30d42f30_571, v0000010b30d42f30_572, v0000010b30d42f30_573, v0000010b30d42f30_574;
v0000010b30d42f30_575 .array/port v0000010b30d42f30, 575;
v0000010b30d42f30_576 .array/port v0000010b30d42f30, 576;
v0000010b30d42f30_577 .array/port v0000010b30d42f30, 577;
v0000010b30d42f30_578 .array/port v0000010b30d42f30, 578;
E_0000010b30b63f30/144 .event anyedge, v0000010b30d42f30_575, v0000010b30d42f30_576, v0000010b30d42f30_577, v0000010b30d42f30_578;
v0000010b30d42f30_579 .array/port v0000010b30d42f30, 579;
v0000010b30d42f30_580 .array/port v0000010b30d42f30, 580;
v0000010b30d42f30_581 .array/port v0000010b30d42f30, 581;
v0000010b30d42f30_582 .array/port v0000010b30d42f30, 582;
E_0000010b30b63f30/145 .event anyedge, v0000010b30d42f30_579, v0000010b30d42f30_580, v0000010b30d42f30_581, v0000010b30d42f30_582;
v0000010b30d42f30_583 .array/port v0000010b30d42f30, 583;
v0000010b30d42f30_584 .array/port v0000010b30d42f30, 584;
v0000010b30d42f30_585 .array/port v0000010b30d42f30, 585;
v0000010b30d42f30_586 .array/port v0000010b30d42f30, 586;
E_0000010b30b63f30/146 .event anyedge, v0000010b30d42f30_583, v0000010b30d42f30_584, v0000010b30d42f30_585, v0000010b30d42f30_586;
v0000010b30d42f30_587 .array/port v0000010b30d42f30, 587;
v0000010b30d42f30_588 .array/port v0000010b30d42f30, 588;
v0000010b30d42f30_589 .array/port v0000010b30d42f30, 589;
v0000010b30d42f30_590 .array/port v0000010b30d42f30, 590;
E_0000010b30b63f30/147 .event anyedge, v0000010b30d42f30_587, v0000010b30d42f30_588, v0000010b30d42f30_589, v0000010b30d42f30_590;
v0000010b30d42f30_591 .array/port v0000010b30d42f30, 591;
v0000010b30d42f30_592 .array/port v0000010b30d42f30, 592;
v0000010b30d42f30_593 .array/port v0000010b30d42f30, 593;
v0000010b30d42f30_594 .array/port v0000010b30d42f30, 594;
E_0000010b30b63f30/148 .event anyedge, v0000010b30d42f30_591, v0000010b30d42f30_592, v0000010b30d42f30_593, v0000010b30d42f30_594;
v0000010b30d42f30_595 .array/port v0000010b30d42f30, 595;
v0000010b30d42f30_596 .array/port v0000010b30d42f30, 596;
v0000010b30d42f30_597 .array/port v0000010b30d42f30, 597;
v0000010b30d42f30_598 .array/port v0000010b30d42f30, 598;
E_0000010b30b63f30/149 .event anyedge, v0000010b30d42f30_595, v0000010b30d42f30_596, v0000010b30d42f30_597, v0000010b30d42f30_598;
v0000010b30d42f30_599 .array/port v0000010b30d42f30, 599;
v0000010b30d42f30_600 .array/port v0000010b30d42f30, 600;
v0000010b30d42f30_601 .array/port v0000010b30d42f30, 601;
v0000010b30d42f30_602 .array/port v0000010b30d42f30, 602;
E_0000010b30b63f30/150 .event anyedge, v0000010b30d42f30_599, v0000010b30d42f30_600, v0000010b30d42f30_601, v0000010b30d42f30_602;
v0000010b30d42f30_603 .array/port v0000010b30d42f30, 603;
v0000010b30d42f30_604 .array/port v0000010b30d42f30, 604;
v0000010b30d42f30_605 .array/port v0000010b30d42f30, 605;
v0000010b30d42f30_606 .array/port v0000010b30d42f30, 606;
E_0000010b30b63f30/151 .event anyedge, v0000010b30d42f30_603, v0000010b30d42f30_604, v0000010b30d42f30_605, v0000010b30d42f30_606;
v0000010b30d42f30_607 .array/port v0000010b30d42f30, 607;
v0000010b30d42f30_608 .array/port v0000010b30d42f30, 608;
v0000010b30d42f30_609 .array/port v0000010b30d42f30, 609;
v0000010b30d42f30_610 .array/port v0000010b30d42f30, 610;
E_0000010b30b63f30/152 .event anyedge, v0000010b30d42f30_607, v0000010b30d42f30_608, v0000010b30d42f30_609, v0000010b30d42f30_610;
v0000010b30d42f30_611 .array/port v0000010b30d42f30, 611;
v0000010b30d42f30_612 .array/port v0000010b30d42f30, 612;
v0000010b30d42f30_613 .array/port v0000010b30d42f30, 613;
v0000010b30d42f30_614 .array/port v0000010b30d42f30, 614;
E_0000010b30b63f30/153 .event anyedge, v0000010b30d42f30_611, v0000010b30d42f30_612, v0000010b30d42f30_613, v0000010b30d42f30_614;
v0000010b30d42f30_615 .array/port v0000010b30d42f30, 615;
v0000010b30d42f30_616 .array/port v0000010b30d42f30, 616;
v0000010b30d42f30_617 .array/port v0000010b30d42f30, 617;
v0000010b30d42f30_618 .array/port v0000010b30d42f30, 618;
E_0000010b30b63f30/154 .event anyedge, v0000010b30d42f30_615, v0000010b30d42f30_616, v0000010b30d42f30_617, v0000010b30d42f30_618;
v0000010b30d42f30_619 .array/port v0000010b30d42f30, 619;
v0000010b30d42f30_620 .array/port v0000010b30d42f30, 620;
v0000010b30d42f30_621 .array/port v0000010b30d42f30, 621;
v0000010b30d42f30_622 .array/port v0000010b30d42f30, 622;
E_0000010b30b63f30/155 .event anyedge, v0000010b30d42f30_619, v0000010b30d42f30_620, v0000010b30d42f30_621, v0000010b30d42f30_622;
v0000010b30d42f30_623 .array/port v0000010b30d42f30, 623;
v0000010b30d42f30_624 .array/port v0000010b30d42f30, 624;
v0000010b30d42f30_625 .array/port v0000010b30d42f30, 625;
v0000010b30d42f30_626 .array/port v0000010b30d42f30, 626;
E_0000010b30b63f30/156 .event anyedge, v0000010b30d42f30_623, v0000010b30d42f30_624, v0000010b30d42f30_625, v0000010b30d42f30_626;
v0000010b30d42f30_627 .array/port v0000010b30d42f30, 627;
v0000010b30d42f30_628 .array/port v0000010b30d42f30, 628;
v0000010b30d42f30_629 .array/port v0000010b30d42f30, 629;
v0000010b30d42f30_630 .array/port v0000010b30d42f30, 630;
E_0000010b30b63f30/157 .event anyedge, v0000010b30d42f30_627, v0000010b30d42f30_628, v0000010b30d42f30_629, v0000010b30d42f30_630;
v0000010b30d42f30_631 .array/port v0000010b30d42f30, 631;
v0000010b30d42f30_632 .array/port v0000010b30d42f30, 632;
v0000010b30d42f30_633 .array/port v0000010b30d42f30, 633;
v0000010b30d42f30_634 .array/port v0000010b30d42f30, 634;
E_0000010b30b63f30/158 .event anyedge, v0000010b30d42f30_631, v0000010b30d42f30_632, v0000010b30d42f30_633, v0000010b30d42f30_634;
v0000010b30d42f30_635 .array/port v0000010b30d42f30, 635;
v0000010b30d42f30_636 .array/port v0000010b30d42f30, 636;
v0000010b30d42f30_637 .array/port v0000010b30d42f30, 637;
v0000010b30d42f30_638 .array/port v0000010b30d42f30, 638;
E_0000010b30b63f30/159 .event anyedge, v0000010b30d42f30_635, v0000010b30d42f30_636, v0000010b30d42f30_637, v0000010b30d42f30_638;
v0000010b30d42f30_639 .array/port v0000010b30d42f30, 639;
v0000010b30d42f30_640 .array/port v0000010b30d42f30, 640;
v0000010b30d42f30_641 .array/port v0000010b30d42f30, 641;
v0000010b30d42f30_642 .array/port v0000010b30d42f30, 642;
E_0000010b30b63f30/160 .event anyedge, v0000010b30d42f30_639, v0000010b30d42f30_640, v0000010b30d42f30_641, v0000010b30d42f30_642;
v0000010b30d42f30_643 .array/port v0000010b30d42f30, 643;
v0000010b30d42f30_644 .array/port v0000010b30d42f30, 644;
v0000010b30d42f30_645 .array/port v0000010b30d42f30, 645;
v0000010b30d42f30_646 .array/port v0000010b30d42f30, 646;
E_0000010b30b63f30/161 .event anyedge, v0000010b30d42f30_643, v0000010b30d42f30_644, v0000010b30d42f30_645, v0000010b30d42f30_646;
v0000010b30d42f30_647 .array/port v0000010b30d42f30, 647;
v0000010b30d42f30_648 .array/port v0000010b30d42f30, 648;
v0000010b30d42f30_649 .array/port v0000010b30d42f30, 649;
v0000010b30d42f30_650 .array/port v0000010b30d42f30, 650;
E_0000010b30b63f30/162 .event anyedge, v0000010b30d42f30_647, v0000010b30d42f30_648, v0000010b30d42f30_649, v0000010b30d42f30_650;
v0000010b30d42f30_651 .array/port v0000010b30d42f30, 651;
v0000010b30d42f30_652 .array/port v0000010b30d42f30, 652;
v0000010b30d42f30_653 .array/port v0000010b30d42f30, 653;
v0000010b30d42f30_654 .array/port v0000010b30d42f30, 654;
E_0000010b30b63f30/163 .event anyedge, v0000010b30d42f30_651, v0000010b30d42f30_652, v0000010b30d42f30_653, v0000010b30d42f30_654;
v0000010b30d42f30_655 .array/port v0000010b30d42f30, 655;
v0000010b30d42f30_656 .array/port v0000010b30d42f30, 656;
v0000010b30d42f30_657 .array/port v0000010b30d42f30, 657;
v0000010b30d42f30_658 .array/port v0000010b30d42f30, 658;
E_0000010b30b63f30/164 .event anyedge, v0000010b30d42f30_655, v0000010b30d42f30_656, v0000010b30d42f30_657, v0000010b30d42f30_658;
v0000010b30d42f30_659 .array/port v0000010b30d42f30, 659;
v0000010b30d42f30_660 .array/port v0000010b30d42f30, 660;
v0000010b30d42f30_661 .array/port v0000010b30d42f30, 661;
v0000010b30d42f30_662 .array/port v0000010b30d42f30, 662;
E_0000010b30b63f30/165 .event anyedge, v0000010b30d42f30_659, v0000010b30d42f30_660, v0000010b30d42f30_661, v0000010b30d42f30_662;
v0000010b30d42f30_663 .array/port v0000010b30d42f30, 663;
v0000010b30d42f30_664 .array/port v0000010b30d42f30, 664;
v0000010b30d42f30_665 .array/port v0000010b30d42f30, 665;
v0000010b30d42f30_666 .array/port v0000010b30d42f30, 666;
E_0000010b30b63f30/166 .event anyedge, v0000010b30d42f30_663, v0000010b30d42f30_664, v0000010b30d42f30_665, v0000010b30d42f30_666;
v0000010b30d42f30_667 .array/port v0000010b30d42f30, 667;
v0000010b30d42f30_668 .array/port v0000010b30d42f30, 668;
v0000010b30d42f30_669 .array/port v0000010b30d42f30, 669;
v0000010b30d42f30_670 .array/port v0000010b30d42f30, 670;
E_0000010b30b63f30/167 .event anyedge, v0000010b30d42f30_667, v0000010b30d42f30_668, v0000010b30d42f30_669, v0000010b30d42f30_670;
v0000010b30d42f30_671 .array/port v0000010b30d42f30, 671;
v0000010b30d42f30_672 .array/port v0000010b30d42f30, 672;
v0000010b30d42f30_673 .array/port v0000010b30d42f30, 673;
v0000010b30d42f30_674 .array/port v0000010b30d42f30, 674;
E_0000010b30b63f30/168 .event anyedge, v0000010b30d42f30_671, v0000010b30d42f30_672, v0000010b30d42f30_673, v0000010b30d42f30_674;
v0000010b30d42f30_675 .array/port v0000010b30d42f30, 675;
v0000010b30d42f30_676 .array/port v0000010b30d42f30, 676;
v0000010b30d42f30_677 .array/port v0000010b30d42f30, 677;
v0000010b30d42f30_678 .array/port v0000010b30d42f30, 678;
E_0000010b30b63f30/169 .event anyedge, v0000010b30d42f30_675, v0000010b30d42f30_676, v0000010b30d42f30_677, v0000010b30d42f30_678;
v0000010b30d42f30_679 .array/port v0000010b30d42f30, 679;
v0000010b30d42f30_680 .array/port v0000010b30d42f30, 680;
v0000010b30d42f30_681 .array/port v0000010b30d42f30, 681;
v0000010b30d42f30_682 .array/port v0000010b30d42f30, 682;
E_0000010b30b63f30/170 .event anyedge, v0000010b30d42f30_679, v0000010b30d42f30_680, v0000010b30d42f30_681, v0000010b30d42f30_682;
v0000010b30d42f30_683 .array/port v0000010b30d42f30, 683;
v0000010b30d42f30_684 .array/port v0000010b30d42f30, 684;
v0000010b30d42f30_685 .array/port v0000010b30d42f30, 685;
v0000010b30d42f30_686 .array/port v0000010b30d42f30, 686;
E_0000010b30b63f30/171 .event anyedge, v0000010b30d42f30_683, v0000010b30d42f30_684, v0000010b30d42f30_685, v0000010b30d42f30_686;
v0000010b30d42f30_687 .array/port v0000010b30d42f30, 687;
v0000010b30d42f30_688 .array/port v0000010b30d42f30, 688;
v0000010b30d42f30_689 .array/port v0000010b30d42f30, 689;
v0000010b30d42f30_690 .array/port v0000010b30d42f30, 690;
E_0000010b30b63f30/172 .event anyedge, v0000010b30d42f30_687, v0000010b30d42f30_688, v0000010b30d42f30_689, v0000010b30d42f30_690;
v0000010b30d42f30_691 .array/port v0000010b30d42f30, 691;
v0000010b30d42f30_692 .array/port v0000010b30d42f30, 692;
v0000010b30d42f30_693 .array/port v0000010b30d42f30, 693;
v0000010b30d42f30_694 .array/port v0000010b30d42f30, 694;
E_0000010b30b63f30/173 .event anyedge, v0000010b30d42f30_691, v0000010b30d42f30_692, v0000010b30d42f30_693, v0000010b30d42f30_694;
v0000010b30d42f30_695 .array/port v0000010b30d42f30, 695;
v0000010b30d42f30_696 .array/port v0000010b30d42f30, 696;
v0000010b30d42f30_697 .array/port v0000010b30d42f30, 697;
v0000010b30d42f30_698 .array/port v0000010b30d42f30, 698;
E_0000010b30b63f30/174 .event anyedge, v0000010b30d42f30_695, v0000010b30d42f30_696, v0000010b30d42f30_697, v0000010b30d42f30_698;
v0000010b30d42f30_699 .array/port v0000010b30d42f30, 699;
v0000010b30d42f30_700 .array/port v0000010b30d42f30, 700;
v0000010b30d42f30_701 .array/port v0000010b30d42f30, 701;
v0000010b30d42f30_702 .array/port v0000010b30d42f30, 702;
E_0000010b30b63f30/175 .event anyedge, v0000010b30d42f30_699, v0000010b30d42f30_700, v0000010b30d42f30_701, v0000010b30d42f30_702;
v0000010b30d42f30_703 .array/port v0000010b30d42f30, 703;
v0000010b30d42f30_704 .array/port v0000010b30d42f30, 704;
v0000010b30d42f30_705 .array/port v0000010b30d42f30, 705;
v0000010b30d42f30_706 .array/port v0000010b30d42f30, 706;
E_0000010b30b63f30/176 .event anyedge, v0000010b30d42f30_703, v0000010b30d42f30_704, v0000010b30d42f30_705, v0000010b30d42f30_706;
v0000010b30d42f30_707 .array/port v0000010b30d42f30, 707;
v0000010b30d42f30_708 .array/port v0000010b30d42f30, 708;
v0000010b30d42f30_709 .array/port v0000010b30d42f30, 709;
v0000010b30d42f30_710 .array/port v0000010b30d42f30, 710;
E_0000010b30b63f30/177 .event anyedge, v0000010b30d42f30_707, v0000010b30d42f30_708, v0000010b30d42f30_709, v0000010b30d42f30_710;
v0000010b30d42f30_711 .array/port v0000010b30d42f30, 711;
v0000010b30d42f30_712 .array/port v0000010b30d42f30, 712;
v0000010b30d42f30_713 .array/port v0000010b30d42f30, 713;
v0000010b30d42f30_714 .array/port v0000010b30d42f30, 714;
E_0000010b30b63f30/178 .event anyedge, v0000010b30d42f30_711, v0000010b30d42f30_712, v0000010b30d42f30_713, v0000010b30d42f30_714;
v0000010b30d42f30_715 .array/port v0000010b30d42f30, 715;
v0000010b30d42f30_716 .array/port v0000010b30d42f30, 716;
v0000010b30d42f30_717 .array/port v0000010b30d42f30, 717;
v0000010b30d42f30_718 .array/port v0000010b30d42f30, 718;
E_0000010b30b63f30/179 .event anyedge, v0000010b30d42f30_715, v0000010b30d42f30_716, v0000010b30d42f30_717, v0000010b30d42f30_718;
v0000010b30d42f30_719 .array/port v0000010b30d42f30, 719;
v0000010b30d42f30_720 .array/port v0000010b30d42f30, 720;
v0000010b30d42f30_721 .array/port v0000010b30d42f30, 721;
v0000010b30d42f30_722 .array/port v0000010b30d42f30, 722;
E_0000010b30b63f30/180 .event anyedge, v0000010b30d42f30_719, v0000010b30d42f30_720, v0000010b30d42f30_721, v0000010b30d42f30_722;
v0000010b30d42f30_723 .array/port v0000010b30d42f30, 723;
v0000010b30d42f30_724 .array/port v0000010b30d42f30, 724;
v0000010b30d42f30_725 .array/port v0000010b30d42f30, 725;
v0000010b30d42f30_726 .array/port v0000010b30d42f30, 726;
E_0000010b30b63f30/181 .event anyedge, v0000010b30d42f30_723, v0000010b30d42f30_724, v0000010b30d42f30_725, v0000010b30d42f30_726;
v0000010b30d42f30_727 .array/port v0000010b30d42f30, 727;
v0000010b30d42f30_728 .array/port v0000010b30d42f30, 728;
E_0000010b30b63f30/182 .event anyedge, v0000010b30d42f30_727, v0000010b30d42f30_728;
E_0000010b30b63f30 .event/or E_0000010b30b63f30/0, E_0000010b30b63f30/1, E_0000010b30b63f30/2, E_0000010b30b63f30/3, E_0000010b30b63f30/4, E_0000010b30b63f30/5, E_0000010b30b63f30/6, E_0000010b30b63f30/7, E_0000010b30b63f30/8, E_0000010b30b63f30/9, E_0000010b30b63f30/10, E_0000010b30b63f30/11, E_0000010b30b63f30/12, E_0000010b30b63f30/13, E_0000010b30b63f30/14, E_0000010b30b63f30/15, E_0000010b30b63f30/16, E_0000010b30b63f30/17, E_0000010b30b63f30/18, E_0000010b30b63f30/19, E_0000010b30b63f30/20, E_0000010b30b63f30/21, E_0000010b30b63f30/22, E_0000010b30b63f30/23, E_0000010b30b63f30/24, E_0000010b30b63f30/25, E_0000010b30b63f30/26, E_0000010b30b63f30/27, E_0000010b30b63f30/28, E_0000010b30b63f30/29, E_0000010b30b63f30/30, E_0000010b30b63f30/31, E_0000010b30b63f30/32, E_0000010b30b63f30/33, E_0000010b30b63f30/34, E_0000010b30b63f30/35, E_0000010b30b63f30/36, E_0000010b30b63f30/37, E_0000010b30b63f30/38, E_0000010b30b63f30/39, E_0000010b30b63f30/40, E_0000010b30b63f30/41, E_0000010b30b63f30/42, E_0000010b30b63f30/43, E_0000010b30b63f30/44, E_0000010b30b63f30/45, E_0000010b30b63f30/46, E_0000010b30b63f30/47, E_0000010b30b63f30/48, E_0000010b30b63f30/49, E_0000010b30b63f30/50, E_0000010b30b63f30/51, E_0000010b30b63f30/52, E_0000010b30b63f30/53, E_0000010b30b63f30/54, E_0000010b30b63f30/55, E_0000010b30b63f30/56, E_0000010b30b63f30/57, E_0000010b30b63f30/58, E_0000010b30b63f30/59, E_0000010b30b63f30/60, E_0000010b30b63f30/61, E_0000010b30b63f30/62, E_0000010b30b63f30/63, E_0000010b30b63f30/64, E_0000010b30b63f30/65, E_0000010b30b63f30/66, E_0000010b30b63f30/67, E_0000010b30b63f30/68, E_0000010b30b63f30/69, E_0000010b30b63f30/70, E_0000010b30b63f30/71, E_0000010b30b63f30/72, E_0000010b30b63f30/73, E_0000010b30b63f30/74, E_0000010b30b63f30/75, E_0000010b30b63f30/76, E_0000010b30b63f30/77, E_0000010b30b63f30/78, E_0000010b30b63f30/79, E_0000010b30b63f30/80, E_0000010b30b63f30/81, E_0000010b30b63f30/82, E_0000010b30b63f30/83, E_0000010b30b63f30/84, E_0000010b30b63f30/85, E_0000010b30b63f30/86, E_0000010b30b63f30/87, E_0000010b30b63f30/88, E_0000010b30b63f30/89, E_0000010b30b63f30/90, E_0000010b30b63f30/91, E_0000010b30b63f30/92, E_0000010b30b63f30/93, E_0000010b30b63f30/94, E_0000010b30b63f30/95, E_0000010b30b63f30/96, E_0000010b30b63f30/97, E_0000010b30b63f30/98, E_0000010b30b63f30/99, E_0000010b30b63f30/100, E_0000010b30b63f30/101, E_0000010b30b63f30/102, E_0000010b30b63f30/103, E_0000010b30b63f30/104, E_0000010b30b63f30/105, E_0000010b30b63f30/106, E_0000010b30b63f30/107, E_0000010b30b63f30/108, E_0000010b30b63f30/109, E_0000010b30b63f30/110, E_0000010b30b63f30/111, E_0000010b30b63f30/112, E_0000010b30b63f30/113, E_0000010b30b63f30/114, E_0000010b30b63f30/115, E_0000010b30b63f30/116, E_0000010b30b63f30/117, E_0000010b30b63f30/118, E_0000010b30b63f30/119, E_0000010b30b63f30/120, E_0000010b30b63f30/121, E_0000010b30b63f30/122, E_0000010b30b63f30/123, E_0000010b30b63f30/124, E_0000010b30b63f30/125, E_0000010b30b63f30/126, E_0000010b30b63f30/127, E_0000010b30b63f30/128, E_0000010b30b63f30/129, E_0000010b30b63f30/130, E_0000010b30b63f30/131, E_0000010b30b63f30/132, E_0000010b30b63f30/133, E_0000010b30b63f30/134, E_0000010b30b63f30/135, E_0000010b30b63f30/136, E_0000010b30b63f30/137, E_0000010b30b63f30/138, E_0000010b30b63f30/139, E_0000010b30b63f30/140, E_0000010b30b63f30/141, E_0000010b30b63f30/142, E_0000010b30b63f30/143, E_0000010b30b63f30/144, E_0000010b30b63f30/145, E_0000010b30b63f30/146, E_0000010b30b63f30/147, E_0000010b30b63f30/148, E_0000010b30b63f30/149, E_0000010b30b63f30/150, E_0000010b30b63f30/151, E_0000010b30b63f30/152, E_0000010b30b63f30/153, E_0000010b30b63f30/154, E_0000010b30b63f30/155, E_0000010b30b63f30/156, E_0000010b30b63f30/157, E_0000010b30b63f30/158, E_0000010b30b63f30/159, E_0000010b30b63f30/160, E_0000010b30b63f30/161, E_0000010b30b63f30/162, E_0000010b30b63f30/163, E_0000010b30b63f30/164, E_0000010b30b63f30/165, E_0000010b30b63f30/166, E_0000010b30b63f30/167, E_0000010b30b63f30/168, E_0000010b30b63f30/169, E_0000010b30b63f30/170, E_0000010b30b63f30/171, E_0000010b30b63f30/172, E_0000010b30b63f30/173, E_0000010b30b63f30/174, E_0000010b30b63f30/175, E_0000010b30b63f30/176, E_0000010b30b63f30/177, E_0000010b30b63f30/178, E_0000010b30b63f30/179, E_0000010b30b63f30/180, E_0000010b30b63f30/181, E_0000010b30b63f30/182;
v0000010b30d422b0_0 .array/port v0000010b30d422b0, 0;
v0000010b30d422b0_1 .array/port v0000010b30d422b0, 1;
v0000010b30d422b0_2 .array/port v0000010b30d422b0, 2;
E_0000010b30b63fb0/0 .event anyedge, v0000010b30d1b0f0_0, v0000010b30d422b0_0, v0000010b30d422b0_1, v0000010b30d422b0_2;
v0000010b30d422b0_3 .array/port v0000010b30d422b0, 3;
v0000010b30d422b0_4 .array/port v0000010b30d422b0, 4;
v0000010b30d422b0_5 .array/port v0000010b30d422b0, 5;
v0000010b30d422b0_6 .array/port v0000010b30d422b0, 6;
E_0000010b30b63fb0/1 .event anyedge, v0000010b30d422b0_3, v0000010b30d422b0_4, v0000010b30d422b0_5, v0000010b30d422b0_6;
v0000010b30d422b0_7 .array/port v0000010b30d422b0, 7;
v0000010b30d422b0_8 .array/port v0000010b30d422b0, 8;
v0000010b30d422b0_9 .array/port v0000010b30d422b0, 9;
v0000010b30d422b0_10 .array/port v0000010b30d422b0, 10;
E_0000010b30b63fb0/2 .event anyedge, v0000010b30d422b0_7, v0000010b30d422b0_8, v0000010b30d422b0_9, v0000010b30d422b0_10;
v0000010b30d422b0_11 .array/port v0000010b30d422b0, 11;
v0000010b30d422b0_12 .array/port v0000010b30d422b0, 12;
v0000010b30d422b0_13 .array/port v0000010b30d422b0, 13;
v0000010b30d422b0_14 .array/port v0000010b30d422b0, 14;
E_0000010b30b63fb0/3 .event anyedge, v0000010b30d422b0_11, v0000010b30d422b0_12, v0000010b30d422b0_13, v0000010b30d422b0_14;
v0000010b30d422b0_15 .array/port v0000010b30d422b0, 15;
v0000010b30d422b0_16 .array/port v0000010b30d422b0, 16;
v0000010b30d422b0_17 .array/port v0000010b30d422b0, 17;
v0000010b30d422b0_18 .array/port v0000010b30d422b0, 18;
E_0000010b30b63fb0/4 .event anyedge, v0000010b30d422b0_15, v0000010b30d422b0_16, v0000010b30d422b0_17, v0000010b30d422b0_18;
v0000010b30d422b0_19 .array/port v0000010b30d422b0, 19;
v0000010b30d422b0_20 .array/port v0000010b30d422b0, 20;
v0000010b30d422b0_21 .array/port v0000010b30d422b0, 21;
v0000010b30d422b0_22 .array/port v0000010b30d422b0, 22;
E_0000010b30b63fb0/5 .event anyedge, v0000010b30d422b0_19, v0000010b30d422b0_20, v0000010b30d422b0_21, v0000010b30d422b0_22;
v0000010b30d422b0_23 .array/port v0000010b30d422b0, 23;
v0000010b30d422b0_24 .array/port v0000010b30d422b0, 24;
v0000010b30d422b0_25 .array/port v0000010b30d422b0, 25;
v0000010b30d422b0_26 .array/port v0000010b30d422b0, 26;
E_0000010b30b63fb0/6 .event anyedge, v0000010b30d422b0_23, v0000010b30d422b0_24, v0000010b30d422b0_25, v0000010b30d422b0_26;
v0000010b30d422b0_27 .array/port v0000010b30d422b0, 27;
v0000010b30d422b0_28 .array/port v0000010b30d422b0, 28;
v0000010b30d422b0_29 .array/port v0000010b30d422b0, 29;
v0000010b30d422b0_30 .array/port v0000010b30d422b0, 30;
E_0000010b30b63fb0/7 .event anyedge, v0000010b30d422b0_27, v0000010b30d422b0_28, v0000010b30d422b0_29, v0000010b30d422b0_30;
v0000010b30d422b0_31 .array/port v0000010b30d422b0, 31;
v0000010b30d422b0_32 .array/port v0000010b30d422b0, 32;
v0000010b30d422b0_33 .array/port v0000010b30d422b0, 33;
v0000010b30d422b0_34 .array/port v0000010b30d422b0, 34;
E_0000010b30b63fb0/8 .event anyedge, v0000010b30d422b0_31, v0000010b30d422b0_32, v0000010b30d422b0_33, v0000010b30d422b0_34;
v0000010b30d422b0_35 .array/port v0000010b30d422b0, 35;
v0000010b30d422b0_36 .array/port v0000010b30d422b0, 36;
v0000010b30d422b0_37 .array/port v0000010b30d422b0, 37;
v0000010b30d422b0_38 .array/port v0000010b30d422b0, 38;
E_0000010b30b63fb0/9 .event anyedge, v0000010b30d422b0_35, v0000010b30d422b0_36, v0000010b30d422b0_37, v0000010b30d422b0_38;
v0000010b30d422b0_39 .array/port v0000010b30d422b0, 39;
v0000010b30d422b0_40 .array/port v0000010b30d422b0, 40;
v0000010b30d422b0_41 .array/port v0000010b30d422b0, 41;
v0000010b30d422b0_42 .array/port v0000010b30d422b0, 42;
E_0000010b30b63fb0/10 .event anyedge, v0000010b30d422b0_39, v0000010b30d422b0_40, v0000010b30d422b0_41, v0000010b30d422b0_42;
v0000010b30d422b0_43 .array/port v0000010b30d422b0, 43;
v0000010b30d422b0_44 .array/port v0000010b30d422b0, 44;
v0000010b30d422b0_45 .array/port v0000010b30d422b0, 45;
v0000010b30d422b0_46 .array/port v0000010b30d422b0, 46;
E_0000010b30b63fb0/11 .event anyedge, v0000010b30d422b0_43, v0000010b30d422b0_44, v0000010b30d422b0_45, v0000010b30d422b0_46;
v0000010b30d422b0_47 .array/port v0000010b30d422b0, 47;
v0000010b30d422b0_48 .array/port v0000010b30d422b0, 48;
v0000010b30d422b0_49 .array/port v0000010b30d422b0, 49;
v0000010b30d422b0_50 .array/port v0000010b30d422b0, 50;
E_0000010b30b63fb0/12 .event anyedge, v0000010b30d422b0_47, v0000010b30d422b0_48, v0000010b30d422b0_49, v0000010b30d422b0_50;
v0000010b30d422b0_51 .array/port v0000010b30d422b0, 51;
v0000010b30d422b0_52 .array/port v0000010b30d422b0, 52;
v0000010b30d422b0_53 .array/port v0000010b30d422b0, 53;
v0000010b30d422b0_54 .array/port v0000010b30d422b0, 54;
E_0000010b30b63fb0/13 .event anyedge, v0000010b30d422b0_51, v0000010b30d422b0_52, v0000010b30d422b0_53, v0000010b30d422b0_54;
v0000010b30d422b0_55 .array/port v0000010b30d422b0, 55;
v0000010b30d422b0_56 .array/port v0000010b30d422b0, 56;
v0000010b30d422b0_57 .array/port v0000010b30d422b0, 57;
v0000010b30d422b0_58 .array/port v0000010b30d422b0, 58;
E_0000010b30b63fb0/14 .event anyedge, v0000010b30d422b0_55, v0000010b30d422b0_56, v0000010b30d422b0_57, v0000010b30d422b0_58;
v0000010b30d422b0_59 .array/port v0000010b30d422b0, 59;
v0000010b30d422b0_60 .array/port v0000010b30d422b0, 60;
v0000010b30d422b0_61 .array/port v0000010b30d422b0, 61;
v0000010b30d422b0_62 .array/port v0000010b30d422b0, 62;
E_0000010b30b63fb0/15 .event anyedge, v0000010b30d422b0_59, v0000010b30d422b0_60, v0000010b30d422b0_61, v0000010b30d422b0_62;
v0000010b30d422b0_63 .array/port v0000010b30d422b0, 63;
v0000010b30d422b0_64 .array/port v0000010b30d422b0, 64;
v0000010b30d422b0_65 .array/port v0000010b30d422b0, 65;
v0000010b30d422b0_66 .array/port v0000010b30d422b0, 66;
E_0000010b30b63fb0/16 .event anyedge, v0000010b30d422b0_63, v0000010b30d422b0_64, v0000010b30d422b0_65, v0000010b30d422b0_66;
v0000010b30d422b0_67 .array/port v0000010b30d422b0, 67;
v0000010b30d422b0_68 .array/port v0000010b30d422b0, 68;
v0000010b30d422b0_69 .array/port v0000010b30d422b0, 69;
v0000010b30d422b0_70 .array/port v0000010b30d422b0, 70;
E_0000010b30b63fb0/17 .event anyedge, v0000010b30d422b0_67, v0000010b30d422b0_68, v0000010b30d422b0_69, v0000010b30d422b0_70;
v0000010b30d422b0_71 .array/port v0000010b30d422b0, 71;
v0000010b30d422b0_72 .array/port v0000010b30d422b0, 72;
v0000010b30d422b0_73 .array/port v0000010b30d422b0, 73;
v0000010b30d422b0_74 .array/port v0000010b30d422b0, 74;
E_0000010b30b63fb0/18 .event anyedge, v0000010b30d422b0_71, v0000010b30d422b0_72, v0000010b30d422b0_73, v0000010b30d422b0_74;
v0000010b30d422b0_75 .array/port v0000010b30d422b0, 75;
v0000010b30d422b0_76 .array/port v0000010b30d422b0, 76;
v0000010b30d422b0_77 .array/port v0000010b30d422b0, 77;
v0000010b30d422b0_78 .array/port v0000010b30d422b0, 78;
E_0000010b30b63fb0/19 .event anyedge, v0000010b30d422b0_75, v0000010b30d422b0_76, v0000010b30d422b0_77, v0000010b30d422b0_78;
v0000010b30d422b0_79 .array/port v0000010b30d422b0, 79;
v0000010b30d422b0_80 .array/port v0000010b30d422b0, 80;
v0000010b30d422b0_81 .array/port v0000010b30d422b0, 81;
v0000010b30d422b0_82 .array/port v0000010b30d422b0, 82;
E_0000010b30b63fb0/20 .event anyedge, v0000010b30d422b0_79, v0000010b30d422b0_80, v0000010b30d422b0_81, v0000010b30d422b0_82;
v0000010b30d422b0_83 .array/port v0000010b30d422b0, 83;
v0000010b30d422b0_84 .array/port v0000010b30d422b0, 84;
v0000010b30d422b0_85 .array/port v0000010b30d422b0, 85;
v0000010b30d422b0_86 .array/port v0000010b30d422b0, 86;
E_0000010b30b63fb0/21 .event anyedge, v0000010b30d422b0_83, v0000010b30d422b0_84, v0000010b30d422b0_85, v0000010b30d422b0_86;
v0000010b30d422b0_87 .array/port v0000010b30d422b0, 87;
v0000010b30d422b0_88 .array/port v0000010b30d422b0, 88;
v0000010b30d422b0_89 .array/port v0000010b30d422b0, 89;
v0000010b30d422b0_90 .array/port v0000010b30d422b0, 90;
E_0000010b30b63fb0/22 .event anyedge, v0000010b30d422b0_87, v0000010b30d422b0_88, v0000010b30d422b0_89, v0000010b30d422b0_90;
v0000010b30d422b0_91 .array/port v0000010b30d422b0, 91;
v0000010b30d422b0_92 .array/port v0000010b30d422b0, 92;
v0000010b30d422b0_93 .array/port v0000010b30d422b0, 93;
v0000010b30d422b0_94 .array/port v0000010b30d422b0, 94;
E_0000010b30b63fb0/23 .event anyedge, v0000010b30d422b0_91, v0000010b30d422b0_92, v0000010b30d422b0_93, v0000010b30d422b0_94;
v0000010b30d422b0_95 .array/port v0000010b30d422b0, 95;
v0000010b30d422b0_96 .array/port v0000010b30d422b0, 96;
v0000010b30d422b0_97 .array/port v0000010b30d422b0, 97;
v0000010b30d422b0_98 .array/port v0000010b30d422b0, 98;
E_0000010b30b63fb0/24 .event anyedge, v0000010b30d422b0_95, v0000010b30d422b0_96, v0000010b30d422b0_97, v0000010b30d422b0_98;
v0000010b30d422b0_99 .array/port v0000010b30d422b0, 99;
v0000010b30d422b0_100 .array/port v0000010b30d422b0, 100;
v0000010b30d422b0_101 .array/port v0000010b30d422b0, 101;
v0000010b30d422b0_102 .array/port v0000010b30d422b0, 102;
E_0000010b30b63fb0/25 .event anyedge, v0000010b30d422b0_99, v0000010b30d422b0_100, v0000010b30d422b0_101, v0000010b30d422b0_102;
v0000010b30d422b0_103 .array/port v0000010b30d422b0, 103;
v0000010b30d422b0_104 .array/port v0000010b30d422b0, 104;
v0000010b30d422b0_105 .array/port v0000010b30d422b0, 105;
v0000010b30d422b0_106 .array/port v0000010b30d422b0, 106;
E_0000010b30b63fb0/26 .event anyedge, v0000010b30d422b0_103, v0000010b30d422b0_104, v0000010b30d422b0_105, v0000010b30d422b0_106;
v0000010b30d422b0_107 .array/port v0000010b30d422b0, 107;
v0000010b30d422b0_108 .array/port v0000010b30d422b0, 108;
v0000010b30d422b0_109 .array/port v0000010b30d422b0, 109;
v0000010b30d422b0_110 .array/port v0000010b30d422b0, 110;
E_0000010b30b63fb0/27 .event anyedge, v0000010b30d422b0_107, v0000010b30d422b0_108, v0000010b30d422b0_109, v0000010b30d422b0_110;
v0000010b30d422b0_111 .array/port v0000010b30d422b0, 111;
v0000010b30d422b0_112 .array/port v0000010b30d422b0, 112;
v0000010b30d422b0_113 .array/port v0000010b30d422b0, 113;
v0000010b30d422b0_114 .array/port v0000010b30d422b0, 114;
E_0000010b30b63fb0/28 .event anyedge, v0000010b30d422b0_111, v0000010b30d422b0_112, v0000010b30d422b0_113, v0000010b30d422b0_114;
v0000010b30d422b0_115 .array/port v0000010b30d422b0, 115;
v0000010b30d422b0_116 .array/port v0000010b30d422b0, 116;
v0000010b30d422b0_117 .array/port v0000010b30d422b0, 117;
v0000010b30d422b0_118 .array/port v0000010b30d422b0, 118;
E_0000010b30b63fb0/29 .event anyedge, v0000010b30d422b0_115, v0000010b30d422b0_116, v0000010b30d422b0_117, v0000010b30d422b0_118;
v0000010b30d422b0_119 .array/port v0000010b30d422b0, 119;
v0000010b30d422b0_120 .array/port v0000010b30d422b0, 120;
v0000010b30d422b0_121 .array/port v0000010b30d422b0, 121;
v0000010b30d422b0_122 .array/port v0000010b30d422b0, 122;
E_0000010b30b63fb0/30 .event anyedge, v0000010b30d422b0_119, v0000010b30d422b0_120, v0000010b30d422b0_121, v0000010b30d422b0_122;
v0000010b30d422b0_123 .array/port v0000010b30d422b0, 123;
v0000010b30d422b0_124 .array/port v0000010b30d422b0, 124;
v0000010b30d422b0_125 .array/port v0000010b30d422b0, 125;
v0000010b30d422b0_126 .array/port v0000010b30d422b0, 126;
E_0000010b30b63fb0/31 .event anyedge, v0000010b30d422b0_123, v0000010b30d422b0_124, v0000010b30d422b0_125, v0000010b30d422b0_126;
v0000010b30d422b0_127 .array/port v0000010b30d422b0, 127;
v0000010b30d422b0_128 .array/port v0000010b30d422b0, 128;
v0000010b30d422b0_129 .array/port v0000010b30d422b0, 129;
v0000010b30d422b0_130 .array/port v0000010b30d422b0, 130;
E_0000010b30b63fb0/32 .event anyedge, v0000010b30d422b0_127, v0000010b30d422b0_128, v0000010b30d422b0_129, v0000010b30d422b0_130;
v0000010b30d422b0_131 .array/port v0000010b30d422b0, 131;
v0000010b30d422b0_132 .array/port v0000010b30d422b0, 132;
v0000010b30d422b0_133 .array/port v0000010b30d422b0, 133;
v0000010b30d422b0_134 .array/port v0000010b30d422b0, 134;
E_0000010b30b63fb0/33 .event anyedge, v0000010b30d422b0_131, v0000010b30d422b0_132, v0000010b30d422b0_133, v0000010b30d422b0_134;
v0000010b30d422b0_135 .array/port v0000010b30d422b0, 135;
v0000010b30d422b0_136 .array/port v0000010b30d422b0, 136;
v0000010b30d422b0_137 .array/port v0000010b30d422b0, 137;
v0000010b30d422b0_138 .array/port v0000010b30d422b0, 138;
E_0000010b30b63fb0/34 .event anyedge, v0000010b30d422b0_135, v0000010b30d422b0_136, v0000010b30d422b0_137, v0000010b30d422b0_138;
v0000010b30d422b0_139 .array/port v0000010b30d422b0, 139;
v0000010b30d422b0_140 .array/port v0000010b30d422b0, 140;
v0000010b30d422b0_141 .array/port v0000010b30d422b0, 141;
v0000010b30d422b0_142 .array/port v0000010b30d422b0, 142;
E_0000010b30b63fb0/35 .event anyedge, v0000010b30d422b0_139, v0000010b30d422b0_140, v0000010b30d422b0_141, v0000010b30d422b0_142;
v0000010b30d422b0_143 .array/port v0000010b30d422b0, 143;
v0000010b30d422b0_144 .array/port v0000010b30d422b0, 144;
v0000010b30d422b0_145 .array/port v0000010b30d422b0, 145;
v0000010b30d422b0_146 .array/port v0000010b30d422b0, 146;
E_0000010b30b63fb0/36 .event anyedge, v0000010b30d422b0_143, v0000010b30d422b0_144, v0000010b30d422b0_145, v0000010b30d422b0_146;
v0000010b30d422b0_147 .array/port v0000010b30d422b0, 147;
v0000010b30d422b0_148 .array/port v0000010b30d422b0, 148;
v0000010b30d422b0_149 .array/port v0000010b30d422b0, 149;
v0000010b30d422b0_150 .array/port v0000010b30d422b0, 150;
E_0000010b30b63fb0/37 .event anyedge, v0000010b30d422b0_147, v0000010b30d422b0_148, v0000010b30d422b0_149, v0000010b30d422b0_150;
v0000010b30d422b0_151 .array/port v0000010b30d422b0, 151;
v0000010b30d422b0_152 .array/port v0000010b30d422b0, 152;
v0000010b30d422b0_153 .array/port v0000010b30d422b0, 153;
v0000010b30d422b0_154 .array/port v0000010b30d422b0, 154;
E_0000010b30b63fb0/38 .event anyedge, v0000010b30d422b0_151, v0000010b30d422b0_152, v0000010b30d422b0_153, v0000010b30d422b0_154;
v0000010b30d422b0_155 .array/port v0000010b30d422b0, 155;
v0000010b30d422b0_156 .array/port v0000010b30d422b0, 156;
v0000010b30d422b0_157 .array/port v0000010b30d422b0, 157;
v0000010b30d422b0_158 .array/port v0000010b30d422b0, 158;
E_0000010b30b63fb0/39 .event anyedge, v0000010b30d422b0_155, v0000010b30d422b0_156, v0000010b30d422b0_157, v0000010b30d422b0_158;
v0000010b30d422b0_159 .array/port v0000010b30d422b0, 159;
v0000010b30d422b0_160 .array/port v0000010b30d422b0, 160;
v0000010b30d422b0_161 .array/port v0000010b30d422b0, 161;
v0000010b30d422b0_162 .array/port v0000010b30d422b0, 162;
E_0000010b30b63fb0/40 .event anyedge, v0000010b30d422b0_159, v0000010b30d422b0_160, v0000010b30d422b0_161, v0000010b30d422b0_162;
v0000010b30d422b0_163 .array/port v0000010b30d422b0, 163;
v0000010b30d422b0_164 .array/port v0000010b30d422b0, 164;
v0000010b30d422b0_165 .array/port v0000010b30d422b0, 165;
v0000010b30d422b0_166 .array/port v0000010b30d422b0, 166;
E_0000010b30b63fb0/41 .event anyedge, v0000010b30d422b0_163, v0000010b30d422b0_164, v0000010b30d422b0_165, v0000010b30d422b0_166;
v0000010b30d422b0_167 .array/port v0000010b30d422b0, 167;
v0000010b30d422b0_168 .array/port v0000010b30d422b0, 168;
v0000010b30d422b0_169 .array/port v0000010b30d422b0, 169;
v0000010b30d422b0_170 .array/port v0000010b30d422b0, 170;
E_0000010b30b63fb0/42 .event anyedge, v0000010b30d422b0_167, v0000010b30d422b0_168, v0000010b30d422b0_169, v0000010b30d422b0_170;
v0000010b30d422b0_171 .array/port v0000010b30d422b0, 171;
v0000010b30d422b0_172 .array/port v0000010b30d422b0, 172;
v0000010b30d422b0_173 .array/port v0000010b30d422b0, 173;
v0000010b30d422b0_174 .array/port v0000010b30d422b0, 174;
E_0000010b30b63fb0/43 .event anyedge, v0000010b30d422b0_171, v0000010b30d422b0_172, v0000010b30d422b0_173, v0000010b30d422b0_174;
v0000010b30d422b0_175 .array/port v0000010b30d422b0, 175;
v0000010b30d422b0_176 .array/port v0000010b30d422b0, 176;
v0000010b30d422b0_177 .array/port v0000010b30d422b0, 177;
v0000010b30d422b0_178 .array/port v0000010b30d422b0, 178;
E_0000010b30b63fb0/44 .event anyedge, v0000010b30d422b0_175, v0000010b30d422b0_176, v0000010b30d422b0_177, v0000010b30d422b0_178;
v0000010b30d422b0_179 .array/port v0000010b30d422b0, 179;
v0000010b30d422b0_180 .array/port v0000010b30d422b0, 180;
v0000010b30d422b0_181 .array/port v0000010b30d422b0, 181;
v0000010b30d422b0_182 .array/port v0000010b30d422b0, 182;
E_0000010b30b63fb0/45 .event anyedge, v0000010b30d422b0_179, v0000010b30d422b0_180, v0000010b30d422b0_181, v0000010b30d422b0_182;
v0000010b30d422b0_183 .array/port v0000010b30d422b0, 183;
v0000010b30d422b0_184 .array/port v0000010b30d422b0, 184;
v0000010b30d422b0_185 .array/port v0000010b30d422b0, 185;
v0000010b30d422b0_186 .array/port v0000010b30d422b0, 186;
E_0000010b30b63fb0/46 .event anyedge, v0000010b30d422b0_183, v0000010b30d422b0_184, v0000010b30d422b0_185, v0000010b30d422b0_186;
v0000010b30d422b0_187 .array/port v0000010b30d422b0, 187;
v0000010b30d422b0_188 .array/port v0000010b30d422b0, 188;
v0000010b30d422b0_189 .array/port v0000010b30d422b0, 189;
v0000010b30d422b0_190 .array/port v0000010b30d422b0, 190;
E_0000010b30b63fb0/47 .event anyedge, v0000010b30d422b0_187, v0000010b30d422b0_188, v0000010b30d422b0_189, v0000010b30d422b0_190;
v0000010b30d422b0_191 .array/port v0000010b30d422b0, 191;
v0000010b30d422b0_192 .array/port v0000010b30d422b0, 192;
v0000010b30d422b0_193 .array/port v0000010b30d422b0, 193;
v0000010b30d422b0_194 .array/port v0000010b30d422b0, 194;
E_0000010b30b63fb0/48 .event anyedge, v0000010b30d422b0_191, v0000010b30d422b0_192, v0000010b30d422b0_193, v0000010b30d422b0_194;
v0000010b30d422b0_195 .array/port v0000010b30d422b0, 195;
v0000010b30d422b0_196 .array/port v0000010b30d422b0, 196;
v0000010b30d422b0_197 .array/port v0000010b30d422b0, 197;
v0000010b30d422b0_198 .array/port v0000010b30d422b0, 198;
E_0000010b30b63fb0/49 .event anyedge, v0000010b30d422b0_195, v0000010b30d422b0_196, v0000010b30d422b0_197, v0000010b30d422b0_198;
v0000010b30d422b0_199 .array/port v0000010b30d422b0, 199;
v0000010b30d422b0_200 .array/port v0000010b30d422b0, 200;
v0000010b30d422b0_201 .array/port v0000010b30d422b0, 201;
v0000010b30d422b0_202 .array/port v0000010b30d422b0, 202;
E_0000010b30b63fb0/50 .event anyedge, v0000010b30d422b0_199, v0000010b30d422b0_200, v0000010b30d422b0_201, v0000010b30d422b0_202;
v0000010b30d422b0_203 .array/port v0000010b30d422b0, 203;
v0000010b30d422b0_204 .array/port v0000010b30d422b0, 204;
v0000010b30d422b0_205 .array/port v0000010b30d422b0, 205;
v0000010b30d422b0_206 .array/port v0000010b30d422b0, 206;
E_0000010b30b63fb0/51 .event anyedge, v0000010b30d422b0_203, v0000010b30d422b0_204, v0000010b30d422b0_205, v0000010b30d422b0_206;
v0000010b30d422b0_207 .array/port v0000010b30d422b0, 207;
v0000010b30d422b0_208 .array/port v0000010b30d422b0, 208;
v0000010b30d422b0_209 .array/port v0000010b30d422b0, 209;
v0000010b30d422b0_210 .array/port v0000010b30d422b0, 210;
E_0000010b30b63fb0/52 .event anyedge, v0000010b30d422b0_207, v0000010b30d422b0_208, v0000010b30d422b0_209, v0000010b30d422b0_210;
v0000010b30d422b0_211 .array/port v0000010b30d422b0, 211;
v0000010b30d422b0_212 .array/port v0000010b30d422b0, 212;
v0000010b30d422b0_213 .array/port v0000010b30d422b0, 213;
v0000010b30d422b0_214 .array/port v0000010b30d422b0, 214;
E_0000010b30b63fb0/53 .event anyedge, v0000010b30d422b0_211, v0000010b30d422b0_212, v0000010b30d422b0_213, v0000010b30d422b0_214;
v0000010b30d422b0_215 .array/port v0000010b30d422b0, 215;
v0000010b30d422b0_216 .array/port v0000010b30d422b0, 216;
v0000010b30d422b0_217 .array/port v0000010b30d422b0, 217;
v0000010b30d422b0_218 .array/port v0000010b30d422b0, 218;
E_0000010b30b63fb0/54 .event anyedge, v0000010b30d422b0_215, v0000010b30d422b0_216, v0000010b30d422b0_217, v0000010b30d422b0_218;
v0000010b30d422b0_219 .array/port v0000010b30d422b0, 219;
v0000010b30d422b0_220 .array/port v0000010b30d422b0, 220;
v0000010b30d422b0_221 .array/port v0000010b30d422b0, 221;
v0000010b30d422b0_222 .array/port v0000010b30d422b0, 222;
E_0000010b30b63fb0/55 .event anyedge, v0000010b30d422b0_219, v0000010b30d422b0_220, v0000010b30d422b0_221, v0000010b30d422b0_222;
v0000010b30d422b0_223 .array/port v0000010b30d422b0, 223;
v0000010b30d422b0_224 .array/port v0000010b30d422b0, 224;
v0000010b30d422b0_225 .array/port v0000010b30d422b0, 225;
v0000010b30d422b0_226 .array/port v0000010b30d422b0, 226;
E_0000010b30b63fb0/56 .event anyedge, v0000010b30d422b0_223, v0000010b30d422b0_224, v0000010b30d422b0_225, v0000010b30d422b0_226;
v0000010b30d422b0_227 .array/port v0000010b30d422b0, 227;
v0000010b30d422b0_228 .array/port v0000010b30d422b0, 228;
v0000010b30d422b0_229 .array/port v0000010b30d422b0, 229;
v0000010b30d422b0_230 .array/port v0000010b30d422b0, 230;
E_0000010b30b63fb0/57 .event anyedge, v0000010b30d422b0_227, v0000010b30d422b0_228, v0000010b30d422b0_229, v0000010b30d422b0_230;
v0000010b30d422b0_231 .array/port v0000010b30d422b0, 231;
v0000010b30d422b0_232 .array/port v0000010b30d422b0, 232;
v0000010b30d422b0_233 .array/port v0000010b30d422b0, 233;
v0000010b30d422b0_234 .array/port v0000010b30d422b0, 234;
E_0000010b30b63fb0/58 .event anyedge, v0000010b30d422b0_231, v0000010b30d422b0_232, v0000010b30d422b0_233, v0000010b30d422b0_234;
v0000010b30d422b0_235 .array/port v0000010b30d422b0, 235;
v0000010b30d422b0_236 .array/port v0000010b30d422b0, 236;
v0000010b30d422b0_237 .array/port v0000010b30d422b0, 237;
v0000010b30d422b0_238 .array/port v0000010b30d422b0, 238;
E_0000010b30b63fb0/59 .event anyedge, v0000010b30d422b0_235, v0000010b30d422b0_236, v0000010b30d422b0_237, v0000010b30d422b0_238;
v0000010b30d422b0_239 .array/port v0000010b30d422b0, 239;
v0000010b30d422b0_240 .array/port v0000010b30d422b0, 240;
v0000010b30d422b0_241 .array/port v0000010b30d422b0, 241;
v0000010b30d422b0_242 .array/port v0000010b30d422b0, 242;
E_0000010b30b63fb0/60 .event anyedge, v0000010b30d422b0_239, v0000010b30d422b0_240, v0000010b30d422b0_241, v0000010b30d422b0_242;
E_0000010b30b63fb0 .event/or E_0000010b30b63fb0/0, E_0000010b30b63fb0/1, E_0000010b30b63fb0/2, E_0000010b30b63fb0/3, E_0000010b30b63fb0/4, E_0000010b30b63fb0/5, E_0000010b30b63fb0/6, E_0000010b30b63fb0/7, E_0000010b30b63fb0/8, E_0000010b30b63fb0/9, E_0000010b30b63fb0/10, E_0000010b30b63fb0/11, E_0000010b30b63fb0/12, E_0000010b30b63fb0/13, E_0000010b30b63fb0/14, E_0000010b30b63fb0/15, E_0000010b30b63fb0/16, E_0000010b30b63fb0/17, E_0000010b30b63fb0/18, E_0000010b30b63fb0/19, E_0000010b30b63fb0/20, E_0000010b30b63fb0/21, E_0000010b30b63fb0/22, E_0000010b30b63fb0/23, E_0000010b30b63fb0/24, E_0000010b30b63fb0/25, E_0000010b30b63fb0/26, E_0000010b30b63fb0/27, E_0000010b30b63fb0/28, E_0000010b30b63fb0/29, E_0000010b30b63fb0/30, E_0000010b30b63fb0/31, E_0000010b30b63fb0/32, E_0000010b30b63fb0/33, E_0000010b30b63fb0/34, E_0000010b30b63fb0/35, E_0000010b30b63fb0/36, E_0000010b30b63fb0/37, E_0000010b30b63fb0/38, E_0000010b30b63fb0/39, E_0000010b30b63fb0/40, E_0000010b30b63fb0/41, E_0000010b30b63fb0/42, E_0000010b30b63fb0/43, E_0000010b30b63fb0/44, E_0000010b30b63fb0/45, E_0000010b30b63fb0/46, E_0000010b30b63fb0/47, E_0000010b30b63fb0/48, E_0000010b30b63fb0/49, E_0000010b30b63fb0/50, E_0000010b30b63fb0/51, E_0000010b30b63fb0/52, E_0000010b30b63fb0/53, E_0000010b30b63fb0/54, E_0000010b30b63fb0/55, E_0000010b30b63fb0/56, E_0000010b30b63fb0/57, E_0000010b30b63fb0/58, E_0000010b30b63fb0/59, E_0000010b30b63fb0/60;
S_0000010b30675ea0 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 4 201, 4 201 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30c59560_0 .var/2s "i", 31 0;
S_0000010b30605830 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 4 200, 4 200 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30c597e0_0 .var/2s "i", 31 0;
S_0000010b306059c0 .scope begin, "$unm_blk_103" "$unm_blk_103" 4 81, 4 81 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30c58700_0 .var/2s "idx", 31 0;
S_0000010b30c74f90 .scope begin, "$unm_blk_104" "$unm_blk_104" 4 99, 4 99 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30c591a0_0 .var/2s "idx", 31 0;
S_0000010b30c755d0 .scope begin, "$unm_blk_106" "$unm_blk_106" 4 108, 4 108 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30c59600_0 .var/2s "idx", 31 0;
S_0000010b30c74c70 .scope module, "dut" "ternary_cpu" 4 58, 5 11 0, S_0000010b30619960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "imem_addr";
    .port_info 3 /INPUT 36 "imem_data";
    .port_info 4 /OUTPUT 18 "dmem_addr";
    .port_info 5 /OUTPUT 54 "dmem_wdata";
    .port_info 6 /INPUT 54 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
    .port_info 9 /OUTPUT 1 "halted";
    .port_info 10 /OUTPUT 16 "pc_out";
    .port_info 11 /OUTPUT 1 "valid_out_a";
    .port_info 12 /OUTPUT 1 "valid_out_b";
    .port_info 13 /OUTPUT 2 "ipc_out";
    .port_info 14 /INPUT 4 "dbg_reg_idx";
    .port_info 15 /OUTPUT 54 "dbg_reg_data";
    .port_info 16 /OUTPUT 1 "stall_out";
    .port_info 17 /OUTPUT 1 "fwd_a_out";
    .port_info 18 /OUTPUT 1 "fwd_b_out";
P_0000010b30b635f0 .param/l "TRIT_WIDTH" 0 5 14, +C4<00000000000000000000000000011011>;
L_0000010b30c65120 .functor BUFZ 16, v0000010b30d1b870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000010b30c64080 .functor AND 1, v0000010b30d19930_0, v0000010b30d19d90_0, C4<1>, C4<1>;
L_0000010b30c63f30 .functor AND 1, L_0000010b30c64080, L_0000010b30e59290, C4<1>, C4<1>;
L_0000010b30c65430 .functor BUFZ 16, v0000010b30d1b870_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000010b30c642b0 .functor AND 1, v0000010b30d26810_0, L_0000010b30e59b50, C4<1>, C4<1>;
L_0000010b30c63ad0 .functor AND 1, L_0000010b30c642b0, L_0000010b30e5a230, C4<1>, C4<1>;
L_0000010b30c64940 .functor AND 1, v0000010b30d26810_0, L_0000010b30e587f0, C4<1>, C4<1>;
L_0000010b30c638a0 .functor AND 1, L_0000010b30c64940, L_0000010b30e5a190, C4<1>, C4<1>;
L_0000010b30c64010 .functor AND 1, L_0000010b30c638a0, L_0000010b30e59010, C4<1>, C4<1>;
L_0000010b30c64160 .functor OR 1, L_0000010b30c63ad0, L_0000010b30c64010, C4<0>, C4<0>;
L_0000010b30c64400 .functor AND 1, L_0000010b30c64160, v0000010b30d19930_0, C4<1>, C4<1>;
L_0000010b30c64ef0 .functor AND 1, L_0000010b30c64400, v0000010b30d19d90_0, C4<1>, C4<1>;
L_0000010b30c650b0 .functor OR 1, v0000010b30d24e70_0, v0000010b30d257d0_0, C4<0>, C4<0>;
L_0000010b30c63910 .functor OR 1, v0000010b30d29a10_0, v0000010b30d29fb0_0, C4<0>, C4<0>;
L_0000010b30c64f60 .functor AND 1, L_0000010b30c650b0, L_0000010b30c63910, C4<1>, C4<1>;
L_0000010b30c640f0 .functor AND 1, L_0000010b30c64f60, v0000010b30d19930_0, C4<1>, C4<1>;
L_0000010b30c63a60 .functor AND 1, L_0000010b30c640f0, v0000010b30d19d90_0, C4<1>, C4<1>;
L_0000010b30c63bb0 .functor OR 1, L_0000010b30c64ef0, L_0000010b30c63a60, C4<0>, C4<0>;
L_0000010b30c66380 .functor AND 1, v0000010b30d17db0_0, v0000010b30d18fd0_0, C4<1>, C4<1>;
L_0000010b30c66a10 .functor AND 1, v0000010b30d18df0_0, v0000010b30d18f30_0, C4<1>, C4<1>;
L_0000010b30c65cf0 .functor AND 1, v0000010b30d17bd0_0, v0000010b30d1ab50_0, C4<1>, C4<1>;
L_0000010b30c66af0 .functor XOR 1, v0000010b30d19bb0_0, v0000010b30d427b0_0, C4<0>, C4<0>;
L_0000010b30c65a50 .functor AND 1, L_0000010b30c65cf0, L_0000010b30c66af0, C4<1>, C4<1>;
L_0000010b30c65e40 .functor AND 1, v0000010b30d194d0_0, v0000010b30d1b9b0_0, C4<1>, C4<1>;
L_0000010b30c65eb0 .functor XOR 1, v0000010b30d1b550_0, v0000010b30d42850_0, C4<0>, C4<0>;
L_0000010b30c66230 .functor AND 1, L_0000010b30c65e40, L_0000010b30c65eb0, C4<1>, C4<1>;
L_0000010b30c65c10 .functor OR 1, v0000010b30d18990_0, v0000010b30d1b4b0_0, C4<0>, C4<0>;
L_0000010b30c66fc0 .functor AND 1, v0000010b30d1b4b0_0, v0000010b30d1ab50_0, C4<1>, C4<1>;
L_0000010b30c65ac0 .functor AND 1, v0000010b30d1aa10_0, v0000010b30d1b9b0_0, C4<1>, C4<1>;
L_0000010b30c657b0 .functor AND 1, L_0000010b30c65ac0, L_0000010b30ed37c0, C4<1>, C4<1>;
L_0000010b30c662a0 .functor OR 1, L_0000010b30c66fc0, L_0000010b30c657b0, C4<0>, C4<0>;
L_0000010b30c65b30 .functor AND 1, v0000010b30d18990_0, v0000010b30d1ab50_0, C4<1>, C4<1>;
L_0000010b30c66f50 .functor AND 1, v0000010b30d19610_0, v0000010b30d1b9b0_0, C4<1>, C4<1>;
L_0000010b30c65f20 .functor AND 1, L_0000010b30c66f50, L_0000010b30ed39a0, C4<1>, C4<1>;
L_0000010b30c668c0 .functor OR 1, L_0000010b30c65b30, L_0000010b30c65f20, C4<0>, C4<0>;
L_0000010b30c67810 .functor BUFZ 1, L_0000010b30c66c40, C4<0>, C4<0>, C4<0>;
L_0000010b30c675e0 .functor OR 1, L_0000010b30ed6240, L_0000010b30ed62e0, C4<0>, C4<0>;
L_0000010b30c67dc0 .functor OR 1, L_0000010b30ed5980, L_0000010b30ed70a0, C4<0>, C4<0>;
L_0000010b30c67e30 .functor BUFZ 1, v0000010b30d18fd0_0, C4<0>, C4<0>, C4<0>;
L_0000010b30c67880 .functor BUFZ 1, v0000010b30d18f30_0, C4<0>, C4<0>, C4<0>;
L_0000010b30c67ea0 .functor BUFZ 1, v0000010b30d187b0_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e67e08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d2fcd0_0 .net/2u *"_ivl_10", 1 0, L_0000010b30e67e08;  1 drivers
v0000010b30d32b10_0 .net *"_ivl_101", 0 0, L_0000010b30e59b50;  1 drivers
v0000010b30d33bf0_0 .net *"_ivl_103", 0 0, L_0000010b30c642b0;  1 drivers
v0000010b30d33d30_0 .net *"_ivl_105", 0 0, L_0000010b30e5a0f0;  1 drivers
v0000010b30d34230_0 .net *"_ivl_107", 0 0, L_0000010b30e5a230;  1 drivers
v0000010b30d34eb0_0 .net *"_ivl_111", 0 0, L_0000010b30e587f0;  1 drivers
v0000010b30d32ed0_0 .net *"_ivl_113", 0 0, L_0000010b30c64940;  1 drivers
v0000010b30d32bb0_0 .net *"_ivl_115", 0 0, L_0000010b30e5a190;  1 drivers
v0000010b30d34f50_0 .net *"_ivl_117", 0 0, L_0000010b30c638a0;  1 drivers
v0000010b30d32c50_0 .net *"_ivl_119", 0 0, L_0000010b30e5a4b0;  1 drivers
v0000010b30d347d0_0 .net *"_ivl_121", 0 0, L_0000010b30e59010;  1 drivers
v0000010b30d33330_0 .net *"_ivl_125", 0 0, L_0000010b30c64160;  1 drivers
v0000010b30d335b0_0 .net *"_ivl_127", 0 0, L_0000010b30c64400;  1 drivers
v0000010b30d33dd0_0 .net *"_ivl_131", 0 0, L_0000010b30c650b0;  1 drivers
v0000010b30d34410_0 .net *"_ivl_133", 0 0, L_0000010b30c63910;  1 drivers
v0000010b30d336f0_0 .net *"_ivl_135", 0 0, L_0000010b30c64f60;  1 drivers
v0000010b30d33e70_0 .net *"_ivl_137", 0 0, L_0000010b30c640f0;  1 drivers
L_0000010b30e67e50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34050_0 .net/2u *"_ivl_14", 1 0, L_0000010b30e67e50;  1 drivers
v0000010b30d33ab0_0 .net *"_ivl_157", 0 0, L_0000010b30c65cf0;  1 drivers
v0000010b30d34690_0 .net *"_ivl_158", 0 0, L_0000010b30c66af0;  1 drivers
v0000010b30d33290_0 .net *"_ivl_163", 0 0, L_0000010b30c65e40;  1 drivers
v0000010b30d34870_0 .net *"_ivl_164", 0 0, L_0000010b30c65eb0;  1 drivers
v0000010b30d345f0_0 .net *"_ivl_169", 0 0, L_0000010b30c65c10;  1 drivers
v0000010b30d35090_0 .net *"_ivl_171", 17 0, L_0000010b30ed3400;  1 drivers
v0000010b30d33f10_0 .net *"_ivl_173", 17 0, L_0000010b30ed3540;  1 drivers
v0000010b30d34910_0 .net *"_ivl_179", 0 0, L_0000010b30c66fc0;  1 drivers
L_0000010b30e67e98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34730_0 .net/2u *"_ivl_18", 1 0, L_0000010b30e67e98;  1 drivers
v0000010b30d33650_0 .net *"_ivl_181", 0 0, L_0000010b30c65ac0;  1 drivers
v0000010b30d33470_0 .net *"_ivl_183", 0 0, L_0000010b30ed37c0;  1 drivers
v0000010b30d32a70_0 .net *"_ivl_185", 0 0, L_0000010b30c657b0;  1 drivers
v0000010b30d32f70_0 .net *"_ivl_189", 0 0, L_0000010b30c65b30;  1 drivers
v0000010b30d33010_0 .net *"_ivl_191", 0 0, L_0000010b30c66f50;  1 drivers
v0000010b30d33150_0 .net *"_ivl_193", 0 0, L_0000010b30ed39a0;  1 drivers
v0000010b30d34ff0_0 .net *"_ivl_195", 0 0, L_0000010b30c65f20;  1 drivers
L_0000010b30e6a208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d340f0_0 .net/2u *"_ivl_198", 1 0, L_0000010b30e6a208;  1 drivers
L_0000010b30e67d78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d342d0_0 .net/2u *"_ivl_2", 1 0, L_0000010b30e67d78;  1 drivers
L_0000010b30e6a250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d330b0_0 .net/2u *"_ivl_202", 1 0, L_0000010b30e6a250;  1 drivers
L_0000010b30e6a298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34370_0 .net/2u *"_ivl_206", 1 0, L_0000010b30e6a298;  1 drivers
L_0000010b30e6a2e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34cd0_0 .net/2u *"_ivl_210", 1 0, L_0000010b30e6a2e0;  1 drivers
L_0000010b30e6a328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d32cf0_0 .net/2u *"_ivl_214", 1 0, L_0000010b30e6a328;  1 drivers
L_0000010b30e6a370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34d70_0 .net/2u *"_ivl_218", 1 0, L_0000010b30e6a370;  1 drivers
L_0000010b30e67ee0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34e10_0 .net/2u *"_ivl_22", 1 0, L_0000010b30e67ee0;  1 drivers
L_0000010b30e6a3b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34190_0 .net/2u *"_ivl_222", 1 0, L_0000010b30e6a3b8;  1 drivers
L_0000010b30e6a400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d33a10_0 .net/2u *"_ivl_226", 1 0, L_0000010b30e6a400;  1 drivers
L_0000010b30e6a490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d349b0_0 .net/2u *"_ivl_234", 1 0, L_0000010b30e6a490;  1 drivers
L_0000010b30e6a4d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d32d90_0 .net/2u *"_ivl_238", 1 0, L_0000010b30e6a4d8;  1 drivers
L_0000010b30e6a6d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d329d0_0 .net/2u *"_ivl_242", 1 0, L_0000010b30e6a6d0;  1 drivers
L_0000010b30e6a718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d32e30_0 .net/2u *"_ivl_246", 1 0, L_0000010b30e6a718;  1 drivers
L_0000010b30e6a910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d331f0_0 .net/2u *"_ivl_252", 1 0, L_0000010b30e6a910;  1 drivers
v0000010b30d34a50_0 .net *"_ivl_254", 0 0, L_0000010b30ed6240;  1 drivers
L_0000010b30e6a958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d333d0_0 .net/2u *"_ivl_256", 1 0, L_0000010b30e6a958;  1 drivers
v0000010b30d33790_0 .net *"_ivl_258", 0 0, L_0000010b30ed62e0;  1 drivers
L_0000010b30e67f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34b90_0 .net/2u *"_ivl_26", 1 0, L_0000010b30e67f28;  1 drivers
L_0000010b30e6a9a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d34af0_0 .net/2u *"_ivl_262", 1 0, L_0000010b30e6a9a0;  1 drivers
v0000010b30d34c30_0 .net *"_ivl_264", 0 0, L_0000010b30ed5980;  1 drivers
L_0000010b30e6a9e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d338d0_0 .net/2u *"_ivl_266", 1 0, L_0000010b30e6a9e8;  1 drivers
v0000010b30d33970_0 .net *"_ivl_268", 0 0, L_0000010b30ed70a0;  1 drivers
L_0000010b30e67f70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d33b50_0 .net/2u *"_ivl_31", 1 0, L_0000010b30e67f70;  1 drivers
L_0000010b30e67fb8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d344b0_0 .net/2u *"_ivl_35", 1 0, L_0000010b30e67fb8;  1 drivers
L_0000010b30e68000 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d34550_0 .net/2u *"_ivl_39", 1 0, L_0000010b30e68000;  1 drivers
L_0000010b30e68048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d36f30_0 .net/2u *"_ivl_43", 1 0, L_0000010b30e68048;  1 drivers
L_0000010b30e68090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d359f0_0 .net/2u *"_ivl_47", 1 0, L_0000010b30e68090;  1 drivers
L_0000010b30e680d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d35db0_0 .net/2u *"_ivl_51", 1 0, L_0000010b30e680d8;  1 drivers
L_0000010b30e68120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d36850_0 .net/2u *"_ivl_55", 1 0, L_0000010b30e68120;  1 drivers
L_0000010b30e68168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d35a90_0 .net/2u *"_ivl_59", 1 0, L_0000010b30e68168;  1 drivers
L_0000010b30e67dc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d358b0_0 .net/2u *"_ivl_6", 1 0, L_0000010b30e67dc0;  1 drivers
L_0000010b30e681b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d354f0_0 .net/2u *"_ivl_64", 1 0, L_0000010b30e681b0;  1 drivers
v0000010b30d36170_0 .net *"_ivl_71", 1 0, L_0000010b30e54d30;  1 drivers
v0000010b30d35310_0 .net *"_ivl_72", 11 0, L_0000010b30e55550;  1 drivers
v0000010b30d36fd0_0 .net *"_ivl_77", 1 0, L_0000010b30e57fd0;  1 drivers
v0000010b30d35810_0 .net *"_ivl_78", 11 0, L_0000010b30e56b30;  1 drivers
v0000010b30d363f0_0 .net *"_ivl_83", 0 0, L_0000010b30c64080;  1 drivers
v0000010b30d368f0_0 .net *"_ivl_85", 0 0, L_0000010b30e59290;  1 drivers
L_0000010b30e68240 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d36350_0 .net/2u *"_ivl_90", 1 0, L_0000010b30e68240;  1 drivers
L_0000010b30e68288 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d35630_0 .net/2u *"_ivl_92", 1 0, L_0000010b30e68288;  1 drivers
L_0000010b30e682d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d35bd0_0 .net/2u *"_ivl_94", 1 0, L_0000010b30e682d0;  1 drivers
v0000010b30d35130_0 .net *"_ivl_96", 1 0, L_0000010b30e5a690;  1 drivers
v0000010b30d35b30_0 .var "alu_a_op1", 53 0;
v0000010b30d35c70_0 .var "alu_a_op2", 53 0;
v0000010b30d35d10_0 .var "alu_b_op1", 53 0;
v0000010b30d35450_0 .var "alu_b_op2", 53 0;
v0000010b30d36710_0 .net "alu_carry_a", 1 0, L_0000010b30e4b050;  1 drivers
v0000010b30d351d0_0 .net "alu_carry_b", 1 0, L_0000010b30ed48a0;  1 drivers
v0000010b30d367b0_0 .net "alu_neg_a", 0 0, L_0000010b30e49f70;  1 drivers
v0000010b30d360d0_0 .net "alu_neg_b", 0 0, L_0000010b30ed4260;  1 drivers
v0000010b30d35e50_0 .net "alu_result_a", 53 0, v0000010b30cfd650_0;  1 drivers
v0000010b30d36990_0 .net "alu_result_b", 53 0, v0000010b30d222b0_0;  1 drivers
v0000010b30d36e90_0 .net "alu_zero_a", 0 0, L_0000010b30c656d0;  1 drivers
v0000010b30d35ef0_0 .net "alu_zero_b", 0 0, L_0000010b30c65580;  1 drivers
v0000010b30d36210_0 .net "branch_carry_a", 1 0, L_0000010b30e56f90;  1 drivers
v0000010b30d36b70_0 .net "branch_carry_b", 1 0, L_0000010b30e589d0;  1 drivers
v0000010b30d36a30_0 .net "branch_offset_a", 15 0, L_0000010b30e54e70;  1 drivers
v0000010b30d35270_0 .net "branch_offset_b", 15 0, L_0000010b30e58070;  1 drivers
v0000010b30d36c10_0 .net "branch_target_a", 15 0, L_0000010b30e55ff0;  1 drivers
v0000010b30d35590_0 .net "branch_target_b", 15 0, L_0000010b30e582f0;  1 drivers
v0000010b30d36ad0_0 .net "clk", 0 0, v0000010b30d43110_0;  1 drivers
v0000010b30d356d0_0 .net "const_one", 15 0, L_0000010b30e4eed0;  1 drivers
v0000010b30d35f90_0 .net "const_two", 15 0, L_0000010b30e4ef70;  1 drivers
L_0000010b30e681f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d36490_0 .net "const_zero_trit", 1 0, L_0000010b30e681f8;  1 drivers
v0000010b30d365d0_0 .var/i "cycle_count", 31 0;
v0000010b30d35950_0 .net "dbg_reg_data", 53 0, L_0000010b30e5aaf0;  alias, 1 drivers
v0000010b30d36030_0 .net "dbg_reg_idx", 3 0, v0000010b30d42670_0;  1 drivers
v0000010b30d362b0_0 .net "dec_alu_op_a", 2 0, v0000010b30d24830_0;  1 drivers
v0000010b30d36530_0 .net "dec_alu_op_b", 2 0, v0000010b30d28430_0;  1 drivers
v0000010b30d35770_0 .net "dec_alu_src_a", 0 0, v0000010b30d24290_0;  1 drivers
v0000010b30d36670_0 .net "dec_alu_src_b", 0 0, v0000010b30d270d0_0;  1 drivers
v0000010b30d36cb0_0 .net "dec_branch_a", 0 0, v0000010b30d23bb0_0;  1 drivers
v0000010b30d36d50_0 .net "dec_branch_b", 0 0, v0000010b30d273f0_0;  1 drivers
v0000010b30d36df0_0 .net "dec_branch_type_a", 1 0, v0000010b30d24d30_0;  1 drivers
v0000010b30d353b0_0 .net "dec_branch_type_b", 1 0, v0000010b30d277b0_0;  1 drivers
v0000010b30d17770_0 .net "dec_halt_a", 0 0, v0000010b30d248d0_0;  1 drivers
v0000010b30d18b70_0 .net "dec_halt_b", 0 0, v0000010b30d27530_0;  1 drivers
v0000010b30d174f0_0 .net "dec_jump_a", 0 0, v0000010b30d240b0_0;  1 drivers
v0000010b30d185d0_0 .net "dec_jump_b", 0 0, v0000010b30d2af50_0;  1 drivers
v0000010b30d18350_0 .net "dec_mem_read_a", 0 0, v0000010b30d24e70_0;  1 drivers
v0000010b30d191b0_0 .net "dec_mem_read_b", 0 0, v0000010b30d29a10_0;  1 drivers
v0000010b30d180d0_0 .net "dec_mem_write_a", 0 0, v0000010b30d257d0_0;  1 drivers
v0000010b30d17130_0 .net "dec_mem_write_b", 0 0, v0000010b30d29fb0_0;  1 drivers
v0000010b30d19390_0 .net "dec_opcode_a", 5 0, L_0000010b30e59bf0;  1 drivers
v0000010b30d17590_0 .net "dec_opcode_b", 5 0, L_0000010b30e58e30;  1 drivers
v0000010b30d19070_0 .net "dec_rd_a", 3 0, L_0000010b30e58f70;  1 drivers
v0000010b30d17450_0 .net "dec_rd_b", 3 0, L_0000010b30e58610;  1 drivers
v0000010b30d17630_0 .net "dec_reg_write_a", 0 0, v0000010b30d26810_0;  1 drivers
v0000010b30d188f0_0 .net "dec_reg_write_b", 0 0, v0000010b30d2a550_0;  1 drivers
v0000010b30d179f0_0 .net "dec_rs1_a", 3 0, L_0000010b30e58390;  1 drivers
v0000010b30d18170_0 .net "dec_rs1_a_3t", 5 0, L_0000010b30ed49e0;  1 drivers
v0000010b30d17f90_0 .net "dec_rs1_b", 3 0, L_0000010b30e5a730;  1 drivers
v0000010b30d183f0_0 .net "dec_rs1_b_3t", 5 0, L_0000010b30ed2be0;  1 drivers
v0000010b30d18530_0 .net "dec_rs2_a_3t", 5 0, L_0000010b30ed4580;  1 drivers
v0000010b30d18a30_0 .net "dec_rs2_b_3t", 5 0, L_0000010b30ed4a80;  1 drivers
v0000010b30d196b0_0 .net "dec_rs2_imm_a", 3 0, L_0000010b30e59650;  1 drivers
v0000010b30d176d0_0 .net "dec_rs2_imm_b", 3 0, L_0000010b30e5a550;  1 drivers
v0000010b30d17310_0 .net "dmem_addr", 17 0, L_0000010b30ed4ee0;  alias, 1 drivers
v0000010b30d19750_0 .net "dmem_rdata", 53 0, v0000010b30d44830_0;  1 drivers
v0000010b30d173b0_0 .net "dmem_re", 0 0, L_0000010b30c668c0;  alias, 1 drivers
v0000010b30d18670_0 .net "dmem_wdata", 53 0, L_0000010b30ed35e0;  alias, 1 drivers
v0000010b30d17b30_0 .net "dmem_we", 0 0, L_0000010b30c662a0;  alias, 1 drivers
v0000010b30d17d10_0 .var "ex_wb_mem_data_a", 53 0;
v0000010b30d18ad0_0 .var "ex_wb_mem_data_b", 53 0;
v0000010b30d17ef0_0 .var "ex_wb_mem_read_a", 0 0;
v0000010b30d18490_0 .var "ex_wb_mem_read_b", 0 0;
v0000010b30d17810_0 .var "ex_wb_rd_a", 3 0;
v0000010b30d18c10_0 .net "ex_wb_rd_a_3t", 5 0, L_0000010b30ed3860;  1 drivers
v0000010b30d19110_0 .var "ex_wb_rd_b", 3 0;
v0000010b30d17a90_0 .net "ex_wb_rd_b_3t", 5 0, L_0000010b30ed4b20;  1 drivers
v0000010b30d17db0_0 .var "ex_wb_reg_write_a", 0 0;
v0000010b30d18df0_0 .var "ex_wb_reg_write_b", 0 0;
v0000010b30d19890_0 .var "ex_wb_result_a", 53 0;
v0000010b30d18710_0 .var "ex_wb_result_b", 53 0;
v0000010b30d18fd0_0 .var "ex_wb_valid_a", 0 0;
v0000010b30d18f30_0 .var "ex_wb_valid_b", 0 0;
v0000010b30d178b0_0 .net "forward_a_rs1", 1 0, L_0000010b30ed6100;  1 drivers
v0000010b30d17c70_0 .net "forward_a_rs2", 1 0, L_0000010b30ed5160;  1 drivers
v0000010b30d18cb0_0 .net "forward_b_rs1", 1 0, L_0000010b30ed61a0;  1 drivers
v0000010b30d17950_0 .net "forward_b_rs2", 1 0, L_0000010b30ed73c0;  1 drivers
v0000010b30d197f0_0 .net "fwd_a_out", 0 0, L_0000010b30c675e0;  alias, 1 drivers
v0000010b30d18030_0 .net "fwd_b_out", 0 0, L_0000010b30c67dc0;  alias, 1 drivers
v0000010b30d187b0_0 .var "halt_reg", 0 0;
v0000010b30d18d50_0 .net "halted", 0 0, L_0000010b30c67ea0;  alias, 1 drivers
v0000010b30d192f0_0 .var "id_ex_alu_op_a", 2 0;
v0000010b30d19250_0 .var "id_ex_alu_op_b", 2 0;
v0000010b30d19430_0 .var "id_ex_alu_src_a", 0 0;
v0000010b30d17270_0 .var "id_ex_alu_src_b", 0 0;
v0000010b30d17bd0_0 .var "id_ex_branch_a", 0 0;
v0000010b30d194d0_0 .var "id_ex_branch_b", 0 0;
v0000010b30d171d0_0 .var "id_ex_branch_type_a", 1 0;
v0000010b30d17e50_0 .var "id_ex_branch_type_b", 1 0;
v0000010b30d18e90_0 .net "id_ex_flush_a", 0 0, L_0000010b30c66d20;  1 drivers
v0000010b30d18210_0 .var "id_ex_imm_a", 3 0;
v0000010b30d19570_0 .var "id_ex_imm_b", 3 0;
v0000010b30d182b0_0 .var "id_ex_jump_a", 0 0;
v0000010b30d18850_0 .var "id_ex_jump_b", 0 0;
v0000010b30d18990_0 .var "id_ex_mem_read_a", 0 0;
v0000010b30d19610_0 .var "id_ex_mem_read_b", 0 0;
v0000010b30d1b4b0_0 .var "id_ex_mem_write_a", 0 0;
v0000010b30d1aa10_0 .var "id_ex_mem_write_b", 0 0;
v0000010b30d19e30_0 .var "id_ex_pc_a", 15 0;
v0000010b30d1ae70_0 .var "id_ex_pc_b", 15 0;
v0000010b30d19bb0_0 .var "id_ex_predict_a", 0 0;
v0000010b30d1b550_0 .var "id_ex_predict_b", 0 0;
v0000010b30d19cf0_0 .var "id_ex_rd_a", 3 0;
v0000010b30d1a650_0 .net "id_ex_rd_a_3t", 5 0, L_0000010b30ed2b40;  1 drivers
v0000010b30d1add0_0 .var "id_ex_rd_b", 3 0;
v0000010b30d1b050_0 .net "id_ex_rd_b_3t", 5 0, L_0000010b30ed4940;  1 drivers
v0000010b30d19ed0_0 .var "id_ex_reg_write_a", 0 0;
v0000010b30d1bc30_0 .var "id_ex_reg_write_b", 0 0;
v0000010b30d19f70_0 .var "id_ex_rs1_a", 3 0;
v0000010b30d1bff0_0 .net "id_ex_rs1_a_3t", 5 0, L_0000010b30ed76e0;  1 drivers
v0000010b30d1a6f0_0 .var "id_ex_rs1_b", 3 0;
v0000010b30d1a1f0_0 .net "id_ex_rs1_b_3t", 5 0, L_0000010b30ed5520;  1 drivers
v0000010b30d1b5f0_0 .var "id_ex_rs1_data_a", 53 0;
v0000010b30d1a010_0 .var "id_ex_rs1_data_b", 53 0;
v0000010b30d19a70_0 .net "id_ex_rs2_a_3t", 5 0, L_0000010b30ed5e80;  1 drivers
v0000010b30d1a290_0 .net "id_ex_rs2_b_3t", 5 0, L_0000010b30ed7640;  1 drivers
v0000010b30d1b370_0 .var "id_ex_rs2_data_a", 53 0;
v0000010b30d1afb0_0 .var "id_ex_rs2_data_b", 53 0;
v0000010b30d1ab50_0 .var "id_ex_valid_a", 0 0;
v0000010b30d1b9b0_0 .var "id_ex_valid_b", 0 0;
v0000010b30d1a8d0_0 .var "if_id_instr_a", 17 0;
v0000010b30d1b7d0_0 .var "if_id_instr_b", 17 0;
v0000010b30d1a970_0 .var "if_id_pc_a", 15 0;
v0000010b30d1bcd0_0 .var "if_id_pc_b", 15 0;
v0000010b30d1be10_0 .net "if_id_stall_a", 0 0, L_0000010b30c66620;  1 drivers
v0000010b30d19930_0 .var "if_id_valid_a", 0 0;
v0000010b30d19d90_0 .var "if_id_valid_b", 0 0;
v0000010b30d1b0f0_0 .net "imem_addr", 15 0, L_0000010b30c65430;  alias, 1 drivers
v0000010b30d1b690_0 .net "imem_data", 35 0, v0000010b30d42350_0;  1 drivers
v0000010b30d1a330_0 .net "imm_sign_trit_a", 1 0, L_0000010b30e5bd10;  1 drivers
v0000010b30d1af10_0 .net "imm_sign_trit_b", 1 0, L_0000010b30e5c5d0;  1 drivers
v0000010b30d1c090_0 .net "interslot_raw_hazard", 0 0, L_0000010b30c64ef0;  1 drivers
v0000010b30d1ad30_0 .net "ipc_out", 1 0, L_0000010b30e58430;  alias, 1 drivers
v0000010b30d1b230_0 .net "issue_both", 0 0, L_0000010b30c63f30;  1 drivers
v0000010b30d19b10_0 .net "mem_forward_data_a", 53 0, L_0000010b30e58d90;  1 drivers
v0000010b30d1a0b0_0 .var "mem_op_was_slot_a", 0 0;
v0000010b30d19c50_0 .net "memory_conflict", 0 0, L_0000010b30c63a60;  1 drivers
v0000010b30d1a150_0 .net "mispredicted_a", 0 0, L_0000010b30c65a50;  1 drivers
v0000010b30d1a3d0_0 .net "mispredicted_b", 0 0, L_0000010b30c66230;  1 drivers
v0000010b30d1a470_0 .var "next_pc", 15 0;
v0000010b30d1b870_0 .var "pc", 15 0;
v0000010b30d1a510_0 .net "pc_carry_1", 1 0, L_0000010b30e52170;  1 drivers
v0000010b30d1ac90_0 .net "pc_carry_2", 1 0, L_0000010b30e54290;  1 drivers
v0000010b30d1a5b0_0 .net "pc_out", 15 0, L_0000010b30c65120;  alias, 1 drivers
v0000010b30d1b190_0 .net "pc_plus_one", 15 0, L_0000010b30e51c70;  1 drivers
v0000010b30d1b2d0_0 .net "pc_plus_two", 15 0, L_0000010b30e54a10;  1 drivers
v0000010b30d1aab0_0 .net "pc_stall", 0 0, L_0000010b30c66c40;  1 drivers
v0000010b30d1b730_0 .net "predict_taken_a", 0 0, L_0000010b30c66930;  1 drivers
v0000010b30d1a790_0 .net "predict_taken_b", 0 0, L_0000010b30c65d60;  1 drivers
v0000010b30d1b910_0 .net "rf_rs1_a_data", 53 0, L_0000010b30e5cad0;  1 drivers
v0000010b30d1a830_0 .net "rf_rs1_b_data", 53 0, L_0000010b30e5b8b0;  1 drivers
v0000010b30d1abf0_0 .net "rf_rs2_a_data", 53 0, L_0000010b30e5d070;  1 drivers
v0000010b30d1b410_0 .net "rf_rs2_b_data", 53 0, L_0000010b30e5bdb0;  1 drivers
v0000010b30d1ba50_0 .net "rf_wr_data_a", 53 0, L_0000010b30e5bbd0;  1 drivers
v0000010b30d1baf0_0 .net "rf_wr_data_b", 53 0, L_0000010b30e58570;  1 drivers
v0000010b30d1bb90_0 .net "rf_wr_en_a", 0 0, L_0000010b30c66380;  1 drivers
v0000010b30d1bd70_0 .net "rf_wr_en_b", 0 0, L_0000010b30c66a10;  1 drivers
v0000010b30d1beb0_0 .net "rst_n", 0 0, v0000010b30d428f0_0;  1 drivers
v0000010b30d199d0_0 .net "slot_a_writes_slot_b_rs1", 0 0, L_0000010b30c63ad0;  1 drivers
v0000010b30d1bf50_0 .net "slot_a_writes_slot_b_rs2", 0 0, L_0000010b30c64010;  1 drivers
v0000010b30d42530_0 .net "slot_b_stall", 0 0, L_0000010b30c63bb0;  1 drivers
v0000010b30d443d0_0 .net "stall_out", 0 0, L_0000010b30c67810;  alias, 1 drivers
v0000010b30d427b0_0 .var "take_branch_a", 0 0;
v0000010b30d42850_0 .var "take_branch_b", 0 0;
v0000010b30d441f0_0 .net "valid_out_a", 0 0, L_0000010b30c67e30;  alias, 1 drivers
v0000010b30d43e30_0 .net "valid_out_b", 0 0, L_0000010b30c67880;  alias, 1 drivers
E_0000010b30b63ff0/0 .event anyedge, v0000010b30d194d0_0, v0000010b30d1b9b0_0, v0000010b30d17e50_0, v0000010b30d223f0_0;
E_0000010b30b63ff0/1 .event anyedge, v0000010b30d22210_0;
E_0000010b30b63ff0 .event/or E_0000010b30b63ff0/0, E_0000010b30b63ff0/1;
E_0000010b30b63730/0 .event anyedge, v0000010b30d17bd0_0, v0000010b30d1ab50_0, v0000010b30d171d0_0, v0000010b30cfd6f0_0;
E_0000010b30b63730/1 .event anyedge, v0000010b30d0c8d0_0;
E_0000010b30b63730 .event/or E_0000010b30b63730/0, E_0000010b30b63730/1;
E_0000010b30b64030/0 .event anyedge, v0000010b30d17270_0, v0000010b30d1af10_0, v0000010b30d19570_0, v0000010b30d2c0d0_0;
E_0000010b30b64030/1 .event anyedge, v0000010b30d19b10_0, v0000010b30d1afb0_0;
E_0000010b30b64030 .event/or E_0000010b30b64030/0, E_0000010b30b64030/1;
E_0000010b30b64af0 .event anyedge, v0000010b30d2bbd0_0, v0000010b30d19b10_0, v0000010b30d1a010_0;
E_0000010b30b647b0/0 .event anyedge, v0000010b30d19430_0, v0000010b30d1a330_0, v0000010b30d18210_0, v0000010b30d2cb70_0;
E_0000010b30b647b0/1 .event anyedge, v0000010b30d19b10_0, v0000010b30d1b370_0;
E_0000010b30b647b0 .event/or E_0000010b30b647b0/0, E_0000010b30b647b0/1;
E_0000010b30b650f0 .event anyedge, v0000010b30d2d070_0, v0000010b30d19b10_0, v0000010b30d1b5f0_0;
E_0000010b30b64b70/0 .event anyedge, v0000010b30d427b0_0, v0000010b30d182b0_0, v0000010b30c5c440_0, v0000010b30d42850_0;
E_0000010b30b64b70/1 .event anyedge, v0000010b30d18850_0, v0000010b30c5ce40_0, v0000010b30d1b230_0, v0000010b30c54f60_0;
E_0000010b30b64b70/2 .event anyedge, v0000010b30c501e0_0;
E_0000010b30b64b70 .event/or E_0000010b30b64b70/0, E_0000010b30b64b70/1, E_0000010b30b64b70/2;
LS_0000010b30e4eed0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e67d78, L_0000010b30e67dc0, L_0000010b30e67e08, L_0000010b30e67e50;
LS_0000010b30e4eed0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e67e98, L_0000010b30e67ee0, L_0000010b30e67f28, L_0000010b30e67f70;
L_0000010b30e4eed0 .concat8 [ 8 8 0 0], LS_0000010b30e4eed0_0_0, LS_0000010b30e4eed0_0_4;
LS_0000010b30e4ef70_0_0 .concat8 [ 2 2 2 2], L_0000010b30e67fb8, L_0000010b30e68000, L_0000010b30e68048, L_0000010b30e68090;
LS_0000010b30e4ef70_0_4 .concat8 [ 2 2 2 2], L_0000010b30e680d8, L_0000010b30e68120, L_0000010b30e68168, L_0000010b30e681b0;
L_0000010b30e4ef70 .concat8 [ 8 8 0 0], LS_0000010b30e4ef70_0_0, LS_0000010b30e4ef70_0_4;
L_0000010b30e54d30 .part v0000010b30d18210_0, 2, 2;
LS_0000010b30e55550_0_0 .concat [ 2 2 2 2], L_0000010b30e54d30, L_0000010b30e54d30, L_0000010b30e54d30, L_0000010b30e54d30;
LS_0000010b30e55550_0_4 .concat [ 2 2 0 0], L_0000010b30e54d30, L_0000010b30e54d30;
L_0000010b30e55550 .concat [ 8 4 0 0], LS_0000010b30e55550_0_0, LS_0000010b30e55550_0_4;
L_0000010b30e54e70 .concat [ 4 12 0 0], v0000010b30d18210_0, L_0000010b30e55550;
L_0000010b30e57fd0 .part v0000010b30d19570_0, 2, 2;
LS_0000010b30e56b30_0_0 .concat [ 2 2 2 2], L_0000010b30e57fd0, L_0000010b30e57fd0, L_0000010b30e57fd0, L_0000010b30e57fd0;
LS_0000010b30e56b30_0_4 .concat [ 2 2 0 0], L_0000010b30e57fd0, L_0000010b30e57fd0;
L_0000010b30e56b30 .concat [ 8 4 0 0], LS_0000010b30e56b30_0_0, LS_0000010b30e56b30_0_4;
L_0000010b30e58070 .concat [ 4 12 0 0], v0000010b30d19570_0, L_0000010b30e56b30;
L_0000010b30e59290 .reduce/nor L_0000010b30c63bb0;
L_0000010b30e5a690 .functor MUXZ 2, L_0000010b30e682d0, L_0000010b30e68288, v0000010b30d19930_0, C4<>;
L_0000010b30e58430 .functor MUXZ 2, L_0000010b30e5a690, L_0000010b30e68240, L_0000010b30c63f30, C4<>;
L_0000010b30e59b50 .ufunc/vec4 TD_tb_ternary_cpu.dut.addr_eq_2t, 1, L_0000010b30e58f70, L_0000010b30e5a730 (v0000010b30c57e40_0, v0000010b30c592e0_0) S_0000010b30c75120;
L_0000010b30e5a0f0 .ufunc/vec4 TD_tb_ternary_cpu.dut.is_r0_2t, 1, L_0000010b30e58f70 (v0000010b30c5e2e0_0) S_0000010b30c8a330;
L_0000010b30e5a230 .reduce/nor L_0000010b30e5a0f0;
L_0000010b30e587f0 .reduce/nor v0000010b30d270d0_0;
L_0000010b30e5a190 .ufunc/vec4 TD_tb_ternary_cpu.dut.addr_eq_2t, 1, L_0000010b30e58f70, L_0000010b30e5a550 (v0000010b30c57e40_0, v0000010b30c592e0_0) S_0000010b30c75120;
L_0000010b30e5a4b0 .ufunc/vec4 TD_tb_ternary_cpu.dut.is_r0_2t, 1, L_0000010b30e58f70 (v0000010b30c5e2e0_0) S_0000010b30c8a330;
L_0000010b30e59010 .reduce/nor L_0000010b30e5a4b0;
L_0000010b30e5bbd0 .functor MUXZ 54, v0000010b30d19890_0, v0000010b30d17d10_0, v0000010b30d17ef0_0, C4<>;
L_0000010b30e58570 .functor MUXZ 54, v0000010b30d18710_0, v0000010b30d18ad0_0, v0000010b30d18490_0, C4<>;
L_0000010b30e58d90 .functor MUXZ 54, v0000010b30d19890_0, v0000010b30d17d10_0, v0000010b30d17ef0_0, C4<>;
L_0000010b30e5bd10 .part v0000010b30d18210_0, 2, 2;
L_0000010b30e5c5d0 .part v0000010b30d19570_0, 2, 2;
L_0000010b30ed3400 .part v0000010b30cfd650_0, 0, 18;
L_0000010b30ed3540 .part v0000010b30d222b0_0, 0, 18;
L_0000010b30ed4ee0 .functor MUXZ 18, L_0000010b30ed3540, L_0000010b30ed3400, L_0000010b30c65c10, C4<>;
L_0000010b30ed35e0 .functor MUXZ 54, v0000010b30d1afb0_0, v0000010b30d1b370_0, v0000010b30d1b4b0_0, C4<>;
L_0000010b30ed37c0 .reduce/nor v0000010b30d1b4b0_0;
L_0000010b30ed39a0 .reduce/nor v0000010b30d18990_0;
L_0000010b30ed49e0 .concat [ 4 2 0 0], L_0000010b30e58390, L_0000010b30e6a208;
L_0000010b30ed4580 .concat [ 4 2 0 0], L_0000010b30e59650, L_0000010b30e6a250;
L_0000010b30ed2b40 .concat [ 4 2 0 0], v0000010b30d19cf0_0, L_0000010b30e6a298;
L_0000010b30ed3860 .concat [ 4 2 0 0], v0000010b30d17810_0, L_0000010b30e6a2e0;
L_0000010b30ed2be0 .concat [ 4 2 0 0], L_0000010b30e5a730, L_0000010b30e6a328;
L_0000010b30ed4a80 .concat [ 4 2 0 0], L_0000010b30e5a550, L_0000010b30e6a370;
L_0000010b30ed4940 .concat [ 4 2 0 0], v0000010b30d1add0_0, L_0000010b30e6a3b8;
L_0000010b30ed4b20 .concat [ 4 2 0 0], v0000010b30d19110_0, L_0000010b30e6a400;
L_0000010b30ed2dc0 .reduce/nor v0000010b30d24290_0;
L_0000010b30ed76e0 .concat [ 4 2 0 0], v0000010b30d19f70_0, L_0000010b30e6a490;
L_0000010b30ed5e80 .concat [ 4 2 0 0], v0000010b30d18210_0, L_0000010b30e6a4d8;
L_0000010b30ed5520 .concat [ 4 2 0 0], v0000010b30d1a6f0_0, L_0000010b30e6a6d0;
L_0000010b30ed7640 .concat [ 4 2 0 0], v0000010b30d19570_0, L_0000010b30e6a718;
L_0000010b30ed6240 .cmp/ne 2, L_0000010b30ed6100, L_0000010b30e6a910;
L_0000010b30ed62e0 .cmp/ne 2, L_0000010b30ed5160, L_0000010b30e6a958;
L_0000010b30ed5980 .cmp/ne 2, L_0000010b30ed61a0, L_0000010b30e6a9a0;
L_0000010b30ed70a0 .cmp/ne 2, L_0000010b30ed73c0, L_0000010b30e6a9e8;
S_0000010b30c75120 .scope autofunction.vec4.s1, "addr_eq_2t" "addr_eq_2t" 5 274, 5 274 0, S_0000010b30c74c70;
 .timescale -9 -12;
v0000010b30c57e40_0 .var "a", 3 0;
; Variable addr_eq_2t is vec4 return value of scope S_0000010b30c75120
v0000010b30c592e0_0 .var "b", 3 0;
TD_tb_ternary_cpu.dut.addr_eq_2t ;
    %load/vec4 v0000010b30c57e40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30c592e0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_8.54, 4;
    %load/vec4 v0000010b30c57e40_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30c592e0_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.54;
    %ret/vec4 0, 0, 1;  Assign to addr_eq_2t (store_vec4_to_lval)
    %disable/flow S_0000010b30c75120;
    %end;
S_0000010b30c75440 .scope module, "branch_adder_a" "ternary_adder_8trit_cla" 5 183, 6 22 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5ab40_0 .net "a", 15 0, v0000010b30d19e30_0;  1 drivers
v0000010b30c5c620_0 .net "b", 15 0, L_0000010b30e54e70;  alias, 1 drivers
v0000010b30c5a6e0_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c5a780_0 .net "cout", 1 0, L_0000010b30e56f90;  alias, 1 drivers
v0000010b30c5bd60_0 .net "sum", 15 0, L_0000010b30e55ff0;  alias, 1 drivers
S_0000010b30c74950 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30c75440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b644f0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c64860 .functor BUFZ 2, L_0000010b30e681f8, C4<00>, C4<00>, C4<00>;
v0000010b30c5bea0_0 .net *"_ivl_61", 1 0, L_0000010b30c64860;  1 drivers
v0000010b30c5bcc0_0 .net "a", 15 0, v0000010b30d19e30_0;  alias, 1 drivers
v0000010b30c5b7c0_0 .net "b", 15 0, L_0000010b30e54e70;  alias, 1 drivers
v0000010b30c5c6c0_0 .net "carry", 17 0, L_0000010b30e57b70;  1 drivers
v0000010b30c5c760_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c5b720_0 .net "cout", 1 0, L_0000010b30e56f90;  alias, 1 drivers
v0000010b30c5c440_0 .net "sum", 15 0, L_0000010b30e55ff0;  alias, 1 drivers
L_0000010b30e53f70 .part v0000010b30d19e30_0, 0, 2;
L_0000010b30e53430 .part L_0000010b30e54e70, 0, 2;
L_0000010b30e53b10 .part L_0000010b30e57b70, 0, 2;
L_0000010b30e55230 .part v0000010b30d19e30_0, 2, 2;
L_0000010b30e534d0 .part L_0000010b30e54e70, 2, 2;
L_0000010b30e54ab0 .part L_0000010b30e57b70, 2, 2;
L_0000010b30e53930 .part v0000010b30d19e30_0, 4, 2;
L_0000010b30e53610 .part L_0000010b30e54e70, 4, 2;
L_0000010b30e54330 .part L_0000010b30e57b70, 4, 2;
L_0000010b30e54150 .part v0000010b30d19e30_0, 6, 2;
L_0000010b30e557d0 .part L_0000010b30e54e70, 6, 2;
L_0000010b30e53cf0 .part L_0000010b30e57b70, 6, 2;
L_0000010b30e543d0 .part v0000010b30d19e30_0, 8, 2;
L_0000010b30e545b0 .part L_0000010b30e54e70, 8, 2;
L_0000010b30e55370 .part L_0000010b30e57b70, 8, 2;
L_0000010b30e54790 .part v0000010b30d19e30_0, 10, 2;
L_0000010b30e548d0 .part L_0000010b30e54e70, 10, 2;
L_0000010b30e554b0 .part L_0000010b30e57b70, 10, 2;
L_0000010b30e57c10 .part v0000010b30d19e30_0, 12, 2;
L_0000010b30e555f0 .part L_0000010b30e54e70, 12, 2;
L_0000010b30e56bd0 .part L_0000010b30e57b70, 12, 2;
L_0000010b30e56270 .part v0000010b30d19e30_0, 14, 2;
L_0000010b30e57f30 .part L_0000010b30e54e70, 14, 2;
L_0000010b30e569f0 .part L_0000010b30e57b70, 14, 2;
LS_0000010b30e55ff0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e54f10, L_0000010b30e55190, L_0000010b30e54bf0, L_0000010b30e539d0;
LS_0000010b30e55ff0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e54c90, L_0000010b30e546f0, L_0000010b30e57670, L_0000010b30e55a50;
L_0000010b30e55ff0 .concat8 [ 8 8 0 0], LS_0000010b30e55ff0_0_0, LS_0000010b30e55ff0_0_4;
LS_0000010b30e57b70_0_0 .concat8 [ 2 2 2 2], L_0000010b30c64860, L_0000010b30e552d0, L_0000010b30e53890, L_0000010b30e54b50;
LS_0000010b30e57b70_0_4 .concat8 [ 2 2 2 2], L_0000010b30e540b0, L_0000010b30e536b0, L_0000010b30e55410, L_0000010b30e575d0;
LS_0000010b30e57b70_0_8 .concat8 [ 2 0 0 0], L_0000010b30e56ef0;
L_0000010b30e57b70 .concat8 [ 8 8 2 0], LS_0000010b30e57b70_0_0, LS_0000010b30e57b70_0_4, LS_0000010b30e57b70_0_8;
L_0000010b30e56f90 .part L_0000010b30e57b70, 16, 2;
S_0000010b30c75760 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b653b0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30c74e00 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c75760;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c59880_0 .net "a", 1 0, L_0000010b30e53f70;  1 drivers
v0000010b30c596a0_0 .net "b", 1 0, L_0000010b30e53430;  1 drivers
v0000010b30c579e0_0 .net "cin", 1 0, L_0000010b30e53b10;  1 drivers
v0000010b30c59420_0 .net "cout", 1 0, L_0000010b30e552d0;  1 drivers
v0000010b30c58ac0_0 .net "result", 3 0, L_0000010b30e53ed0;  1 drivers
v0000010b30c594c0_0 .net "sum", 1 0, L_0000010b30e54f10;  1 drivers
L_0000010b30e53ed0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e53f70, L_0000010b30e53430, L_0000010b30e53b10 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e552d0 .part L_0000010b30e53ed0, 2, 2;
L_0000010b30e54f10 .part L_0000010b30e53ed0, 0, 2;
S_0000010b30c752b0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b653f0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30c74ae0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c752b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c59920_0 .net "a", 1 0, L_0000010b30e55230;  1 drivers
v0000010b30c58020_0 .net "b", 1 0, L_0000010b30e534d0;  1 drivers
v0000010b30c58c00_0 .net "cin", 1 0, L_0000010b30e54ab0;  1 drivers
v0000010b30c58de0_0 .net "cout", 1 0, L_0000010b30e53890;  1 drivers
v0000010b30c58e80_0 .net "result", 3 0, L_0000010b30e537f0;  1 drivers
v0000010b30c58f20_0 .net "sum", 1 0, L_0000010b30e55190;  1 drivers
L_0000010b30e537f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e55230, L_0000010b30e534d0, L_0000010b30e54ab0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e53890 .part L_0000010b30e537f0, 2, 2;
L_0000010b30e55190 .part L_0000010b30e537f0, 0, 2;
S_0000010b30c871f0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b65030 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30c88e10 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c871f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c58fc0_0 .net "a", 1 0, L_0000010b30e53930;  1 drivers
v0000010b30c59060_0 .net "b", 1 0, L_0000010b30e53610;  1 drivers
v0000010b30c59100_0 .net "cin", 1 0, L_0000010b30e54330;  1 drivers
v0000010b30c59240_0 .net "cout", 1 0, L_0000010b30e54b50;  1 drivers
v0000010b30c5a3c0_0 .net "result", 3 0, L_0000010b30e55050;  1 drivers
v0000010b30c5a140_0 .net "sum", 1 0, L_0000010b30e54bf0;  1 drivers
L_0000010b30e55050 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e53930, L_0000010b30e53610, L_0000010b30e54330 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e54b50 .part L_0000010b30e55050, 2, 2;
L_0000010b30e54bf0 .part L_0000010b30e55050, 0, 2;
S_0000010b30c88320 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b64530 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30c88190 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c88320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5b2c0_0 .net "a", 1 0, L_0000010b30e54150;  1 drivers
v0000010b30c5ae60_0 .net "b", 1 0, L_0000010b30e557d0;  1 drivers
v0000010b30c5bae0_0 .net "cin", 1 0, L_0000010b30e53cf0;  1 drivers
v0000010b30c5a460_0 .net "cout", 1 0, L_0000010b30e540b0;  1 drivers
v0000010b30c5a500_0 .net "result", 3 0, L_0000010b30e550f0;  1 drivers
v0000010b30c5a5a0_0 .net "sum", 1 0, L_0000010b30e539d0;  1 drivers
L_0000010b30e550f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e54150, L_0000010b30e557d0, L_0000010b30e53cf0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e540b0 .part L_0000010b30e550f0, 2, 2;
L_0000010b30e539d0 .part L_0000010b30e550f0, 0, 2;
S_0000010b30c884b0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b649f0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30c88af0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c884b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5aa00_0 .net "a", 1 0, L_0000010b30e543d0;  1 drivers
v0000010b30c5c120_0 .net "b", 1 0, L_0000010b30e545b0;  1 drivers
v0000010b30c5aaa0_0 .net "cin", 1 0, L_0000010b30e55370;  1 drivers
v0000010b30c5b4a0_0 .net "cout", 1 0, L_0000010b30e536b0;  1 drivers
v0000010b30c5ac80_0 .net "result", 3 0, L_0000010b30e54470;  1 drivers
v0000010b30c5a0a0_0 .net "sum", 1 0, L_0000010b30e54c90;  1 drivers
L_0000010b30e54470 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e543d0, L_0000010b30e545b0, L_0000010b30e55370 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e536b0 .part L_0000010b30e54470, 2, 2;
L_0000010b30e54c90 .part L_0000010b30e54470, 0, 2;
S_0000010b30c87510 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b64ef0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30c87060 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c87510;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5c4e0_0 .net "a", 1 0, L_0000010b30e54790;  1 drivers
v0000010b30c5a280_0 .net "b", 1 0, L_0000010b30e548d0;  1 drivers
v0000010b30c5ad20_0 .net "cin", 1 0, L_0000010b30e554b0;  1 drivers
v0000010b30c5c080_0 .net "cout", 1 0, L_0000010b30e55410;  1 drivers
v0000010b30c5a640_0 .net "result", 3 0, L_0000010b30e54650;  1 drivers
v0000010b30c5adc0_0 .net "sum", 1 0, L_0000010b30e546f0;  1 drivers
L_0000010b30e54650 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e54790, L_0000010b30e548d0, L_0000010b30e554b0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e55410 .part L_0000010b30e54650, 2, 2;
L_0000010b30e546f0 .part L_0000010b30e54650, 0, 2;
S_0000010b30c87e70 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b64a30 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30c88640 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c87e70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5bfe0_0 .net "a", 1 0, L_0000010b30e57c10;  1 drivers
v0000010b30c5bc20_0 .net "b", 1 0, L_0000010b30e555f0;  1 drivers
v0000010b30c5bf40_0 .net "cin", 1 0, L_0000010b30e56bd0;  1 drivers
v0000010b30c5b360_0 .net "cout", 1 0, L_0000010b30e575d0;  1 drivers
v0000010b30c5c1c0_0 .net "result", 3 0, L_0000010b30e55690;  1 drivers
v0000010b30c5abe0_0 .net "sum", 1 0, L_0000010b30e57670;  1 drivers
L_0000010b30e55690 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e57c10, L_0000010b30e555f0, L_0000010b30e56bd0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e575d0 .part L_0000010b30e55690, 2, 2;
L_0000010b30e57670 .part L_0000010b30e55690, 0, 2;
S_0000010b30c87b50 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30c74950;
 .timescale 0 0;
P_0000010b30b648b0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30c887d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c87b50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5afa0_0 .net "a", 1 0, L_0000010b30e56270;  1 drivers
v0000010b30c5b540_0 .net "b", 1 0, L_0000010b30e57f30;  1 drivers
v0000010b30c5af00_0 .net "cin", 1 0, L_0000010b30e569f0;  1 drivers
v0000010b30c5c580_0 .net "cout", 1 0, L_0000010b30e56ef0;  1 drivers
v0000010b30c5b5e0_0 .net "result", 3 0, L_0000010b30e56090;  1 drivers
v0000010b30c5b040_0 .net "sum", 1 0, L_0000010b30e55a50;  1 drivers
L_0000010b30e56090 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e56270, L_0000010b30e57f30, L_0000010b30e569f0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e56ef0 .part L_0000010b30e56090, 2, 2;
L_0000010b30e55a50 .part L_0000010b30e56090, 0, 2;
S_0000010b30c87380 .scope module, "branch_adder_b" "ternary_adder_8trit_cla" 5 200, 6 22 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5e1a0_0 .net "a", 15 0, v0000010b30d1ae70_0;  1 drivers
v0000010b30c5f000_0 .net "b", 15 0, L_0000010b30e58070;  alias, 1 drivers
v0000010b30c5cc60_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c5d3e0_0 .net "cout", 1 0, L_0000010b30e589d0;  alias, 1 drivers
v0000010b30c5cda0_0 .net "sum", 15 0, L_0000010b30e582f0;  alias, 1 drivers
S_0000010b30c87ce0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30c87380;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b648f0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c64be0 .functor BUFZ 2, L_0000010b30e681f8, C4<00>, C4<00>, C4<00>;
v0000010b30c5ee20_0 .net *"_ivl_61", 1 0, L_0000010b30c64be0;  1 drivers
v0000010b30c5c940_0 .net "a", 15 0, v0000010b30d1ae70_0;  alias, 1 drivers
v0000010b30c5d700_0 .net "b", 15 0, L_0000010b30e58070;  alias, 1 drivers
v0000010b30c5e560_0 .net "carry", 17 0, L_0000010b30e591f0;  1 drivers
v0000010b30c5cbc0_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c5e420_0 .net "cout", 1 0, L_0000010b30e589d0;  alias, 1 drivers
v0000010b30c5ce40_0 .net "sum", 15 0, L_0000010b30e582f0;  alias, 1 drivers
L_0000010b30e56310 .part v0000010b30d1ae70_0, 0, 2;
L_0000010b30e55b90 .part L_0000010b30e58070, 0, 2;
L_0000010b30e56c70 .part L_0000010b30e591f0, 0, 2;
L_0000010b30e561d0 .part v0000010b30d1ae70_0, 2, 2;
L_0000010b30e563b0 .part L_0000010b30e58070, 2, 2;
L_0000010b30e55f50 .part L_0000010b30e591f0, 2, 2;
L_0000010b30e566d0 .part v0000010b30d1ae70_0, 4, 2;
L_0000010b30e56770 .part L_0000010b30e58070, 4, 2;
L_0000010b30e56810 .part L_0000010b30e591f0, 4, 2;
L_0000010b30e56590 .part v0000010b30d1ae70_0, 6, 2;
L_0000010b30e57e90 .part L_0000010b30e58070, 6, 2;
L_0000010b30e56950 .part L_0000010b30e591f0, 6, 2;
L_0000010b30e55910 .part v0000010b30d1ae70_0, 8, 2;
L_0000010b30e55eb0 .part L_0000010b30e58070, 8, 2;
L_0000010b30e56d10 .part L_0000010b30e591f0, 8, 2;
L_0000010b30e55e10 .part v0000010b30d1ae70_0, 10, 2;
L_0000010b30e56db0 .part L_0000010b30e58070, 10, 2;
L_0000010b30e573f0 .part L_0000010b30e591f0, 10, 2;
L_0000010b30e55d70 .part v0000010b30d1ae70_0, 12, 2;
L_0000010b30e578f0 .part L_0000010b30e58070, 12, 2;
L_0000010b30e55cd0 .part L_0000010b30e591f0, 12, 2;
L_0000010b30e57990 .part v0000010b30d1ae70_0, 14, 2;
L_0000010b30e57ad0 .part L_0000010b30e58070, 14, 2;
L_0000010b30e57df0 .part L_0000010b30e591f0, 14, 2;
LS_0000010b30e582f0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e56130, L_0000010b30e57710, L_0000010b30e56450, L_0000010b30e55c30;
LS_0000010b30e582f0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e56630, L_0000010b30e57030, L_0000010b30e57d50, L_0000010b30e57490;
L_0000010b30e582f0 .concat8 [ 8 8 0 0], LS_0000010b30e582f0_0_0, LS_0000010b30e582f0_0_4;
LS_0000010b30e591f0_0_0 .concat8 [ 2 2 2 2], L_0000010b30c64be0, L_0000010b30e55af0, L_0000010b30e57530, L_0000010b30e57850;
LS_0000010b30e591f0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e57a30, L_0000010b30e568b0, L_0000010b30e57350, L_0000010b30e56e50;
LS_0000010b30e591f0_0_8 .concat8 [ 2 0 0 0], L_0000010b30e572b0;
L_0000010b30e591f0 .concat8 [ 8 8 2 0], LS_0000010b30e591f0_0_0, LS_0000010b30e591f0_0_4, LS_0000010b30e591f0_0_8;
L_0000010b30e589d0 .part L_0000010b30e591f0, 16, 2;
S_0000010b30c88000 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b645f0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30c88960 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c88000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5c260_0 .net "a", 1 0, L_0000010b30e56310;  1 drivers
v0000010b30c5b680_0 .net "b", 1 0, L_0000010b30e55b90;  1 drivers
v0000010b30c5c800_0 .net "cin", 1 0, L_0000010b30e56c70;  1 drivers
v0000010b30c5c300_0 .net "cout", 1 0, L_0000010b30e55af0;  1 drivers
v0000010b30c5b0e0_0 .net "result", 3 0, L_0000010b30e57210;  1 drivers
v0000010b30c5a1e0_0 .net "sum", 1 0, L_0000010b30e56130;  1 drivers
L_0000010b30e57210 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e56310, L_0000010b30e55b90, L_0000010b30e56c70 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e55af0 .part L_0000010b30e57210, 2, 2;
L_0000010b30e56130 .part L_0000010b30e57210, 0, 2;
S_0000010b30c876a0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b64730 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30c87830 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c876a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5a820_0 .net "a", 1 0, L_0000010b30e561d0;  1 drivers
v0000010b30c5a320_0 .net "b", 1 0, L_0000010b30e563b0;  1 drivers
v0000010b30c5c3a0_0 .net "cin", 1 0, L_0000010b30e55f50;  1 drivers
v0000010b30c5a8c0_0 .net "cout", 1 0, L_0000010b30e57530;  1 drivers
v0000010b30c5b180_0 .net "result", 3 0, L_0000010b30e56a90;  1 drivers
v0000010b30c5b9a0_0 .net "sum", 1 0, L_0000010b30e57710;  1 drivers
L_0000010b30e56a90 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e561d0, L_0000010b30e563b0, L_0000010b30e55f50 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e57530 .part L_0000010b30e56a90, 2, 2;
L_0000010b30e57710 .part L_0000010b30e56a90, 0, 2;
S_0000010b30c879c0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b65270 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30c88c80 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c879c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5ba40_0 .net "a", 1 0, L_0000010b30e566d0;  1 drivers
v0000010b30c5bb80_0 .net "b", 1 0, L_0000010b30e56770;  1 drivers
v0000010b30c5a960_0 .net "cin", 1 0, L_0000010b30e56810;  1 drivers
v0000010b30c5b220_0 .net "cout", 1 0, L_0000010b30e57850;  1 drivers
v0000010b30c5b400_0 .net "result", 3 0, L_0000010b30e577b0;  1 drivers
v0000010b30c5b860_0 .net "sum", 1 0, L_0000010b30e56450;  1 drivers
L_0000010b30e577b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e566d0, L_0000010b30e56770, L_0000010b30e56810 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e57850 .part L_0000010b30e577b0, 2, 2;
L_0000010b30e56450 .part L_0000010b30e577b0, 0, 2;
S_0000010b30c89e80 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b647f0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30c8a010 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c89e80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5b900_0 .net "a", 1 0, L_0000010b30e56590;  1 drivers
v0000010b30c5be00_0 .net "b", 1 0, L_0000010b30e57e90;  1 drivers
v0000010b30c5eec0_0 .net "cin", 1 0, L_0000010b30e56950;  1 drivers
v0000010b30c5ece0_0 .net "cout", 1 0, L_0000010b30e57a30;  1 drivers
v0000010b30c5d200_0 .net "result", 3 0, L_0000010b30e564f0;  1 drivers
v0000010b30c5e920_0 .net "sum", 1 0, L_0000010b30e55c30;  1 drivers
L_0000010b30e564f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e56590, L_0000010b30e57e90, L_0000010b30e56950 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e57a30 .part L_0000010b30e564f0, 2, 2;
L_0000010b30e55c30 .part L_0000010b30e564f0, 0, 2;
S_0000010b30c8a7e0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b64b30 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30c8a1a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c8a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5e100_0 .net "a", 1 0, L_0000010b30e55910;  1 drivers
v0000010b30c5dfc0_0 .net "b", 1 0, L_0000010b30e55eb0;  1 drivers
v0000010b30c5ca80_0 .net "cin", 1 0, L_0000010b30e56d10;  1 drivers
v0000010b30c5ef60_0 .net "cout", 1 0, L_0000010b30e568b0;  1 drivers
v0000010b30c5d5c0_0 .net "result", 3 0, L_0000010b30e57cb0;  1 drivers
v0000010b30c5e6a0_0 .net "sum", 1 0, L_0000010b30e56630;  1 drivers
L_0000010b30e57cb0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e55910, L_0000010b30e55eb0, L_0000010b30e56d10 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e568b0 .part L_0000010b30e57cb0, 2, 2;
L_0000010b30e56630 .part L_0000010b30e57cb0, 0, 2;
S_0000010b30c89390 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b65430 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30c8a4c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c89390;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5e9c0_0 .net "a", 1 0, L_0000010b30e55e10;  1 drivers
v0000010b30c5cb20_0 .net "b", 1 0, L_0000010b30e56db0;  1 drivers
v0000010b30c5e740_0 .net "cin", 1 0, L_0000010b30e573f0;  1 drivers
v0000010b30c5cd00_0 .net "cout", 1 0, L_0000010b30e57350;  1 drivers
v0000010b30c5e7e0_0 .net "result", 3 0, L_0000010b30e559b0;  1 drivers
v0000010b30c5c8a0_0 .net "sum", 1 0, L_0000010b30e57030;  1 drivers
L_0000010b30e559b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e55e10, L_0000010b30e56db0, L_0000010b30e573f0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e57350 .part L_0000010b30e559b0, 2, 2;
L_0000010b30e57030 .part L_0000010b30e559b0, 0, 2;
S_0000010b30c896b0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b65170 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30c8ac90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c896b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5cee0_0 .net "a", 1 0, L_0000010b30e55d70;  1 drivers
v0000010b30c5d520_0 .net "b", 1 0, L_0000010b30e578f0;  1 drivers
v0000010b30c5e880_0 .net "cin", 1 0, L_0000010b30e55cd0;  1 drivers
v0000010b30c5d980_0 .net "cout", 1 0, L_0000010b30e56e50;  1 drivers
v0000010b30c5dac0_0 .net "result", 3 0, L_0000010b30e570d0;  1 drivers
v0000010b30c5ea60_0 .net "sum", 1 0, L_0000010b30e57d50;  1 drivers
L_0000010b30e570d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e55d70, L_0000010b30e578f0, L_0000010b30e55cd0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e56e50 .part L_0000010b30e570d0, 2, 2;
L_0000010b30e57d50 .part L_0000010b30e570d0, 0, 2;
S_0000010b30c89070 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30c87ce0;
 .timescale 0 0;
P_0000010b30b652b0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30c89200 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c89070;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5eb00_0 .net "a", 1 0, L_0000010b30e57990;  1 drivers
v0000010b30c5eba0_0 .net "b", 1 0, L_0000010b30e57ad0;  1 drivers
v0000010b30c5ec40_0 .net "cin", 1 0, L_0000010b30e57df0;  1 drivers
v0000010b30c5ed80_0 .net "cout", 1 0, L_0000010b30e572b0;  1 drivers
v0000010b30c5d480_0 .net "result", 3 0, L_0000010b30e57170;  1 drivers
v0000010b30c5c9e0_0 .net "sum", 1 0, L_0000010b30e57490;  1 drivers
L_0000010b30e57170 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e57990, L_0000010b30e57ad0, L_0000010b30e57df0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e572b0 .part L_0000010b30e57170, 2, 2;
L_0000010b30e57490 .part L_0000010b30e57170, 0, 2;
S_0000010b30c8a330 .scope autofunction.vec4.s1, "is_r0_2t" "is_r0_2t" 5 279, 5 279 0, S_0000010b30c74c70;
 .timescale -9 -12;
v0000010b30c5e2e0_0 .var "addr", 3 0;
; Variable is_r0_2t is vec4 return value of scope S_0000010b30c8a330
TD_tb_ternary_cpu.dut.is_r0_2t ;
    %load/vec4 v0000010b30c5e2e0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.55, 4;
    %load/vec4 v0000010b30c5e2e0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.55;
    %ret/vec4 0, 0, 1;  Assign to is_r0_2t (store_vec4_to_lval)
    %disable/flow S_0000010b30c8a330;
    %end;
S_0000010b30c89520 .scope module, "pc_incrementer_1" "ternary_adder_8trit_cla" 5 157, 6 22 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51fe0_0 .net "a", 15 0, v0000010b30d1b870_0;  1 drivers
v0000010b30c52260_0 .net "b", 15 0, L_0000010b30e4eed0;  alias, 1 drivers
v0000010b30c51ea0_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c50c80_0 .net "cout", 1 0, L_0000010b30e52170;  alias, 1 drivers
v0000010b30c51d60_0 .net "sum", 15 0, L_0000010b30e51c70;  alias, 1 drivers
S_0000010b30c89cf0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30c89520;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b64a70 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c63ec0 .functor BUFZ 2, L_0000010b30e681f8, C4<00>, C4<00>, C4<00>;
v0000010b30c50320_0 .net *"_ivl_61", 1 0, L_0000010b30c63ec0;  1 drivers
v0000010b30c515e0_0 .net "a", 15 0, v0000010b30d1b870_0;  alias, 1 drivers
v0000010b30c50aa0_0 .net "b", 15 0, L_0000010b30e4eed0;  alias, 1 drivers
v0000010b30c508c0_0 .net "carry", 17 0, L_0000010b30e52530;  1 drivers
v0000010b30c50140_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c51680_0 .net "cout", 1 0, L_0000010b30e52170;  alias, 1 drivers
v0000010b30c501e0_0 .net "sum", 15 0, L_0000010b30e51c70;  alias, 1 drivers
L_0000010b30e50370 .part v0000010b30d1b870_0, 0, 2;
L_0000010b30e4f0b0 .part L_0000010b30e4eed0, 0, 2;
L_0000010b30e504b0 .part L_0000010b30e52530, 0, 2;
L_0000010b30e4f510 .part v0000010b30d1b870_0, 2, 2;
L_0000010b30e4f3d0 .part L_0000010b30e4eed0, 2, 2;
L_0000010b30e4f5b0 .part L_0000010b30e52530, 2, 2;
L_0000010b30e51450 .part v0000010b30d1b870_0, 4, 2;
L_0000010b30e52490 .part L_0000010b30e4eed0, 4, 2;
L_0000010b30e50910 .part L_0000010b30e52530, 4, 2;
L_0000010b30e51090 .part v0000010b30d1b870_0, 6, 2;
L_0000010b30e52f30 .part L_0000010b30e4eed0, 6, 2;
L_0000010b30e50eb0 .part L_0000010b30e52530, 6, 2;
L_0000010b30e51ef0 .part v0000010b30d1b870_0, 8, 2;
L_0000010b30e50e10 .part L_0000010b30e4eed0, 8, 2;
L_0000010b30e51310 .part L_0000010b30e52530, 8, 2;
L_0000010b30e52b70 .part v0000010b30d1b870_0, 10, 2;
L_0000010b30e50d70 .part L_0000010b30e4eed0, 10, 2;
L_0000010b30e52850 .part L_0000010b30e52530, 10, 2;
L_0000010b30e51e50 .part v0000010b30d1b870_0, 12, 2;
L_0000010b30e53070 .part L_0000010b30e4eed0, 12, 2;
L_0000010b30e52c10 .part L_0000010b30e52530, 12, 2;
L_0000010b30e51f90 .part v0000010b30d1b870_0, 14, 2;
L_0000010b30e50a50 .part L_0000010b30e4eed0, 14, 2;
L_0000010b30e513b0 .part L_0000010b30e52530, 14, 2;
LS_0000010b30e51c70_0_0 .concat8 [ 2 2 2 2], L_0000010b30e502d0, L_0000010b30e4f330, L_0000010b30e50690, L_0000010b30e51270;
LS_0000010b30e51c70_0_4 .concat8 [ 2 2 2 2], L_0000010b30e51db0, L_0000010b30e520d0, L_0000010b30e51b30, L_0000010b30e519f0;
L_0000010b30e51c70 .concat8 [ 8 8 0 0], LS_0000010b30e51c70_0_0, LS_0000010b30e51c70_0_4;
LS_0000010b30e52530_0_0 .concat8 [ 2 2 2 2], L_0000010b30c63ec0, L_0000010b30e4fab0, L_0000010b30e4f290, L_0000010b30e505f0;
LS_0000010b30e52530_0_4 .concat8 [ 2 2 2 2], L_0000010b30e50c30, L_0000010b30e51130, L_0000010b30e52030, L_0000010b30e52fd0;
LS_0000010b30e52530_0_8 .concat8 [ 2 0 0 0], L_0000010b30e527b0;
L_0000010b30e52530 .concat8 [ 8 8 2 0], LS_0000010b30e52530_0_0, LS_0000010b30e52530_0_4, LS_0000010b30e52530_0_8;
L_0000010b30e52170 .part L_0000010b30e52530, 16, 2;
S_0000010b30c8a650 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b64cb0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30c89840 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c8a650;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5d7a0_0 .net "a", 1 0, L_0000010b30e50370;  1 drivers
v0000010b30c5d020_0 .net "b", 1 0, L_0000010b30e4f0b0;  1 drivers
v0000010b30c5da20_0 .net "cin", 1 0, L_0000010b30e504b0;  1 drivers
v0000010b30c5d0c0_0 .net "cout", 1 0, L_0000010b30e4fab0;  1 drivers
v0000010b30c5d160_0 .net "result", 3 0, L_0000010b30e4f010;  1 drivers
v0000010b30c5dc00_0 .net "sum", 1 0, L_0000010b30e502d0;  1 drivers
L_0000010b30e4f010 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e50370, L_0000010b30e4f0b0, L_0000010b30e504b0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e4fab0 .part L_0000010b30e4f010, 2, 2;
L_0000010b30e502d0 .part L_0000010b30e4f010, 0, 2;
S_0000010b30c899d0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b64d70 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30c8a970 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c899d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5e240_0 .net "a", 1 0, L_0000010b30e4f510;  1 drivers
v0000010b30c5dd40_0 .net "b", 1 0, L_0000010b30e4f3d0;  1 drivers
v0000010b30c5d2a0_0 .net "cin", 1 0, L_0000010b30e4f5b0;  1 drivers
v0000010b30c5d340_0 .net "cout", 1 0, L_0000010b30e4f290;  1 drivers
v0000010b30c5d660_0 .net "result", 3 0, L_0000010b30e4f150;  1 drivers
v0000010b30c5d840_0 .net "sum", 1 0, L_0000010b30e4f330;  1 drivers
L_0000010b30e4f150 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e4f510, L_0000010b30e4f3d0, L_0000010b30e4f5b0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e4f290 .part L_0000010b30e4f150, 2, 2;
L_0000010b30e4f330 .part L_0000010b30e4f150, 0, 2;
S_0000010b30c8ae20 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b64570 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30c8ab00 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c8ae20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5df20_0 .net "a", 1 0, L_0000010b30e51450;  1 drivers
v0000010b30c5d8e0_0 .net "b", 1 0, L_0000010b30e52490;  1 drivers
v0000010b30c5dde0_0 .net "cin", 1 0, L_0000010b30e50910;  1 drivers
v0000010b30c5db60_0 .net "cout", 1 0, L_0000010b30e505f0;  1 drivers
v0000010b30c5e380_0 .net "result", 3 0, L_0000010b30e50550;  1 drivers
v0000010b30c5dca0_0 .net "sum", 1 0, L_0000010b30e50690;  1 drivers
L_0000010b30e50550 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51450, L_0000010b30e52490, L_0000010b30e50910 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e505f0 .part L_0000010b30e50550, 2, 2;
L_0000010b30e50690 .part L_0000010b30e50550, 0, 2;
S_0000010b30c89b60 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b65070 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30ce6bf0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30c89b60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5de80_0 .net "a", 1 0, L_0000010b30e51090;  1 drivers
v0000010b30c5e060_0 .net "b", 1 0, L_0000010b30e52f30;  1 drivers
v0000010b30c5e4c0_0 .net "cin", 1 0, L_0000010b30e50eb0;  1 drivers
v0000010b30c5e600_0 .net "cout", 1 0, L_0000010b30e50c30;  1 drivers
v0000010b30c5f460_0 .net "result", 3 0, L_0000010b30e52710;  1 drivers
v0000010b30c5fe60_0 .net "sum", 1 0, L_0000010b30e51270;  1 drivers
L_0000010b30e52710 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51090, L_0000010b30e52f30, L_0000010b30e50eb0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e50c30 .part L_0000010b30e52710, 2, 2;
L_0000010b30e51270 .part L_0000010b30e52710, 0, 2;
S_0000010b30ce7550 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b652f0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30ce5c50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce7550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5fd20_0 .net "a", 1 0, L_0000010b30e51ef0;  1 drivers
v0000010b30c5f500_0 .net "b", 1 0, L_0000010b30e50e10;  1 drivers
v0000010b30c5f640_0 .net "cin", 1 0, L_0000010b30e51310;  1 drivers
v0000010b30c5fa00_0 .net "cout", 1 0, L_0000010b30e51130;  1 drivers
v0000010b30c5ff00_0 .net "result", 3 0, L_0000010b30e50f50;  1 drivers
v0000010b30c5f6e0_0 .net "sum", 1 0, L_0000010b30e51db0;  1 drivers
L_0000010b30e50f50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51ef0, L_0000010b30e50e10, L_0000010b30e51310 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e51130 .part L_0000010b30e50f50, 2, 2;
L_0000010b30e51db0 .part L_0000010b30e50f50, 0, 2;
S_0000010b30ce6a60 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b65130 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30ce6290 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce6a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5f280_0 .net "a", 1 0, L_0000010b30e52b70;  1 drivers
v0000010b30c5f5a0_0 .net "b", 1 0, L_0000010b30e50d70;  1 drivers
v0000010b30c5f0a0_0 .net "cin", 1 0, L_0000010b30e52850;  1 drivers
v0000010b30c5faa0_0 .net "cout", 1 0, L_0000010b30e52030;  1 drivers
v0000010b30c5fb40_0 .net "result", 3 0, L_0000010b30e52350;  1 drivers
v0000010b30c5f960_0 .net "sum", 1 0, L_0000010b30e520d0;  1 drivers
L_0000010b30e52350 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e52b70, L_0000010b30e50d70, L_0000010b30e52850 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e52030 .part L_0000010b30e52350, 2, 2;
L_0000010b30e520d0 .part L_0000010b30e52350, 0, 2;
S_0000010b30ce68d0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b64830 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30ce5f70 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5fbe0_0 .net "a", 1 0, L_0000010b30e51e50;  1 drivers
v0000010b30c5f140_0 .net "b", 1 0, L_0000010b30e53070;  1 drivers
v0000010b30c5f3c0_0 .net "cin", 1 0, L_0000010b30e52c10;  1 drivers
v0000010b30c5f320_0 .net "cout", 1 0, L_0000010b30e52fd0;  1 drivers
v0000010b30c5f1e0_0 .net "result", 3 0, L_0000010b30e50cd0;  1 drivers
v0000010b30c5f820_0 .net "sum", 1 0, L_0000010b30e51b30;  1 drivers
L_0000010b30e50cd0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51e50, L_0000010b30e53070, L_0000010b30e52c10 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e52fd0 .part L_0000010b30e50cd0, 2, 2;
L_0000010b30e51b30 .part L_0000010b30e50cd0, 0, 2;
S_0000010b30ce70a0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30c89cf0;
 .timescale 0 0;
P_0000010b30b645b0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30ce6f10 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce70a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c5f780_0 .net "a", 1 0, L_0000010b30e51f90;  1 drivers
v0000010b30c5f8c0_0 .net "b", 1 0, L_0000010b30e50a50;  1 drivers
v0000010b30c5fc80_0 .net "cin", 1 0, L_0000010b30e513b0;  1 drivers
v0000010b30c5fdc0_0 .net "cout", 1 0, L_0000010b30e527b0;  1 drivers
v0000010b30c506e0_0 .net "result", 3 0, L_0000010b30e51a90;  1 drivers
v0000010b30c50d20_0 .net "sum", 1 0, L_0000010b30e519f0;  1 drivers
L_0000010b30e51a90 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51f90, L_0000010b30e50a50, L_0000010b30e513b0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e527b0 .part L_0000010b30e51a90, 2, 2;
L_0000010b30e519f0 .part L_0000010b30e51a90, 0, 2;
S_0000010b30ce6d80 .scope module, "pc_incrementer_2" "ternary_adder_8trit_cla" 5 166, 6 22 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c53b60_0 .net "a", 15 0, v0000010b30d1b870_0;  alias, 1 drivers
v0000010b30c53de0_0 .net "b", 15 0, L_0000010b30e4ef70;  alias, 1 drivers
v0000010b30c53340_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c54100_0 .net "cout", 1 0, L_0000010b30e54290;  alias, 1 drivers
v0000010b30c52940_0 .net "sum", 15 0, L_0000010b30e54a10;  alias, 1 drivers
S_0000010b30ce7230 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30ce6d80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b64930 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c64550 .functor BUFZ 2, L_0000010b30e681f8, C4<00>, C4<00>, C4<00>;
v0000010b30c51360_0 .net *"_ivl_61", 1 0, L_0000010b30c64550;  1 drivers
v0000010b30c514a0_0 .net "a", 15 0, v0000010b30d1b870_0;  alias, 1 drivers
v0000010b30c53ca0_0 .net "b", 15 0, L_0000010b30e4ef70;  alias, 1 drivers
v0000010b30c53e80_0 .net "carry", 17 0, L_0000010b30e55730;  1 drivers
v0000010b30c52da0_0 .net "cin", 1 0, L_0000010b30e681f8;  alias, 1 drivers
v0000010b30c54ec0_0 .net "cout", 1 0, L_0000010b30e54290;  alias, 1 drivers
v0000010b30c54f60_0 .net "sum", 15 0, L_0000010b30e54a10;  alias, 1 drivers
L_0000010b30e514f0 .part v0000010b30d1b870_0, 0, 2;
L_0000010b30e523f0 .part L_0000010b30e4ef70, 0, 2;
L_0000010b30e50ff0 .part L_0000010b30e55730, 0, 2;
L_0000010b30e51590 .part v0000010b30d1b870_0, 2, 2;
L_0000010b30e51770 .part L_0000010b30e4ef70, 2, 2;
L_0000010b30e51810 .part L_0000010b30e55730, 2, 2;
L_0000010b30e51950 .part v0000010b30d1b870_0, 4, 2;
L_0000010b30e51bd0 .part L_0000010b30e4ef70, 4, 2;
L_0000010b30e52670 .part L_0000010b30e55730, 4, 2;
L_0000010b30e51d10 .part v0000010b30d1b870_0, 6, 2;
L_0000010b30e522b0 .part L_0000010b30e4ef70, 6, 2;
L_0000010b30e52d50 .part L_0000010b30e55730, 6, 2;
L_0000010b30e50b90 .part v0000010b30d1b870_0, 8, 2;
L_0000010b30e54dd0 .part L_0000010b30e4ef70, 8, 2;
L_0000010b30e53d90 .part L_0000010b30e55730, 8, 2;
L_0000010b30e54830 .part v0000010b30d1b870_0, 10, 2;
L_0000010b30e53bb0 .part L_0000010b30e4ef70, 10, 2;
L_0000010b30e53750 .part L_0000010b30e55730, 10, 2;
L_0000010b30e53c50 .part v0000010b30d1b870_0, 12, 2;
L_0000010b30e54970 .part L_0000010b30e4ef70, 12, 2;
L_0000010b30e531b0 .part L_0000010b30e55730, 12, 2;
L_0000010b30e53390 .part v0000010b30d1b870_0, 14, 2;
L_0000010b30e55870 .part L_0000010b30e4ef70, 14, 2;
L_0000010b30e54510 .part L_0000010b30e55730, 14, 2;
LS_0000010b30e54a10_0_0 .concat8 [ 2 2 2 2], L_0000010b30e51630, L_0000010b30e52210, L_0000010b30e518b0, L_0000010b30e52990;
LS_0000010b30e54a10_0_4 .concat8 [ 2 2 2 2], L_0000010b30e50af0, L_0000010b30e53e30, L_0000010b30e53110, L_0000010b30e54fb0;
L_0000010b30e54a10 .concat8 [ 8 8 0 0], LS_0000010b30e54a10_0_0, LS_0000010b30e54a10_0_4;
LS_0000010b30e55730_0_0 .concat8 [ 2 2 2 2], L_0000010b30c64550, L_0000010b30e516d0, L_0000010b30e52a30, L_0000010b30e52cb0;
LS_0000010b30e55730_0_4 .concat8 [ 2 2 2 2], L_0000010b30e509b0, L_0000010b30e52e90, L_0000010b30e53250, L_0000010b30e53a70;
LS_0000010b30e55730_0_8 .concat8 [ 2 0 0 0], L_0000010b30e53570;
L_0000010b30e55730 .concat8 [ 8 8 2 0], LS_0000010b30e55730_0_0, LS_0000010b30e55730_0_4, LS_0000010b30e55730_0_8;
L_0000010b30e54290 .part L_0000010b30e55730, 16, 2;
S_0000010b30ce7870 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b65330 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30ce6100 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce7870;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51a40_0 .net "a", 1 0, L_0000010b30e514f0;  1 drivers
v0000010b30c51ae0_0 .net "b", 1 0, L_0000010b30e523f0;  1 drivers
v0000010b30c50460_0 .net "cin", 1 0, L_0000010b30e50ff0;  1 drivers
v0000010b30c50dc0_0 .net "cout", 1 0, L_0000010b30e516d0;  1 drivers
v0000010b30c512c0_0 .net "result", 3 0, L_0000010b30e52ad0;  1 drivers
v0000010b30c50e60_0 .net "sum", 1 0, L_0000010b30e51630;  1 drivers
L_0000010b30e52ad0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e514f0, L_0000010b30e523f0, L_0000010b30e50ff0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e516d0 .part L_0000010b30e52ad0, 2, 2;
L_0000010b30e51630 .part L_0000010b30e52ad0, 0, 2;
S_0000010b30ce6420 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b651b0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30ce6740 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce6420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51400_0 .net "a", 1 0, L_0000010b30e51590;  1 drivers
v0000010b30c52080_0 .net "b", 1 0, L_0000010b30e51770;  1 drivers
v0000010b30c51c20_0 .net "cin", 1 0, L_0000010b30e51810;  1 drivers
v0000010b30c51f40_0 .net "cout", 1 0, L_0000010b30e52a30;  1 drivers
v0000010b30c51860_0 .net "result", 3 0, L_0000010b30e511d0;  1 drivers
v0000010b30c52120_0 .net "sum", 1 0, L_0000010b30e52210;  1 drivers
L_0000010b30e511d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51590, L_0000010b30e51770, L_0000010b30e51810 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e52a30 .part L_0000010b30e511d0, 2, 2;
L_0000010b30e52210 .part L_0000010b30e511d0, 0, 2;
S_0000010b30ce73c0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b64970 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30ce76e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce73c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51720_0 .net "a", 1 0, L_0000010b30e51950;  1 drivers
v0000010b30c50960_0 .net "b", 1 0, L_0000010b30e51bd0;  1 drivers
v0000010b30c51540_0 .net "cin", 1 0, L_0000010b30e52670;  1 drivers
v0000010b30c51900_0 .net "cout", 1 0, L_0000010b30e52cb0;  1 drivers
v0000010b30c524e0_0 .net "result", 3 0, L_0000010b30e525d0;  1 drivers
v0000010b30c50640_0 .net "sum", 1 0, L_0000010b30e518b0;  1 drivers
L_0000010b30e525d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51950, L_0000010b30e51bd0, L_0000010b30e52670 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e52cb0 .part L_0000010b30e525d0, 2, 2;
L_0000010b30e518b0 .part L_0000010b30e525d0, 0, 2;
S_0000010b30ce7a00 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b649b0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30ce5de0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c50280_0 .net "a", 1 0, L_0000010b30e51d10;  1 drivers
v0000010b30c50780_0 .net "b", 1 0, L_0000010b30e522b0;  1 drivers
v0000010b30c50500_0 .net "cin", 1 0, L_0000010b30e52d50;  1 drivers
v0000010b30c52440_0 .net "cout", 1 0, L_0000010b30e509b0;  1 drivers
v0000010b30c503c0_0 .net "result", 3 0, L_0000010b30e528f0;  1 drivers
v0000010b30c521c0_0 .net "sum", 1 0, L_0000010b30e52990;  1 drivers
L_0000010b30e528f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e51d10, L_0000010b30e522b0, L_0000010b30e52d50 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e509b0 .part L_0000010b30e528f0, 2, 2;
L_0000010b30e52990 .part L_0000010b30e528f0, 0, 2;
S_0000010b30ce65b0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b646b0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30cfa640 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30ce65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51cc0_0 .net "a", 1 0, L_0000010b30e50b90;  1 drivers
v0000010b30c51e00_0 .net "b", 1 0, L_0000010b30e54dd0;  1 drivers
v0000010b30c505a0_0 .net "cin", 1 0, L_0000010b30e53d90;  1 drivers
v0000010b30c50a00_0 .net "cout", 1 0, L_0000010b30e52e90;  1 drivers
v0000010b30c50820_0 .net "result", 3 0, L_0000010b30e52df0;  1 drivers
v0000010b30c526c0_0 .net "sum", 1 0, L_0000010b30e50af0;  1 drivers
L_0000010b30e52df0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e50b90, L_0000010b30e54dd0, L_0000010b30e53d90 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e52e90 .part L_0000010b30e52df0, 2, 2;
L_0000010b30e50af0 .part L_0000010b30e52df0, 0, 2;
S_0000010b30cfa960 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b651f0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30cfa000 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30cfa960;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c52300_0 .net "a", 1 0, L_0000010b30e54830;  1 drivers
v0000010b30c50b40_0 .net "b", 1 0, L_0000010b30e53bb0;  1 drivers
v0000010b30c50be0_0 .net "cin", 1 0, L_0000010b30e53750;  1 drivers
v0000010b30c50f00_0 .net "cout", 1 0, L_0000010b30e53250;  1 drivers
v0000010b30c50fa0_0 .net "result", 3 0, L_0000010b30e54010;  1 drivers
v0000010b30c523a0_0 .net "sum", 1 0, L_0000010b30e53e30;  1 drivers
L_0000010b30e54010 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e54830, L_0000010b30e53bb0, L_0000010b30e53750 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e53250 .part L_0000010b30e54010, 2, 2;
L_0000010b30e53e30 .part L_0000010b30e54010, 0, 2;
S_0000010b30cf9060 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b64ab0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30cf91f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30cf9060;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c52580_0 .net "a", 1 0, L_0000010b30e53c50;  1 drivers
v0000010b30c51040_0 .net "b", 1 0, L_0000010b30e54970;  1 drivers
v0000010b30c52620_0 .net "cin", 1 0, L_0000010b30e531b0;  1 drivers
v0000010b30c510e0_0 .net "cout", 1 0, L_0000010b30e53a70;  1 drivers
v0000010b30c52760_0 .net "result", 3 0, L_0000010b30e541f0;  1 drivers
v0000010b30c52800_0 .net "sum", 1 0, L_0000010b30e53110;  1 drivers
L_0000010b30e541f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e53c50, L_0000010b30e54970, L_0000010b30e531b0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e53a70 .part L_0000010b30e541f0, 2, 2;
L_0000010b30e53110 .part L_0000010b30e541f0, 0, 2;
S_0000010b30cfaaf0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30ce7230;
 .timescale 0 0;
P_0000010b30b64670 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30cf9ce0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30cfaaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30c51180_0 .net "a", 1 0, L_0000010b30e53390;  1 drivers
v0000010b30c51220_0 .net "b", 1 0, L_0000010b30e55870;  1 drivers
v0000010b30c500a0_0 .net "cin", 1 0, L_0000010b30e54510;  1 drivers
v0000010b30c51b80_0 .net "cout", 1 0, L_0000010b30e53570;  1 drivers
v0000010b30c519a0_0 .net "result", 3 0, L_0000010b30e532f0;  1 drivers
v0000010b30c517c0_0 .net "sum", 1 0, L_0000010b30e54fb0;  1 drivers
L_0000010b30e532f0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e53390, L_0000010b30e55870, L_0000010b30e54510 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e53570 .part L_0000010b30e532f0, 2, 2;
L_0000010b30e54fb0 .part L_0000010b30e532f0, 0, 2;
S_0000010b30cfac80 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 5 879, 5 879 0, S_0000010b30c74c70;
 .timescale -9 -12;
v0000010b30c538e0_0 .var "addr", 3 0;
; Variable trit2_to_index is bool return value of scope S_0000010b30cfac80
v0000010b30c535c0_0 .var/2s "val0", 31 0;
v0000010b30c52ee0_0 .var/2s "val1", 31 0;
TD_tb_ternary_cpu.dut.trit2_to_index ;
    %load/vec4 v0000010b30c538e0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.56, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.58, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c535c0_0, 0, 32;
    %jmp T_10.60;
T_10.56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c535c0_0, 0, 32;
    %jmp T_10.60;
T_10.57 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30c535c0_0, 0, 32;
    %jmp T_10.60;
T_10.58 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30c535c0_0, 0, 32;
    %jmp T_10.60;
T_10.60 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30c538e0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.63, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c52ee0_0, 0, 32;
    %jmp T_10.65;
T_10.61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c52ee0_0, 0, 32;
    %jmp T_10.65;
T_10.62 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30c52ee0_0, 0, 32;
    %jmp T_10.65;
T_10.63 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000010b30c52ee0_0, 0, 32;
    %jmp T_10.65;
T_10.65 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30c535c0_0;
    %load/vec4 v0000010b30c52ee0_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_0000010b30cfac80;
    %end;
S_0000010b30cf99c0 .scope module, "u_alu_a" "ternary_alu" 5 639, 9 14 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_0000010b305ff3e0 .param/l "OP_ADD" 1 9 29, C4<000>;
P_0000010b305ff418 .param/l "OP_CMP" 1 9 36, C4<111>;
P_0000010b305ff450 .param/l "OP_MAX" 1 9 33, C4<100>;
P_0000010b305ff488 .param/l "OP_MIN" 1 9 32, C4<011>;
P_0000010b305ff4c0 .param/l "OP_NEG" 1 9 31, C4<010>;
P_0000010b305ff4f8 .param/l "OP_SHL" 1 9 34, C4<101>;
P_0000010b305ff530 .param/l "OP_SHR" 1 9 35, C4<110>;
P_0000010b305ff568 .param/l "OP_SUB" 1 9 30, C4<001>;
P_0000010b305ff5a0 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_0000010b30c655f0 .functor OR 1, L_0000010b30e4b7d0, L_0000010b30e4afb0, C4<0>, C4<0>;
L_0000010b30c66a80 .functor OR 1, L_0000010b30e499d0, L_0000010b30e4ad30, C4<0>, C4<0>;
L_0000010b30c66cb0 .functor OR 1, L_0000010b30c66a80, L_0000010b30e4add0, C4<0>, C4<0>;
L_0000010b30c656d0 .functor BUFZ 1, v0000010b30d0cd30_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e69cb0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d0adf0_0 .net/2u *"_ivl_386", 2 0, L_0000010b30e69cb0;  1 drivers
v0000010b30d0ab70_0 .net *"_ivl_388", 0 0, L_0000010b30e4b7d0;  1 drivers
L_0000010b30e69cf8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d0bc50_0 .net/2u *"_ivl_390", 2 0, L_0000010b30e69cf8;  1 drivers
v0000010b30d0bd90_0 .net *"_ivl_392", 0 0, L_0000010b30e4afb0;  1 drivers
v0000010b30d098b0_0 .net *"_ivl_395", 0 0, L_0000010b30c655f0;  1 drivers
v0000010b30d0afd0_0 .net *"_ivl_396", 53 0, L_0000010b30e4af10;  1 drivers
L_0000010b30e69d40 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d0be30_0 .net *"_ivl_403", 37 0, L_0000010b30e69d40;  1 drivers
v0000010b30d09bd0_0 .net *"_ivl_408", 51 0, L_0000010b30e49390;  1 drivers
v0000010b30d09db0_0 .net *"_ivl_412", 51 0, L_0000010b30e49d90;  1 drivers
L_0000010b30e69dd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000010b30d0cab0_0 .net/2u *"_ivl_415", 2 0, L_0000010b30e69dd0;  1 drivers
v0000010b30d0cdd0_0 .net *"_ivl_417", 0 0, L_0000010b30e499d0;  1 drivers
L_0000010b30e69e18 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d0ca10_0 .net/2u *"_ivl_419", 2 0, L_0000010b30e69e18;  1 drivers
v0000010b30d0ce70_0 .net *"_ivl_421", 0 0, L_0000010b30e4ad30;  1 drivers
v0000010b30d0c290_0 .net *"_ivl_424", 0 0, L_0000010b30c66a80;  1 drivers
L_0000010b30e69e60 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d0c150_0 .net/2u *"_ivl_425", 2 0, L_0000010b30e69e60;  1 drivers
v0000010b30d0cf10_0 .net *"_ivl_427", 0 0, L_0000010b30e4add0;  1 drivers
v0000010b30d0c6f0_0 .net *"_ivl_430", 0 0, L_0000010b30c66cb0;  1 drivers
L_0000010b30e69ea8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d0c790_0 .net/2u *"_ivl_431", 1 0, L_0000010b30e69ea8;  1 drivers
v0000010b30d0c0b0_0 .net *"_ivl_438", 1 0, L_0000010b30e4a1f0;  1 drivers
L_0000010b30e69ef0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d0c5b0_0 .net/2u *"_ivl_439", 1 0, L_0000010b30e69ef0;  1 drivers
v0000010b30d0cbf0_0 .net "a", 53 0, v0000010b30d35b30_0;  1 drivers
v0000010b30d0cc90_0 .net "add_carry", 1 0, L_0000010b30e497f0;  1 drivers
v0000010b30d0c470_0 .net "add_result", 53 0, L_0000010b30e49cf0;  1 drivers
v0000010b30d0cd30_0 .var "all_zero", 0 0;
v0000010b30d0c1f0_0 .net "b", 53 0, v0000010b30d35c70_0;  1 drivers
v0000010b30d0c650_0 .net "b_negated", 53 0, L_0000010b30e5e970;  1 drivers
v0000010b30d0c330_0 .net "carry", 1 0, L_0000010b30e4b050;  alias, 1 drivers
L_0000010b30e69c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d0c3d0_0 .net "const_zero_trit", 1 0, L_0000010b30e69c68;  1 drivers
v0000010b30d0c510_0 .net "max_result", 53 0, L_0000010b30e476d0;  1 drivers
v0000010b30d0c830_0 .net "min_result", 53 0, L_0000010b30e47db0;  1 drivers
v0000010b30d0c8d0_0 .net "neg_flag", 0 0, L_0000010b30e49f70;  alias, 1 drivers
v0000010b30d0c970_0 .net "neg_result", 53 0, L_0000010b30e47590;  1 drivers
v0000010b30d0cb50_0 .net "op", 2 0, v0000010b30d192f0_0;  1 drivers
v0000010b30cfd650_0 .var "result", 53 0;
L_0000010b30e69d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30cff770_0 .net "shift_insert", 1 0, L_0000010b30e69d88;  1 drivers
v0000010b30cff6d0_0 .net "shl_result", 53 0, L_0000010b30e4a650;  1 drivers
v0000010b30cfe2d0_0 .net "shr_result", 53 0, L_0000010b30e4a470;  1 drivers
v0000010b30cfd6f0_0 .net "zero_flag", 0 0, L_0000010b30c656d0;  alias, 1 drivers
E_0000010b30b65370 .event anyedge, v0000010b30cfd650_0;
E_0000010b30b64bb0/0 .event anyedge, v0000010b30d0cb50_0, v0000010b30d0c470_0, v0000010b30d0c970_0, v0000010b30d0c830_0;
E_0000010b30b64bb0/1 .event anyedge, v0000010b30d0c510_0, v0000010b30cff6d0_0, v0000010b30cfe2d0_0;
E_0000010b30b64bb0 .event/or E_0000010b30b64bb0/0, E_0000010b30b64bb0/1;
L_0000010b30e5c3f0 .part v0000010b30d35c70_0, 0, 2;
L_0000010b30e5b4f0 .part v0000010b30d35c70_0, 2, 2;
L_0000010b30e5b630 .part v0000010b30d35c70_0, 4, 2;
L_0000010b30e5acd0 .part v0000010b30d35c70_0, 6, 2;
L_0000010b30e5c710 .part v0000010b30d35c70_0, 8, 2;
L_0000010b30e5c7b0 .part v0000010b30d35c70_0, 10, 2;
L_0000010b30e5b130 .part v0000010b30d35c70_0, 12, 2;
L_0000010b30e5b1d0 .part v0000010b30d35c70_0, 14, 2;
L_0000010b30e5b270 .part v0000010b30d35c70_0, 16, 2;
L_0000010b30e5da70 .part v0000010b30d35c70_0, 18, 2;
L_0000010b30e5e0b0 .part v0000010b30d35c70_0, 20, 2;
L_0000010b30e5d110 .part v0000010b30d35c70_0, 22, 2;
L_0000010b30e5ebf0 .part v0000010b30d35c70_0, 24, 2;
L_0000010b30e5f870 .part v0000010b30d35c70_0, 26, 2;
L_0000010b30e5f690 .part v0000010b30d35c70_0, 28, 2;
L_0000010b30e5e1f0 .part v0000010b30d35c70_0, 30, 2;
L_0000010b30e5dcf0 .part v0000010b30d35c70_0, 32, 2;
L_0000010b30e5dc50 .part v0000010b30d35c70_0, 34, 2;
L_0000010b30e5ee70 .part v0000010b30d35c70_0, 36, 2;
L_0000010b30e5d1b0 .part v0000010b30d35c70_0, 38, 2;
L_0000010b30e5ef10 .part v0000010b30d35c70_0, 40, 2;
L_0000010b30e5e150 .part v0000010b30d35c70_0, 42, 2;
L_0000010b30e5d6b0 .part v0000010b30d35c70_0, 44, 2;
L_0000010b30e5f0f0 .part v0000010b30d35c70_0, 46, 2;
L_0000010b30e5dd90 .part v0000010b30d35c70_0, 48, 2;
L_0000010b30e5d890 .part v0000010b30d35c70_0, 50, 2;
LS_0000010b30e5e970_0_0 .concat8 [ 2 2 2 2], L_0000010b30e5ab90, L_0000010b30e5aff0, L_0000010b30e5be50, L_0000010b30e5bef0;
LS_0000010b30e5e970_0_4 .concat8 [ 2 2 2 2], L_0000010b30e5c490, L_0000010b30e5cd50, L_0000010b30e5ad70, L_0000010b30e5b3b0;
LS_0000010b30e5e970_0_8 .concat8 [ 2 2 2 2], L_0000010b30e5b310, L_0000010b30e5e8d0, L_0000010b30e5f4b0, L_0000010b30e5d7f0;
LS_0000010b30e5e970_0_12 .concat8 [ 2 2 2 2], L_0000010b30e5efb0, L_0000010b30e5f370, L_0000010b30e5d2f0, L_0000010b30e5e650;
LS_0000010b30e5e970_0_16 .concat8 [ 2 2 2 2], L_0000010b30e5ec90, L_0000010b30e5e790, L_0000010b30e5d9d0, L_0000010b30e5e5b0;
LS_0000010b30e5e970_0_20 .concat8 [ 2 2 2 2], L_0000010b30e5ded0, L_0000010b30e5e290, L_0000010b30e5f410, L_0000010b30e5ea10;
LS_0000010b30e5e970_0_24 .concat8 [ 2 2 2 0], L_0000010b30e5f2d0, L_0000010b30e5ed30, L_0000010b30e5e510;
LS_0000010b30e5e970_1_0 .concat8 [ 8 8 8 8], LS_0000010b30e5e970_0_0, LS_0000010b30e5e970_0_4, LS_0000010b30e5e970_0_8, LS_0000010b30e5e970_0_12;
LS_0000010b30e5e970_1_4 .concat8 [ 8 8 6 0], LS_0000010b30e5e970_0_16, LS_0000010b30e5e970_0_20, LS_0000010b30e5e970_0_24;
L_0000010b30e5e970 .concat8 [ 32 22 0 0], LS_0000010b30e5e970_1_0, LS_0000010b30e5e970_1_4;
L_0000010b30e5df70 .part v0000010b30d35c70_0, 52, 2;
L_0000010b30e5edd0 .part v0000010b30d35b30_0, 0, 2;
L_0000010b30e5f550 .part v0000010b30d35b30_0, 0, 2;
L_0000010b30e5d930 .part v0000010b30d35c70_0, 0, 2;
L_0000010b30e5db10 .part v0000010b30d35b30_0, 0, 2;
L_0000010b30e5d390 .part v0000010b30d35c70_0, 0, 2;
L_0000010b30e5d4d0 .part v0000010b30d35b30_0, 2, 2;
L_0000010b30e5de30 .part v0000010b30d35b30_0, 2, 2;
L_0000010b30e5eab0 .part v0000010b30d35c70_0, 2, 2;
L_0000010b30e5f5f0 .part v0000010b30d35b30_0, 2, 2;
L_0000010b30e5d430 .part v0000010b30d35c70_0, 2, 2;
L_0000010b30e5e830 .part v0000010b30d35b30_0, 4, 2;
L_0000010b30e5e6f0 .part v0000010b30d35b30_0, 4, 2;
L_0000010b30e5e3d0 .part v0000010b30d35c70_0, 4, 2;
L_0000010b30e5d610 .part v0000010b30d35b30_0, 4, 2;
L_0000010b30e5f230 .part v0000010b30d35c70_0, 4, 2;
L_0000010b30e5e470 .part v0000010b30d35b30_0, 6, 2;
L_0000010b30e5d750 .part v0000010b30d35b30_0, 6, 2;
L_0000010b30e60b30 .part v0000010b30d35c70_0, 6, 2;
L_0000010b30e60f90 .part v0000010b30d35b30_0, 6, 2;
L_0000010b30e61030 .part v0000010b30d35c70_0, 6, 2;
L_0000010b30e601d0 .part v0000010b30d35b30_0, 8, 2;
L_0000010b30e5ff50 .part v0000010b30d35b30_0, 8, 2;
L_0000010b30e61ad0 .part v0000010b30d35c70_0, 8, 2;
L_0000010b30e60c70 .part v0000010b30d35b30_0, 8, 2;
L_0000010b30e60630 .part v0000010b30d35c70_0, 8, 2;
L_0000010b30e60770 .part v0000010b30d35b30_0, 10, 2;
L_0000010b30e61b70 .part v0000010b30d35b30_0, 10, 2;
L_0000010b30e618f0 .part v0000010b30d35c70_0, 10, 2;
L_0000010b30e5fc30 .part v0000010b30d35b30_0, 10, 2;
L_0000010b30e61c10 .part v0000010b30d35c70_0, 10, 2;
L_0000010b30e604f0 .part v0000010b30d35b30_0, 12, 2;
L_0000010b30e61990 .part v0000010b30d35b30_0, 12, 2;
L_0000010b30e60130 .part v0000010b30d35c70_0, 12, 2;
L_0000010b30e61cb0 .part v0000010b30d35b30_0, 12, 2;
L_0000010b30e606d0 .part v0000010b30d35c70_0, 12, 2;
L_0000010b30e61d50 .part v0000010b30d35b30_0, 14, 2;
L_0000010b30e603b0 .part v0000010b30d35b30_0, 14, 2;
L_0000010b30e5fd70 .part v0000010b30d35c70_0, 14, 2;
L_0000010b30e61530 .part v0000010b30d35b30_0, 14, 2;
L_0000010b30e60db0 .part v0000010b30d35c70_0, 14, 2;
L_0000010b30e62070 .part v0000010b30d35b30_0, 16, 2;
L_0000010b30e60450 .part v0000010b30d35b30_0, 16, 2;
L_0000010b30e615d0 .part v0000010b30d35c70_0, 16, 2;
L_0000010b30e608b0 .part v0000010b30d35b30_0, 16, 2;
L_0000010b30e61670 .part v0000010b30d35c70_0, 16, 2;
L_0000010b30e61850 .part v0000010b30d35b30_0, 18, 2;
L_0000010b30e61710 .part v0000010b30d35b30_0, 18, 2;
L_0000010b30e5fe10 .part v0000010b30d35c70_0, 18, 2;
L_0000010b30e60e50 .part v0000010b30d35b30_0, 18, 2;
L_0000010b30e5f910 .part v0000010b30d35c70_0, 18, 2;
L_0000010b30e5f9b0 .part v0000010b30d35b30_0, 20, 2;
L_0000010b30e5feb0 .part v0000010b30d35b30_0, 20, 2;
L_0000010b30e5fff0 .part v0000010b30d35c70_0, 20, 2;
L_0000010b30e60270 .part v0000010b30d35b30_0, 20, 2;
L_0000010b30e60bd0 .part v0000010b30d35c70_0, 20, 2;
L_0000010b30e60ef0 .part v0000010b30d35b30_0, 22, 2;
L_0000010b30e61170 .part v0000010b30d35b30_0, 22, 2;
L_0000010b30e62b10 .part v0000010b30d35c70_0, 22, 2;
L_0000010b30e626b0 .part v0000010b30d35b30_0, 22, 2;
L_0000010b30e621b0 .part v0000010b30d35c70_0, 22, 2;
L_0000010b30e624d0 .part v0000010b30d35b30_0, 24, 2;
L_0000010b30e635b0 .part v0000010b30d35b30_0, 24, 2;
L_0000010b30e62430 .part v0000010b30d35c70_0, 24, 2;
L_0000010b30e62570 .part v0000010b30d35b30_0, 24, 2;
L_0000010b30e62110 .part v0000010b30d35c70_0, 24, 2;
L_0000010b30e63ab0 .part v0000010b30d35b30_0, 26, 2;
L_0000010b30e62750 .part v0000010b30d35b30_0, 26, 2;
L_0000010b30e633d0 .part v0000010b30d35c70_0, 26, 2;
L_0000010b30e63290 .part v0000010b30d35b30_0, 26, 2;
L_0000010b30e630b0 .part v0000010b30d35c70_0, 26, 2;
L_0000010b30e62390 .part v0000010b30d35b30_0, 28, 2;
L_0000010b30e62890 .part v0000010b30d35b30_0, 28, 2;
L_0000010b30e629d0 .part v0000010b30d35c70_0, 28, 2;
L_0000010b30e62bb0 .part v0000010b30d35b30_0, 28, 2;
L_0000010b30e63010 .part v0000010b30d35c70_0, 28, 2;
L_0000010b30e63470 .part v0000010b30d35b30_0, 30, 2;
L_0000010b30e63970 .part v0000010b30d35b30_0, 30, 2;
L_0000010b30e62c50 .part v0000010b30d35c70_0, 30, 2;
L_0000010b30e62cf0 .part v0000010b30d35b30_0, 30, 2;
L_0000010b30e63c90 .part v0000010b30d35c70_0, 30, 2;
L_0000010b30e631f0 .part v0000010b30d35b30_0, 32, 2;
L_0000010b30e62f70 .part v0000010b30d35b30_0, 32, 2;
L_0000010b30e636f0 .part v0000010b30d35c70_0, 32, 2;
L_0000010b30e62ed0 .part v0000010b30d35b30_0, 32, 2;
L_0000010b30e63830 .part v0000010b30d35c70_0, 32, 2;
L_0000010b30e638d0 .part v0000010b30d35b30_0, 34, 2;
L_0000010b30e63e70 .part v0000010b30d35b30_0, 34, 2;
L_0000010b30e62250 .part v0000010b30d35c70_0, 34, 2;
L_0000010b30e44110 .part v0000010b30d35b30_0, 34, 2;
L_0000010b30e444d0 .part v0000010b30d35c70_0, 34, 2;
L_0000010b30e447f0 .part v0000010b30d35b30_0, 36, 2;
L_0000010b30e45b50 .part v0000010b30d35b30_0, 36, 2;
L_0000010b30e44bb0 .part v0000010b30d35c70_0, 36, 2;
L_0000010b30e44f70 .part v0000010b30d35b30_0, 36, 2;
L_0000010b30e45510 .part v0000010b30d35c70_0, 36, 2;
L_0000010b30e44ed0 .part v0000010b30d35b30_0, 38, 2;
L_0000010b30e441b0 .part v0000010b30d35b30_0, 38, 2;
L_0000010b30e44570 .part v0000010b30d35c70_0, 38, 2;
L_0000010b30e45330 .part v0000010b30d35b30_0, 38, 2;
L_0000010b30e45010 .part v0000010b30d35c70_0, 38, 2;
L_0000010b30e45f10 .part v0000010b30d35b30_0, 40, 2;
L_0000010b30e44cf0 .part v0000010b30d35b30_0, 40, 2;
L_0000010b30e45fb0 .part v0000010b30d35c70_0, 40, 2;
L_0000010b30e46050 .part v0000010b30d35b30_0, 40, 2;
L_0000010b30e44b10 .part v0000010b30d35c70_0, 40, 2;
L_0000010b30e45d30 .part v0000010b30d35b30_0, 42, 2;
L_0000010b30e45bf0 .part v0000010b30d35b30_0, 42, 2;
L_0000010b30e460f0 .part v0000010b30d35c70_0, 42, 2;
L_0000010b30e449d0 .part v0000010b30d35b30_0, 42, 2;
L_0000010b30e46410 .part v0000010b30d35c70_0, 42, 2;
L_0000010b30e45dd0 .part v0000010b30d35b30_0, 44, 2;
L_0000010b30e453d0 .part v0000010b30d35b30_0, 44, 2;
L_0000010b30e44e30 .part v0000010b30d35c70_0, 44, 2;
L_0000010b30e45650 .part v0000010b30d35b30_0, 44, 2;
L_0000010b30e45a10 .part v0000010b30d35c70_0, 44, 2;
L_0000010b30e46230 .part v0000010b30d35b30_0, 46, 2;
L_0000010b30e44890 .part v0000010b30d35b30_0, 46, 2;
L_0000010b30e456f0 .part v0000010b30d35c70_0, 46, 2;
L_0000010b30e45ab0 .part v0000010b30d35b30_0, 46, 2;
L_0000010b30e46190 .part v0000010b30d35c70_0, 46, 2;
L_0000010b30e44930 .part v0000010b30d35b30_0, 48, 2;
L_0000010b30e465f0 .part v0000010b30d35b30_0, 48, 2;
L_0000010b30e467d0 .part v0000010b30d35c70_0, 48, 2;
L_0000010b30e46690 .part v0000010b30d35b30_0, 48, 2;
L_0000010b30e44a70 .part v0000010b30d35c70_0, 48, 2;
L_0000010b30e45e70 .part v0000010b30d35b30_0, 50, 2;
L_0000010b30e44430 .part v0000010b30d35b30_0, 50, 2;
L_0000010b30e44610 .part v0000010b30d35c70_0, 50, 2;
L_0000010b30e47c70 .part v0000010b30d35b30_0, 50, 2;
L_0000010b30e47450 .part v0000010b30d35c70_0, 50, 2;
LS_0000010b30e47590_0_0 .concat8 [ 2 2 2 2], L_0000010b30e5e010, L_0000010b30e5dbb0, L_0000010b30e5f190, L_0000010b30e5f7d0;
LS_0000010b30e47590_0_4 .concat8 [ 2 2 2 2], L_0000010b30e60590, L_0000010b30e5fcd0, L_0000010b30e609f0, L_0000010b30e60d10;
LS_0000010b30e47590_0_8 .concat8 [ 2 2 2 2], L_0000010b30e61a30, L_0000010b30e60090, L_0000010b30e5fa50, L_0000010b30e610d0;
LS_0000010b30e47590_0_12 .concat8 [ 2 2 2 2], L_0000010b30e62930, L_0000010b30e63fb0, L_0000010b30e63510, L_0000010b30e63650;
LS_0000010b30e47590_0_16 .concat8 [ 2 2 2 2], L_0000010b30e62d90, L_0000010b30e63dd0, L_0000010b30e44750, L_0000010b30e464b0;
LS_0000010b30e47590_0_20 .concat8 [ 2 2 2 2], L_0000010b30e45290, L_0000010b30e44c50, L_0000010b30e451f0, L_0000010b30e44390;
LS_0000010b30e47590_0_24 .concat8 [ 2 2 2 0], L_0000010b30e45830, L_0000010b30e46870, L_0000010b30e48a30;
LS_0000010b30e47590_1_0 .concat8 [ 8 8 8 8], LS_0000010b30e47590_0_0, LS_0000010b30e47590_0_4, LS_0000010b30e47590_0_8, LS_0000010b30e47590_0_12;
LS_0000010b30e47590_1_4 .concat8 [ 8 8 6 0], LS_0000010b30e47590_0_16, LS_0000010b30e47590_0_20, LS_0000010b30e47590_0_24;
L_0000010b30e47590 .concat8 [ 32 22 0 0], LS_0000010b30e47590_1_0, LS_0000010b30e47590_1_4;
L_0000010b30e47bd0 .part v0000010b30d35b30_0, 52, 2;
LS_0000010b30e47db0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e5d250, L_0000010b30e5f050, L_0000010b30e5eb50, L_0000010b30e61490;
LS_0000010b30e47db0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e617b0, L_0000010b30e61210, L_0000010b30e61fd0, L_0000010b30e5fb90;
LS_0000010b30e47db0_0_8 .concat8 [ 2 2 2 2], L_0000010b30e61e90, L_0000010b30e60950, L_0000010b30e60a90, L_0000010b30e63f10;
LS_0000010b30e47db0_0_12 .concat8 [ 2 2 2 2], L_0000010b30e62610, L_0000010b30e627f0, L_0000010b30e62a70, L_0000010b30e63a10;
LS_0000010b30e47db0_0_16 .concat8 [ 2 2 2 2], L_0000010b30e62e30, L_0000010b30e622f0, L_0000010b30e46370, L_0000010b30e44250;
LS_0000010b30e47db0_0_20 .concat8 [ 2 2 2 2], L_0000010b30e46730, L_0000010b30e450b0, L_0000010b30e45470, L_0000010b30e45970;
LS_0000010b30e47db0_0_24 .concat8 [ 2 2 2 0], L_0000010b30e458d0, L_0000010b30e446b0, L_0000010b30e47d10;
LS_0000010b30e47db0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30e47db0_0_0, LS_0000010b30e47db0_0_4, LS_0000010b30e47db0_0_8, LS_0000010b30e47db0_0_12;
LS_0000010b30e47db0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30e47db0_0_16, LS_0000010b30e47db0_0_20, LS_0000010b30e47db0_0_24;
L_0000010b30e47db0 .concat8 [ 32 22 0 0], LS_0000010b30e47db0_1_0, LS_0000010b30e47db0_1_4;
L_0000010b30e46d70 .part v0000010b30d35b30_0, 52, 2;
L_0000010b30e47770 .part v0000010b30d35c70_0, 52, 2;
LS_0000010b30e476d0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e5f730, L_0000010b30e5d570, L_0000010b30e5e330, L_0000010b30e61350;
LS_0000010b30e476d0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e60310, L_0000010b30e5faf0, L_0000010b30e60810, L_0000010b30e61df0;
LS_0000010b30e476d0_0_8 .concat8 [ 2 2 2 2], L_0000010b30e61f30, L_0000010b30e612b0, L_0000010b30e613f0, L_0000010b30e63150;
LS_0000010b30e476d0_0_12 .concat8 [ 2 2 2 2], L_0000010b30e63d30, L_0000010b30e63330, L_0000010b30e63790, L_0000010b30e63b50;
LS_0000010b30e476d0_0_16 .concat8 [ 2 2 2 2], L_0000010b30e63bf0, L_0000010b30e45790, L_0000010b30e45150, L_0000010b30e442f0;
LS_0000010b30e476d0_0_20 .concat8 [ 2 2 2 2], L_0000010b30e44d90, L_0000010b30e455b0, L_0000010b30e462d0, L_0000010b30e46550;
LS_0000010b30e476d0_0_24 .concat8 [ 2 2 2 0], L_0000010b30e45c90, L_0000010b30e474f0, L_0000010b30e48b70;
LS_0000010b30e476d0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30e476d0_0_0, LS_0000010b30e476d0_0_4, LS_0000010b30e476d0_0_8, LS_0000010b30e476d0_0_12;
LS_0000010b30e476d0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30e476d0_0_16, LS_0000010b30e476d0_0_20, LS_0000010b30e476d0_0_24;
L_0000010b30e476d0 .concat8 [ 32 22 0 0], LS_0000010b30e476d0_1_0, LS_0000010b30e476d0_1_4;
L_0000010b30e47810 .part v0000010b30d35b30_0, 52, 2;
L_0000010b30e485d0 .part v0000010b30d35c70_0, 52, 2;
L_0000010b30e49110 .part v0000010b30d35b30_0, 0, 16;
L_0000010b30e4b7d0 .cmp/eq 3, v0000010b30d192f0_0, L_0000010b30e69cb0;
L_0000010b30e4afb0 .cmp/eq 3, v0000010b30d192f0_0, L_0000010b30e69cf8;
L_0000010b30e4af10 .functor MUXZ 54, v0000010b30d35c70_0, L_0000010b30e5e970, L_0000010b30c655f0, C4<>;
L_0000010b30e4a8d0 .part L_0000010b30e4af10, 0, 16;
L_0000010b30e49cf0 .concat [ 16 38 0 0], L_0000010b30e46f50, L_0000010b30e69d40;
L_0000010b30e49390 .part v0000010b30d35b30_0, 0, 52;
L_0000010b30e4a650 .concat [ 2 52 0 0], L_0000010b30e69d88, L_0000010b30e49390;
L_0000010b30e49d90 .part v0000010b30d35b30_0, 2, 52;
L_0000010b30e4a470 .concat [ 52 2 0 0], L_0000010b30e49d90, L_0000010b30e69d88;
L_0000010b30e499d0 .cmp/eq 3, v0000010b30d192f0_0, L_0000010b30e69dd0;
L_0000010b30e4ad30 .cmp/eq 3, v0000010b30d192f0_0, L_0000010b30e69e18;
L_0000010b30e4add0 .cmp/eq 3, v0000010b30d192f0_0, L_0000010b30e69e60;
L_0000010b30e4b050 .functor MUXZ 2, L_0000010b30e69ea8, L_0000010b30e497f0, L_0000010b30c66cb0, C4<>;
L_0000010b30e4a1f0 .part v0000010b30cfd650_0, 52, 2;
L_0000010b30e49f70 .cmp/eq 2, L_0000010b30e4a1f0, L_0000010b30e69ef0;
S_0000010b30cfae10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 97, 9 97 0, S_0000010b30cf99c0;
 .timescale 0 0;
v0000010b30c529e0_0 .var/2s "k", 31 0;
S_0000010b30cfa320 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 109, 9 109 0, S_0000010b30cf99c0;
 .timescale 0 0;
v0000010b30c54740_0 .var/2s "j", 31 0;
S_0000010b30cf9830 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b650b0 .param/l "i" 0 9 72, +C4<00>;
v0000010b30c533e0_0 .net *"_ivl_0", 1 0, L_0000010b30e5edd0;  1 drivers
v0000010b30c528a0_0 .net *"_ivl_10", 1 0, L_0000010b30e5f730;  1 drivers
v0000010b30c53ac0_0 .net *"_ivl_2", 1 0, L_0000010b30e5e010;  1 drivers
v0000010b30c54a60_0 .net *"_ivl_3", 1 0, L_0000010b30e5f550;  1 drivers
v0000010b30c54920_0 .net *"_ivl_4", 1 0, L_0000010b30e5d930;  1 drivers
v0000010b30c54c40_0 .net *"_ivl_6", 1 0, L_0000010b30e5d250;  1 drivers
v0000010b30c52bc0_0 .net *"_ivl_7", 1 0, L_0000010b30e5db10;  1 drivers
v0000010b30c54ce0_0 .net *"_ivl_8", 1 0, L_0000010b30e5d390;  1 drivers
L_0000010b30e5e010 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5edd0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e5d250 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5f550, L_0000010b30e5d930 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e5f730 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e5db10, L_0000010b30e5d390 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cf9380 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64df0 .param/l "i" 0 9 72, +C4<01>;
v0000010b30c541a0_0 .net *"_ivl_0", 1 0, L_0000010b30e5d4d0;  1 drivers
v0000010b30c54880_0 .net *"_ivl_10", 1 0, L_0000010b30e5d570;  1 drivers
v0000010b30c52a80_0 .net *"_ivl_2", 1 0, L_0000010b30e5dbb0;  1 drivers
v0000010b30c53c00_0 .net *"_ivl_3", 1 0, L_0000010b30e5de30;  1 drivers
v0000010b30c52f80_0 .net *"_ivl_4", 1 0, L_0000010b30e5eab0;  1 drivers
v0000010b30c52b20_0 .net *"_ivl_6", 1 0, L_0000010b30e5f050;  1 drivers
v0000010b30c53480_0 .net *"_ivl_7", 1 0, L_0000010b30e5f5f0;  1 drivers
v0000010b30c53520_0 .net *"_ivl_8", 1 0, L_0000010b30e5d430;  1 drivers
L_0000010b30e5dbb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5d4d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e5f050 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5de30, L_0000010b30e5eab0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e5d570 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e5f5f0, L_0000010b30e5d430 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cf9e70 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64bf0 .param/l "i" 0 9 72, +C4<010>;
v0000010b30c54240_0 .net *"_ivl_0", 1 0, L_0000010b30e5e830;  1 drivers
v0000010b30c542e0_0 .net *"_ivl_10", 1 0, L_0000010b30e5e330;  1 drivers
v0000010b30c53660_0 .net *"_ivl_2", 1 0, L_0000010b30e5f190;  1 drivers
v0000010b30c54ba0_0 .net *"_ivl_3", 1 0, L_0000010b30e5e6f0;  1 drivers
v0000010b30c537a0_0 .net *"_ivl_4", 1 0, L_0000010b30e5e3d0;  1 drivers
v0000010b30c546a0_0 .net *"_ivl_6", 1 0, L_0000010b30e5eb50;  1 drivers
v0000010b30c53700_0 .net *"_ivl_7", 1 0, L_0000010b30e5d610;  1 drivers
v0000010b30c53f20_0 .net *"_ivl_8", 1 0, L_0000010b30e5f230;  1 drivers
L_0000010b30e5f190 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5e830 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e5eb50 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5e6f0, L_0000010b30e5e3d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e5e330 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e5d610, L_0000010b30e5f230 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cf9510 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64630 .param/l "i" 0 9 72, +C4<011>;
v0000010b30c547e0_0 .net *"_ivl_0", 1 0, L_0000010b30e5e470;  1 drivers
v0000010b30c52d00_0 .net *"_ivl_10", 1 0, L_0000010b30e61350;  1 drivers
v0000010b30c52c60_0 .net *"_ivl_2", 1 0, L_0000010b30e5f7d0;  1 drivers
v0000010b30c53fc0_0 .net *"_ivl_3", 1 0, L_0000010b30e5d750;  1 drivers
v0000010b30c54060_0 .net *"_ivl_4", 1 0, L_0000010b30e60b30;  1 drivers
v0000010b30c54420_0 .net *"_ivl_6", 1 0, L_0000010b30e61490;  1 drivers
v0000010b30c52e40_0 .net *"_ivl_7", 1 0, L_0000010b30e60f90;  1 drivers
v0000010b30c53840_0 .net *"_ivl_8", 1 0, L_0000010b30e61030;  1 drivers
L_0000010b30e5f7d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5e470 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e61490 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5d750, L_0000010b30e60b30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e61350 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e60f90, L_0000010b30e61030 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfa190 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b646f0 .param/l "i" 0 9 72, +C4<0100>;
v0000010b30c53200_0 .net *"_ivl_0", 1 0, L_0000010b30e601d0;  1 drivers
v0000010b30c53020_0 .net *"_ivl_10", 1 0, L_0000010b30e60310;  1 drivers
v0000010b30c530c0_0 .net *"_ivl_2", 1 0, L_0000010b30e60590;  1 drivers
v0000010b30c53d40_0 .net *"_ivl_3", 1 0, L_0000010b30e5ff50;  1 drivers
v0000010b30c54d80_0 .net *"_ivl_4", 1 0, L_0000010b30e61ad0;  1 drivers
v0000010b30c549c0_0 .net *"_ivl_6", 1 0, L_0000010b30e617b0;  1 drivers
v0000010b30c53160_0 .net *"_ivl_7", 1 0, L_0000010b30e60c70;  1 drivers
v0000010b30c532a0_0 .net *"_ivl_8", 1 0, L_0000010b30e60630;  1 drivers
L_0000010b30e60590 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e601d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e617b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5ff50, L_0000010b30e61ad0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e60310 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e60c70, L_0000010b30e60630 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cf96a0 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65470 .param/l "i" 0 9 72, +C4<0101>;
v0000010b30c54380_0 .net *"_ivl_0", 1 0, L_0000010b30e60770;  1 drivers
v0000010b30c53980_0 .net *"_ivl_10", 1 0, L_0000010b30e5faf0;  1 drivers
v0000010b30c53a20_0 .net *"_ivl_2", 1 0, L_0000010b30e5fcd0;  1 drivers
v0000010b30c54b00_0 .net *"_ivl_3", 1 0, L_0000010b30e61b70;  1 drivers
v0000010b30c54560_0 .net *"_ivl_4", 1 0, L_0000010b30e618f0;  1 drivers
v0000010b30c544c0_0 .net *"_ivl_6", 1 0, L_0000010b30e61210;  1 drivers
v0000010b30c54600_0 .net *"_ivl_7", 1 0, L_0000010b30e5fc30;  1 drivers
v0000010b30c54e20_0 .net *"_ivl_8", 1 0, L_0000010b30e61c10;  1 drivers
L_0000010b30e5fcd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e60770 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e61210 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e61b70, L_0000010b30e618f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e5faf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e5fc30, L_0000010b30e61c10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cf9b50 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64c30 .param/l "i" 0 9 72, +C4<0110>;
v0000010b30c57260_0 .net *"_ivl_0", 1 0, L_0000010b30e604f0;  1 drivers
v0000010b30c569a0_0 .net *"_ivl_10", 1 0, L_0000010b30e60810;  1 drivers
v0000010b30c551e0_0 .net *"_ivl_2", 1 0, L_0000010b30e609f0;  1 drivers
v0000010b30c573a0_0 .net *"_ivl_3", 1 0, L_0000010b30e61990;  1 drivers
v0000010b30c55280_0 .net *"_ivl_4", 1 0, L_0000010b30e60130;  1 drivers
v0000010b30c56680_0 .net *"_ivl_6", 1 0, L_0000010b30e61fd0;  1 drivers
v0000010b30c56180_0 .net *"_ivl_7", 1 0, L_0000010b30e61cb0;  1 drivers
v0000010b30c57080_0 .net *"_ivl_8", 1 0, L_0000010b30e606d0;  1 drivers
L_0000010b30e609f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e604f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e61fd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e61990, L_0000010b30e60130 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e60810 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e61cb0, L_0000010b30e606d0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfa7d0 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b654b0 .param/l "i" 0 9 72, +C4<0111>;
v0000010b30c562c0_0 .net *"_ivl_0", 1 0, L_0000010b30e61d50;  1 drivers
v0000010b30c55e60_0 .net *"_ivl_10", 1 0, L_0000010b30e61df0;  1 drivers
v0000010b30c56ae0_0 .net *"_ivl_2", 1 0, L_0000010b30e60d10;  1 drivers
v0000010b30c57300_0 .net *"_ivl_3", 1 0, L_0000010b30e603b0;  1 drivers
v0000010b30c57440_0 .net *"_ivl_4", 1 0, L_0000010b30e5fd70;  1 drivers
v0000010b30c553c0_0 .net *"_ivl_6", 1 0, L_0000010b30e5fb90;  1 drivers
v0000010b30c56c20_0 .net *"_ivl_7", 1 0, L_0000010b30e61530;  1 drivers
v0000010b30c576c0_0 .net *"_ivl_8", 1 0, L_0000010b30e60db0;  1 drivers
L_0000010b30e60d10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e61d50 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e5fb90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e603b0, L_0000010b30e5fd70 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e61df0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e61530, L_0000010b30e60db0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfa4b0 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64c70 .param/l "i" 0 9 72, +C4<01000>;
v0000010b30c56ea0_0 .net *"_ivl_0", 1 0, L_0000010b30e62070;  1 drivers
v0000010b30c55fa0_0 .net *"_ivl_10", 1 0, L_0000010b30e61f30;  1 drivers
v0000010b30c56f40_0 .net *"_ivl_2", 1 0, L_0000010b30e61a30;  1 drivers
v0000010b30c556e0_0 .net *"_ivl_3", 1 0, L_0000010b30e60450;  1 drivers
v0000010b30c56220_0 .net *"_ivl_4", 1 0, L_0000010b30e615d0;  1 drivers
v0000010b30c56fe0_0 .net *"_ivl_6", 1 0, L_0000010b30e61e90;  1 drivers
v0000010b30c55320_0 .net *"_ivl_7", 1 0, L_0000010b30e608b0;  1 drivers
v0000010b30c550a0_0 .net *"_ivl_8", 1 0, L_0000010b30e61670;  1 drivers
L_0000010b30e61a30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e62070 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e61e90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e60450, L_0000010b30e615d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e61f30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e608b0, L_0000010b30e61670 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb6b0 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64eb0 .param/l "i" 0 9 72, +C4<01001>;
v0000010b30c567c0_0 .net *"_ivl_0", 1 0, L_0000010b30e61850;  1 drivers
v0000010b30c55460_0 .net *"_ivl_10", 1 0, L_0000010b30e612b0;  1 drivers
v0000010b30c57760_0 .net *"_ivl_2", 1 0, L_0000010b30e60090;  1 drivers
v0000010b30c56720_0 .net *"_ivl_3", 1 0, L_0000010b30e61710;  1 drivers
v0000010b30c55500_0 .net *"_ivl_4", 1 0, L_0000010b30e5fe10;  1 drivers
v0000010b30c56cc0_0 .net *"_ivl_6", 1 0, L_0000010b30e60950;  1 drivers
v0000010b30c55780_0 .net *"_ivl_7", 1 0, L_0000010b30e60e50;  1 drivers
v0000010b30c555a0_0 .net *"_ivl_8", 1 0, L_0000010b30e5f910;  1 drivers
L_0000010b30e60090 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e61850 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e60950 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e61710, L_0000010b30e5fe10 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e612b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e60e50, L_0000010b30e5f910 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb840 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64f70 .param/l "i" 0 9 72, +C4<01010>;
v0000010b30c55f00_0 .net *"_ivl_0", 1 0, L_0000010b30e5f9b0;  1 drivers
v0000010b30c55be0_0 .net *"_ivl_10", 1 0, L_0000010b30e613f0;  1 drivers
v0000010b30c57120_0 .net *"_ivl_2", 1 0, L_0000010b30e5fa50;  1 drivers
v0000010b30c55640_0 .net *"_ivl_3", 1 0, L_0000010b30e5feb0;  1 drivers
v0000010b30c55c80_0 .net *"_ivl_4", 1 0, L_0000010b30e5fff0;  1 drivers
v0000010b30c55820_0 .net *"_ivl_6", 1 0, L_0000010b30e60a90;  1 drivers
v0000010b30c57800_0 .net *"_ivl_7", 1 0, L_0000010b30e60270;  1 drivers
v0000010b30c55140_0 .net *"_ivl_8", 1 0, L_0000010b30e60bd0;  1 drivers
L_0000010b30e5fa50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5f9b0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e60a90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e5feb0, L_0000010b30e5fff0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e613f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e60270, L_0000010b30e60bd0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfbe80 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64cf0 .param/l "i" 0 9 72, +C4<01011>;
v0000010b30c571c0_0 .net *"_ivl_0", 1 0, L_0000010b30e60ef0;  1 drivers
v0000010b30c574e0_0 .net *"_ivl_10", 1 0, L_0000010b30e63150;  1 drivers
v0000010b30c57580_0 .net *"_ivl_2", 1 0, L_0000010b30e610d0;  1 drivers
v0000010b30c558c0_0 .net *"_ivl_3", 1 0, L_0000010b30e61170;  1 drivers
v0000010b30c56040_0 .net *"_ivl_4", 1 0, L_0000010b30e62b10;  1 drivers
v0000010b30c56360_0 .net *"_ivl_6", 1 0, L_0000010b30e63f10;  1 drivers
v0000010b30c57620_0 .net *"_ivl_7", 1 0, L_0000010b30e626b0;  1 drivers
v0000010b30c55960_0 .net *"_ivl_8", 1 0, L_0000010b30e621b0;  1 drivers
L_0000010b30e610d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e60ef0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e63f10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e61170, L_0000010b30e62b10 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63150 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e626b0, L_0000010b30e621b0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfce20 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64d30 .param/l "i" 0 9 72, +C4<01100>;
v0000010b30c55a00_0 .net *"_ivl_0", 1 0, L_0000010b30e624d0;  1 drivers
v0000010b30c55aa0_0 .net *"_ivl_10", 1 0, L_0000010b30e63d30;  1 drivers
v0000010b30c56860_0 .net *"_ivl_2", 1 0, L_0000010b30e62930;  1 drivers
v0000010b30c55b40_0 .net *"_ivl_3", 1 0, L_0000010b30e635b0;  1 drivers
v0000010b30c55d20_0 .net *"_ivl_4", 1 0, L_0000010b30e62430;  1 drivers
v0000010b30c56d60_0 .net *"_ivl_6", 1 0, L_0000010b30e62610;  1 drivers
v0000010b30c55dc0_0 .net *"_ivl_7", 1 0, L_0000010b30e62570;  1 drivers
v0000010b30c56b80_0 .net *"_ivl_8", 1 0, L_0000010b30e62110;  1 drivers
L_0000010b30e62930 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e624d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e62610 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e635b0, L_0000010b30e62430 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63d30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e62570, L_0000010b30e62110 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfbcf0 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64e30 .param/l "i" 0 9 72, +C4<01101>;
v0000010b30c560e0_0 .net *"_ivl_0", 1 0, L_0000010b30e63ab0;  1 drivers
v0000010b30c56400_0 .net *"_ivl_10", 1 0, L_0000010b30e63330;  1 drivers
v0000010b30c564a0_0 .net *"_ivl_2", 1 0, L_0000010b30e63fb0;  1 drivers
v0000010b30c56540_0 .net *"_ivl_3", 1 0, L_0000010b30e62750;  1 drivers
v0000010b30c565e0_0 .net *"_ivl_4", 1 0, L_0000010b30e633d0;  1 drivers
v0000010b30c56900_0 .net *"_ivl_6", 1 0, L_0000010b30e627f0;  1 drivers
v0000010b30c56e00_0 .net *"_ivl_7", 1 0, L_0000010b30e63290;  1 drivers
v0000010b30c56a40_0 .net *"_ivl_8", 1 0, L_0000010b30e630b0;  1 drivers
L_0000010b30e63fb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e63ab0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e627f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e62750, L_0000010b30e633d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63330 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e63290, L_0000010b30e630b0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb9d0 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64e70 .param/l "i" 0 9 72, +C4<01110>;
v0000010b309cb630_0 .net *"_ivl_0", 1 0, L_0000010b30e62390;  1 drivers
v0000010b309cb6d0_0 .net *"_ivl_10", 1 0, L_0000010b30e63790;  1 drivers
v0000010b309cbdb0_0 .net *"_ivl_2", 1 0, L_0000010b30e63510;  1 drivers
v0000010b309cb9f0_0 .net *"_ivl_3", 1 0, L_0000010b30e62890;  1 drivers
v0000010b309cbb30_0 .net *"_ivl_4", 1 0, L_0000010b30e629d0;  1 drivers
v0000010b309cc3f0_0 .net *"_ivl_6", 1 0, L_0000010b30e62a70;  1 drivers
v0000010b309cc710_0 .net *"_ivl_7", 1 0, L_0000010b30e62bb0;  1 drivers
v0000010b309ccd50_0 .net *"_ivl_8", 1 0, L_0000010b30e63010;  1 drivers
L_0000010b30e63510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e62390 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e62a70 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e62890, L_0000010b30e629d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63790 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e62bb0, L_0000010b30e63010 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc4c0 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64f30 .param/l "i" 0 9 72, +C4<01111>;
v0000010b309cca30_0 .net *"_ivl_0", 1 0, L_0000010b30e63470;  1 drivers
v0000010b309c64f0_0 .net *"_ivl_10", 1 0, L_0000010b30e63b50;  1 drivers
v0000010b309c6590_0 .net *"_ivl_2", 1 0, L_0000010b30e63650;  1 drivers
v0000010b309c73f0_0 .net *"_ivl_3", 1 0, L_0000010b30e63970;  1 drivers
v0000010b309c7490_0 .net *"_ivl_4", 1 0, L_0000010b30e62c50;  1 drivers
v0000010b309c5550_0 .net *"_ivl_6", 1 0, L_0000010b30e63a10;  1 drivers
v0000010b309c6630_0 .net *"_ivl_7", 1 0, L_0000010b30e62cf0;  1 drivers
v0000010b309c6d10_0 .net *"_ivl_8", 1 0, L_0000010b30e63c90;  1 drivers
L_0000010b30e63650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e63470 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e63a10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e63970, L_0000010b30e62c50 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63b50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e62cf0, L_0000010b30e63c90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb200 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b64fb0 .param/l "i" 0 9 72, +C4<010000>;
v0000010b309c5870_0 .net *"_ivl_0", 1 0, L_0000010b30e631f0;  1 drivers
v0000010b309c6f90_0 .net *"_ivl_10", 1 0, L_0000010b30e63bf0;  1 drivers
v0000010b309c4e70_0 .net *"_ivl_2", 1 0, L_0000010b30e62d90;  1 drivers
v0000010b309c4f10_0 .net *"_ivl_3", 1 0, L_0000010b30e62f70;  1 drivers
v0000010b30b32950_0 .net *"_ivl_4", 1 0, L_0000010b30e636f0;  1 drivers
v0000010b30b33490_0 .net *"_ivl_6", 1 0, L_0000010b30e62e30;  1 drivers
v0000010b30b31f50_0 .net *"_ivl_7", 1 0, L_0000010b30e62ed0;  1 drivers
v0000010b30b35c90_0 .net *"_ivl_8", 1 0, L_0000010b30e63830;  1 drivers
L_0000010b30e62d90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e631f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e62e30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e62f70, L_0000010b30e636f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e63bf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e62ed0, L_0000010b30e63830 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfbb60 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65230 .param/l "i" 0 9 72, +C4<010001>;
v0000010b30b35a10_0 .net *"_ivl_0", 1 0, L_0000010b30e638d0;  1 drivers
v0000010b30b34610_0 .net *"_ivl_10", 1 0, L_0000010b30e45790;  1 drivers
v0000010b30b34750_0 .net *"_ivl_2", 1 0, L_0000010b30e63dd0;  1 drivers
v0000010b30b34f70_0 .net *"_ivl_3", 1 0, L_0000010b30e63e70;  1 drivers
v0000010b30b35010_0 .net *"_ivl_4", 1 0, L_0000010b30e62250;  1 drivers
v0000010b30b383f0_0 .net *"_ivl_6", 1 0, L_0000010b30e622f0;  1 drivers
v0000010b30b3a5b0_0 .net *"_ivl_7", 1 0, L_0000010b30e44110;  1 drivers
v0000010b309703b0_0 .net *"_ivl_8", 1 0, L_0000010b30e444d0;  1 drivers
L_0000010b30e63dd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e638d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e622f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e63e70, L_0000010b30e62250 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e45790 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e44110, L_0000010b30e444d0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc010 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65a30 .param/l "i" 0 9 72, +C4<010010>;
v0000010b30933920_0 .net *"_ivl_0", 1 0, L_0000010b30e447f0;  1 drivers
v0000010b30967670_0 .net *"_ivl_10", 1 0, L_0000010b30e45150;  1 drivers
v0000010b30957130_0 .net *"_ivl_2", 1 0, L_0000010b30e44750;  1 drivers
v0000010b30d05710_0 .net *"_ivl_3", 1 0, L_0000010b30e45b50;  1 drivers
v0000010b30d06750_0 .net *"_ivl_4", 1 0, L_0000010b30e44bb0;  1 drivers
v0000010b30d067f0_0 .net *"_ivl_6", 1 0, L_0000010b30e46370;  1 drivers
v0000010b30d05d50_0 .net *"_ivl_7", 1 0, L_0000010b30e44f70;  1 drivers
v0000010b30d06890_0 .net *"_ivl_8", 1 0, L_0000010b30e45510;  1 drivers
L_0000010b30e44750 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e447f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e46370 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e45b50, L_0000010b30e44bb0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e45150 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e44f70, L_0000010b30e45510 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc650 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b655f0 .param/l "i" 0 9 72, +C4<010011>;
v0000010b30d06430_0 .net *"_ivl_0", 1 0, L_0000010b30e44ed0;  1 drivers
v0000010b30d06f70_0 .net *"_ivl_10", 1 0, L_0000010b30e442f0;  1 drivers
v0000010b30d057b0_0 .net *"_ivl_2", 1 0, L_0000010b30e464b0;  1 drivers
v0000010b30d061b0_0 .net *"_ivl_3", 1 0, L_0000010b30e441b0;  1 drivers
v0000010b30d04f90_0 .net *"_ivl_4", 1 0, L_0000010b30e44570;  1 drivers
v0000010b30d06570_0 .net *"_ivl_6", 1 0, L_0000010b30e44250;  1 drivers
v0000010b30d049f0_0 .net *"_ivl_7", 1 0, L_0000010b30e45330;  1 drivers
v0000010b30d06a70_0 .net *"_ivl_8", 1 0, L_0000010b30e45010;  1 drivers
L_0000010b30e464b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e44ed0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e44250 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e441b0, L_0000010b30e44570 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e442f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e45330, L_0000010b30e45010 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb070 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b655b0 .param/l "i" 0 9 72, +C4<010100>;
v0000010b30d05490_0 .net *"_ivl_0", 1 0, L_0000010b30e45f10;  1 drivers
v0000010b30d06930_0 .net *"_ivl_10", 1 0, L_0000010b30e44d90;  1 drivers
v0000010b30d050d0_0 .net *"_ivl_2", 1 0, L_0000010b30e45290;  1 drivers
v0000010b30d05170_0 .net *"_ivl_3", 1 0, L_0000010b30e44cf0;  1 drivers
v0000010b30d05030_0 .net *"_ivl_4", 1 0, L_0000010b30e45fb0;  1 drivers
v0000010b30d069d0_0 .net *"_ivl_6", 1 0, L_0000010b30e46730;  1 drivers
v0000010b30d062f0_0 .net *"_ivl_7", 1 0, L_0000010b30e46050;  1 drivers
v0000010b30d05f30_0 .net *"_ivl_8", 1 0, L_0000010b30e44b10;  1 drivers
L_0000010b30e45290 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e45f10 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e46730 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e44cf0, L_0000010b30e45fb0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e44d90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e46050, L_0000010b30e44b10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc1a0 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b657b0 .param/l "i" 0 9 72, +C4<010101>;
v0000010b30d05df0_0 .net *"_ivl_0", 1 0, L_0000010b30e45d30;  1 drivers
v0000010b30d06ed0_0 .net *"_ivl_10", 1 0, L_0000010b30e455b0;  1 drivers
v0000010b30d06070_0 .net *"_ivl_2", 1 0, L_0000010b30e44c50;  1 drivers
v0000010b30d06b10_0 .net *"_ivl_3", 1 0, L_0000010b30e45bf0;  1 drivers
v0000010b30d06bb0_0 .net *"_ivl_4", 1 0, L_0000010b30e460f0;  1 drivers
v0000010b30d058f0_0 .net *"_ivl_6", 1 0, L_0000010b30e450b0;  1 drivers
v0000010b30d066b0_0 .net *"_ivl_7", 1 0, L_0000010b30e449d0;  1 drivers
v0000010b30d053f0_0 .net *"_ivl_8", 1 0, L_0000010b30e46410;  1 drivers
L_0000010b30e44c50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e45d30 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e450b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e45bf0, L_0000010b30e460f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e455b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e449d0, L_0000010b30e46410 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc330 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b656f0 .param/l "i" 0 9 72, +C4<010110>;
v0000010b30d05530_0 .net *"_ivl_0", 1 0, L_0000010b30e45dd0;  1 drivers
v0000010b30d064d0_0 .net *"_ivl_10", 1 0, L_0000010b30e462d0;  1 drivers
v0000010b30d05210_0 .net *"_ivl_2", 1 0, L_0000010b30e451f0;  1 drivers
v0000010b30d05e90_0 .net *"_ivl_3", 1 0, L_0000010b30e453d0;  1 drivers
v0000010b30d05fd0_0 .net *"_ivl_4", 1 0, L_0000010b30e44e30;  1 drivers
v0000010b30d04a90_0 .net *"_ivl_6", 1 0, L_0000010b30e45470;  1 drivers
v0000010b30d04ef0_0 .net *"_ivl_7", 1 0, L_0000010b30e45650;  1 drivers
v0000010b30d07010_0 .net *"_ivl_8", 1 0, L_0000010b30e45a10;  1 drivers
L_0000010b30e451f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e45dd0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e45470 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e453d0, L_0000010b30e44e30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e462d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e45650, L_0000010b30e45a10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc7e0 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65870 .param/l "i" 0 9 72, +C4<010111>;
v0000010b30d055d0_0 .net *"_ivl_0", 1 0, L_0000010b30e46230;  1 drivers
v0000010b30d04db0_0 .net *"_ivl_10", 1 0, L_0000010b30e46550;  1 drivers
v0000010b30d052b0_0 .net *"_ivl_2", 1 0, L_0000010b30e44390;  1 drivers
v0000010b30d05990_0 .net *"_ivl_3", 1 0, L_0000010b30e44890;  1 drivers
v0000010b30d06c50_0 .net *"_ivl_4", 1 0, L_0000010b30e456f0;  1 drivers
v0000010b30d05b70_0 .net *"_ivl_6", 1 0, L_0000010b30e45970;  1 drivers
v0000010b30d06110_0 .net *"_ivl_7", 1 0, L_0000010b30e45ab0;  1 drivers
v0000010b30d06cf0_0 .net *"_ivl_8", 1 0, L_0000010b30e46190;  1 drivers
L_0000010b30e44390 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e46230 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e45970 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e44890, L_0000010b30e456f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e46550 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e45ab0, L_0000010b30e46190 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfc970 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b66170 .param/l "i" 0 9 72, +C4<011000>;
v0000010b30d048b0_0 .net *"_ivl_0", 1 0, L_0000010b30e44930;  1 drivers
v0000010b30d06250_0 .net *"_ivl_10", 1 0, L_0000010b30e45c90;  1 drivers
v0000010b30d06610_0 .net *"_ivl_2", 1 0, L_0000010b30e45830;  1 drivers
v0000010b30d06d90_0 .net *"_ivl_3", 1 0, L_0000010b30e465f0;  1 drivers
v0000010b30d06390_0 .net *"_ivl_4", 1 0, L_0000010b30e467d0;  1 drivers
v0000010b30d05670_0 .net *"_ivl_6", 1 0, L_0000010b30e458d0;  1 drivers
v0000010b30d06e30_0 .net *"_ivl_7", 1 0, L_0000010b30e46690;  1 drivers
v0000010b30d04950_0 .net *"_ivl_8", 1 0, L_0000010b30e44a70;  1 drivers
L_0000010b30e45830 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e44930 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e458d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e465f0, L_0000010b30e467d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e45c90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e46690, L_0000010b30e44a70 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfcb00 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b659f0 .param/l "i" 0 9 72, +C4<011001>;
v0000010b30d04b30_0 .net *"_ivl_0", 1 0, L_0000010b30e45e70;  1 drivers
v0000010b30d04bd0_0 .net *"_ivl_10", 1 0, L_0000010b30e474f0;  1 drivers
v0000010b30d05350_0 .net *"_ivl_2", 1 0, L_0000010b30e46870;  1 drivers
v0000010b30d05850_0 .net *"_ivl_3", 1 0, L_0000010b30e44430;  1 drivers
v0000010b30d04c70_0 .net *"_ivl_4", 1 0, L_0000010b30e44610;  1 drivers
v0000010b30d05a30_0 .net *"_ivl_6", 1 0, L_0000010b30e446b0;  1 drivers
v0000010b30d05ad0_0 .net *"_ivl_7", 1 0, L_0000010b30e47c70;  1 drivers
v0000010b30d04d10_0 .net *"_ivl_8", 1 0, L_0000010b30e47450;  1 drivers
L_0000010b30e46870 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e45e70 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e446b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e44430, L_0000010b30e44610 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e474f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e47c70, L_0000010b30e47450 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfb520 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 72, 9 72 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b663f0 .param/l "i" 0 9 72, +C4<011010>;
v0000010b30d04e50_0 .net *"_ivl_0", 1 0, L_0000010b30e47bd0;  1 drivers
v0000010b30d05c10_0 .net *"_ivl_10", 1 0, L_0000010b30e48b70;  1 drivers
v0000010b30d05cb0_0 .net *"_ivl_2", 1 0, L_0000010b30e48a30;  1 drivers
v0000010b30d07510_0 .net *"_ivl_3", 1 0, L_0000010b30e46d70;  1 drivers
v0000010b30d085f0_0 .net *"_ivl_4", 1 0, L_0000010b30e47770;  1 drivers
v0000010b30d080f0_0 .net *"_ivl_6", 1 0, L_0000010b30e47d10;  1 drivers
v0000010b30d08c30_0 .net *"_ivl_7", 1 0, L_0000010b30e47810;  1 drivers
v0000010b30d08550_0 .net *"_ivl_8", 1 0, L_0000010b30e485d0;  1 drivers
L_0000010b30e48a30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e47bd0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30e47d10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30e46d70, L_0000010b30e47770 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30e48b70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30e47810, L_0000010b30e485d0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30cfcc90 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65770 .param/l "i" 0 9 51, +C4<00>;
v0000010b30d07d30_0 .net *"_ivl_0", 1 0, L_0000010b30e5c3f0;  1 drivers
v0000010b30d08f50_0 .net *"_ivl_2", 1 0, L_0000010b30e5ab90;  1 drivers
L_0000010b30e5ab90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5c3f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30cfb390 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65c30 .param/l "i" 0 9 51, +C4<01>;
v0000010b30d09130_0 .net *"_ivl_0", 1 0, L_0000010b30e5b4f0;  1 drivers
v0000010b30d09310_0 .net *"_ivl_2", 1 0, L_0000010b30e5aff0;  1 drivers
L_0000010b30e5aff0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5b4f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0dea0 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65df0 .param/l "i" 0 9 51, +C4<010>;
v0000010b30d08ff0_0 .net *"_ivl_0", 1 0, L_0000010b30e5b630;  1 drivers
v0000010b30d076f0_0 .net *"_ivl_2", 1 0, L_0000010b30e5be50;  1 drivers
L_0000010b30e5be50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5b630 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d090 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65970 .param/l "i" 0 9 51, +C4<011>;
v0000010b30d09090_0 .net *"_ivl_0", 1 0, L_0000010b30e5acd0;  1 drivers
v0000010b30d07650_0 .net *"_ivl_2", 1 0, L_0000010b30e5bef0;  1 drivers
L_0000010b30e5bef0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5acd0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e800 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65730 .param/l "i" 0 9 51, +C4<0100>;
v0000010b30d078d0_0 .net *"_ivl_0", 1 0, L_0000010b30e5c710;  1 drivers
v0000010b30d08730_0 .net *"_ivl_2", 1 0, L_0000010b30e5c490;  1 drivers
L_0000010b30e5c490 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5c710 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d6d0 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b661b0 .param/l "i" 0 9 51, +C4<0101>;
v0000010b30d091d0_0 .net *"_ivl_0", 1 0, L_0000010b30e5c7b0;  1 drivers
v0000010b30d073d0_0 .net *"_ivl_2", 1 0, L_0000010b30e5cd50;  1 drivers
L_0000010b30e5cd50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5c7b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d220 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65630 .param/l "i" 0 9 51, +C4<0110>;
v0000010b30d07c90_0 .net *"_ivl_0", 1 0, L_0000010b30e5b130;  1 drivers
v0000010b30d09270_0 .net *"_ivl_2", 1 0, L_0000010b30e5ad70;  1 drivers
L_0000010b30e5ad70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5b130 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d9f0 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65a70 .param/l "i" 0 9 51, +C4<0111>;
v0000010b30d07790_0 .net *"_ivl_0", 1 0, L_0000010b30e5b1d0;  1 drivers
v0000010b30d093b0_0 .net *"_ivl_2", 1 0, L_0000010b30e5b3b0;  1 drivers
L_0000010b30e5b3b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5b1d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0dd10 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b662b0 .param/l "i" 0 9 51, +C4<01000>;
v0000010b30d07dd0_0 .net *"_ivl_0", 1 0, L_0000010b30e5b270;  1 drivers
v0000010b30d07fb0_0 .net *"_ivl_2", 1 0, L_0000010b30e5b310;  1 drivers
L_0000010b30e5b310 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5b270 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e670 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b663b0 .param/l "i" 0 9 51, +C4<01001>;
v0000010b30d08190_0 .net *"_ivl_0", 1 0, L_0000010b30e5da70;  1 drivers
v0000010b30d08eb0_0 .net *"_ivl_2", 1 0, L_0000010b30e5e8d0;  1 drivers
L_0000010b30e5e8d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5da70 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e030 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65cb0 .param/l "i" 0 9 51, +C4<01010>;
v0000010b30d07bf0_0 .net *"_ivl_0", 1 0, L_0000010b30e5e0b0;  1 drivers
v0000010b30d08230_0 .net *"_ivl_2", 1 0, L_0000010b30e5f4b0;  1 drivers
L_0000010b30e5f4b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5e0b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0eb20 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65670 .param/l "i" 0 9 51, +C4<01011>;
v0000010b30d09770_0 .net *"_ivl_0", 1 0, L_0000010b30e5d110;  1 drivers
v0000010b30d07470_0 .net *"_ivl_2", 1 0, L_0000010b30e5d7f0;  1 drivers
L_0000010b30e5d7f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5d110 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e1c0 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65c70 .param/l "i" 0 9 51, +C4<01100>;
v0000010b30d07e70_0 .net *"_ivl_0", 1 0, L_0000010b30e5ebf0;  1 drivers
v0000010b30d08af0_0 .net *"_ivl_2", 1 0, L_0000010b30e5efb0;  1 drivers
L_0000010b30e5efb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5ebf0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0ee40 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b66270 .param/l "i" 0 9 51, +C4<01101>;
v0000010b30d075b0_0 .net *"_ivl_0", 1 0, L_0000010b30e5f870;  1 drivers
v0000010b30d07f10_0 .net *"_ivl_2", 1 0, L_0000010b30e5f370;  1 drivers
L_0000010b30e5f370 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5f870 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d3b0 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65cf0 .param/l "i" 0 9 51, +C4<01110>;
v0000010b30d096d0_0 .net *"_ivl_0", 1 0, L_0000010b30e5f690;  1 drivers
v0000010b30d094f0_0 .net *"_ivl_2", 1 0, L_0000010b30e5d2f0;  1 drivers
L_0000010b30e5d2f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5f690 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e350 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b661f0 .param/l "i" 0 9 51, +C4<01111>;
v0000010b30d07a10_0 .net *"_ivl_0", 1 0, L_0000010b30e5e1f0;  1 drivers
v0000010b30d084b0_0 .net *"_ivl_2", 1 0, L_0000010b30e5e650;  1 drivers
L_0000010b30e5e650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5e1f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d860 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65ff0 .param/l "i" 0 9 51, +C4<010000>;
v0000010b30d07970_0 .net *"_ivl_0", 1 0, L_0000010b30e5dcf0;  1 drivers
v0000010b30d08690_0 .net *"_ivl_2", 1 0, L_0000010b30e5ec90;  1 drivers
L_0000010b30e5ec90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5dcf0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0db80 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b656b0 .param/l "i" 0 9 51, +C4<010001>;
v0000010b30d09810_0 .net *"_ivl_0", 1 0, L_0000010b30e5dc50;  1 drivers
v0000010b30d087d0_0 .net *"_ivl_2", 1 0, L_0000010b30e5e790;  1 drivers
L_0000010b30e5e790 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5dc50 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e4e0 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b66030 .param/l "i" 0 9 51, +C4<010010>;
v0000010b30d08870_0 .net *"_ivl_0", 1 0, L_0000010b30e5ee70;  1 drivers
v0000010b30d070b0_0 .net *"_ivl_2", 1 0, L_0000010b30e5d9d0;  1 drivers
L_0000010b30e5d9d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5ee70 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0e990 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65e30 .param/l "i" 0 9 51, +C4<010011>;
v0000010b30d07290_0 .net *"_ivl_0", 1 0, L_0000010b30e5d1b0;  1 drivers
v0000010b30d08910_0 .net *"_ivl_2", 1 0, L_0000010b30e5e5b0;  1 drivers
L_0000010b30e5e5b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5d1b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0ecb0 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65eb0 .param/l "i" 0 9 51, +C4<010100>;
v0000010b30d09590_0 .net *"_ivl_0", 1 0, L_0000010b30e5ef10;  1 drivers
v0000010b30d07830_0 .net *"_ivl_2", 1 0, L_0000010b30e5ded0;  1 drivers
L_0000010b30e5ded0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5ef10 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0d540 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65b70 .param/l "i" 0 9 51, +C4<010101>;
v0000010b30d07150_0 .net *"_ivl_0", 1 0, L_0000010b30e5e150;  1 drivers
v0000010b30d08050_0 .net *"_ivl_2", 1 0, L_0000010b30e5e290;  1 drivers
L_0000010b30e5e290 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5e150 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0fd20 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65e70 .param/l "i" 0 9 51, +C4<010110>;
v0000010b30d09450_0 .net *"_ivl_0", 1 0, L_0000010b30e5d6b0;  1 drivers
v0000010b30d082d0_0 .net *"_ivl_2", 1 0, L_0000010b30e5f410;  1 drivers
L_0000010b30e5f410 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5d6b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d10360 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b66230 .param/l "i" 0 9 51, +C4<010111>;
v0000010b30d08a50_0 .net *"_ivl_0", 1 0, L_0000010b30e5f0f0;  1 drivers
v0000010b30d08d70_0 .net *"_ivl_2", 1 0, L_0000010b30e5ea10;  1 drivers
L_0000010b30e5ea10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5f0f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d101d0 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65bf0 .param/l "i" 0 9 51, +C4<011000>;
v0000010b30d07ab0_0 .net *"_ivl_0", 1 0, L_0000010b30e5dd90;  1 drivers
v0000010b30d08370_0 .net *"_ivl_2", 1 0, L_0000010b30e5f2d0;  1 drivers
L_0000010b30e5f2d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5dd90 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0f870 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b65ab0 .param/l "i" 0 9 51, +C4<011001>;
v0000010b30d08e10_0 .net *"_ivl_0", 1 0, L_0000010b30e5d890;  1 drivers
v0000010b30d08410_0 .net *"_ivl_2", 1 0, L_0000010b30e5ed30;  1 drivers
L_0000010b30e5ed30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5d890 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d0f3c0 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 51, 9 51 0, S_0000010b30cf99c0;
 .timescale 0 0;
P_0000010b30b66470 .param/l "i" 0 9 51, +C4<011010>;
v0000010b30d089b0_0 .net *"_ivl_0", 1 0, L_0000010b30e5df70;  1 drivers
v0000010b30d08b90_0 .net *"_ivl_2", 1 0, L_0000010b30e5e510;  1 drivers
L_0000010b30e5e510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e5df70 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d109a0 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 62, 6 22 0, S_0000010b30cf99c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0ad50_0 .net "a", 15 0, L_0000010b30e49110;  1 drivers
v0000010b30d0ae90_0 .net "b", 15 0, L_0000010b30e4a8d0;  1 drivers
v0000010b30d099f0_0 .net "cin", 1 0, L_0000010b30e69c68;  alias, 1 drivers
v0000010b30d0aa30_0 .net "cout", 1 0, L_0000010b30e497f0;  alias, 1 drivers
v0000010b30d0aad0_0 .net "sum", 15 0, L_0000010b30e46f50;  1 drivers
S_0000010b30d10b30 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d109a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b659b0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c66e70 .functor BUFZ 2, L_0000010b30e69c68, C4<00>, C4<00>, C4<00>;
v0000010b30d09a90_0 .net *"_ivl_61", 1 0, L_0000010b30c66e70;  1 drivers
v0000010b30d0bf70_0 .net "a", 15 0, L_0000010b30e49110;  alias, 1 drivers
v0000010b30d0a8f0_0 .net "b", 15 0, L_0000010b30e4a8d0;  alias, 1 drivers
v0000010b30d0b6b0_0 .net "carry", 17 0, L_0000010b30e46cd0;  1 drivers
v0000010b30d0a170_0 .net "cin", 1 0, L_0000010b30e69c68;  alias, 1 drivers
v0000010b30d0bbb0_0 .net "cout", 1 0, L_0000010b30e497f0;  alias, 1 drivers
v0000010b30d0c010_0 .net "sum", 15 0, L_0000010b30e46f50;  alias, 1 drivers
L_0000010b30e478b0 .part L_0000010b30e49110, 0, 2;
L_0000010b30e48ad0 .part L_0000010b30e4a8d0, 0, 2;
L_0000010b30e48350 .part L_0000010b30e46cd0, 0, 2;
L_0000010b30e46ff0 .part L_0000010b30e49110, 2, 2;
L_0000010b30e48030 .part L_0000010b30e4a8d0, 2, 2;
L_0000010b30e46e10 .part L_0000010b30e46cd0, 2, 2;
L_0000010b30e46910 .part L_0000010b30e49110, 4, 2;
L_0000010b30e483f0 .part L_0000010b30e4a8d0, 4, 2;
L_0000010b30e47950 .part L_0000010b30e46cd0, 4, 2;
L_0000010b30e487b0 .part L_0000010b30e49110, 6, 2;
L_0000010b30e47090 .part L_0000010b30e4a8d0, 6, 2;
L_0000010b30e47310 .part L_0000010b30e46cd0, 6, 2;
L_0000010b30e48530 .part L_0000010b30e49110, 8, 2;
L_0000010b30e488f0 .part L_0000010b30e4a8d0, 8, 2;
L_0000010b30e48170 .part L_0000010b30e46cd0, 8, 2;
L_0000010b30e482b0 .part L_0000010b30e49110, 10, 2;
L_0000010b30e46c30 .part L_0000010b30e4a8d0, 10, 2;
L_0000010b30e48490 .part L_0000010b30e46cd0, 10, 2;
L_0000010b30e48e90 .part L_0000010b30e49110, 12, 2;
L_0000010b30e46a50 .part L_0000010b30e4a8d0, 12, 2;
L_0000010b30e48f30 .part L_0000010b30e46cd0, 12, 2;
L_0000010b30e471d0 .part L_0000010b30e49110, 14, 2;
L_0000010b30e49070 .part L_0000010b30e4a8d0, 14, 2;
L_0000010b30e46b90 .part L_0000010b30e46cd0, 14, 2;
LS_0000010b30e46f50_0_0 .concat8 [ 2 2 2 2], L_0000010b30e47630, L_0000010b30e479f0, L_0000010b30e47f90, L_0000010b30e46eb0;
LS_0000010b30e46f50_0_4 .concat8 [ 2 2 2 2], L_0000010b30e480d0, L_0000010b30e48710, L_0000010b30e47130, L_0000010b30e46af0;
L_0000010b30e46f50 .concat8 [ 8 8 0 0], LS_0000010b30e46f50_0_0, LS_0000010b30e46f50_0_4;
LS_0000010b30e46cd0_0_0 .concat8 [ 2 2 2 2], L_0000010b30c66e70, L_0000010b30e48670, L_0000010b30e47270, L_0000010b30e469b0;
LS_0000010b30e46cd0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e47a90, L_0000010b30e47b30, L_0000010b30e48cb0, L_0000010b30e48df0;
LS_0000010b30e46cd0_0_8 .concat8 [ 2 0 0 0], L_0000010b30e48fd0;
L_0000010b30e46cd0 .concat8 [ 8 8 2 0], LS_0000010b30e46cd0_0_0, LS_0000010b30e46cd0_0_4, LS_0000010b30e46cd0_0_8;
L_0000010b30e497f0 .part L_0000010b30e46cd0, 16, 2;
S_0000010b30d0f230 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b65db0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d104f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d0f230;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d07b50_0 .net "a", 1 0, L_0000010b30e478b0;  1 drivers
v0000010b30d08cd0_0 .net "b", 1 0, L_0000010b30e48ad0;  1 drivers
v0000010b30d09630_0 .net "cin", 1 0, L_0000010b30e48350;  1 drivers
v0000010b30d071f0_0 .net "cout", 1 0, L_0000010b30e48670;  1 drivers
v0000010b30d07330_0 .net "result", 3 0, L_0000010b30e48850;  1 drivers
v0000010b30d0b9d0_0 .net "sum", 1 0, L_0000010b30e47630;  1 drivers
L_0000010b30e48850 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e478b0, L_0000010b30e48ad0, L_0000010b30e48350 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e48670 .part L_0000010b30e48850, 2, 2;
L_0000010b30e47630 .part L_0000010b30e48850, 0, 2;
S_0000010b30d0f550 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b65ef0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d10680 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d0f550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d09c70_0 .net "a", 1 0, L_0000010b30e46ff0;  1 drivers
v0000010b30d0a530_0 .net "b", 1 0, L_0000010b30e48030;  1 drivers
v0000010b30d09f90_0 .net "cin", 1 0, L_0000010b30e46e10;  1 drivers
v0000010b30d0b7f0_0 .net "cout", 1 0, L_0000010b30e47270;  1 drivers
v0000010b30d0b2f0_0 .net "result", 3 0, L_0000010b30e47ef0;  1 drivers
v0000010b30d0bb10_0 .net "sum", 1 0, L_0000010b30e479f0;  1 drivers
L_0000010b30e47ef0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e46ff0, L_0000010b30e48030, L_0000010b30e46e10 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e47270 .part L_0000010b30e47ef0, 2, 2;
L_0000010b30e479f0 .part L_0000010b30e47ef0, 0, 2;
S_0000010b30d10040 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b66430 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d10810 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d10040;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0bed0_0 .net "a", 1 0, L_0000010b30e46910;  1 drivers
v0000010b30d0bcf0_0 .net "b", 1 0, L_0000010b30e483f0;  1 drivers
v0000010b30d0ac10_0 .net "cin", 1 0, L_0000010b30e47950;  1 drivers
v0000010b30d0a3f0_0 .net "cout", 1 0, L_0000010b30e469b0;  1 drivers
v0000010b30d0a210_0 .net "result", 3 0, L_0000010b30e48c10;  1 drivers
v0000010b30d0acb0_0 .net "sum", 1 0, L_0000010b30e47f90;  1 drivers
L_0000010b30e48c10 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e46910, L_0000010b30e483f0, L_0000010b30e47950 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e469b0 .part L_0000010b30e48c10, 2, 2;
L_0000010b30e47f90 .part L_0000010b30e48c10, 0, 2;
S_0000010b30d0f6e0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b65af0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d10cc0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d0f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d09e50_0 .net "a", 1 0, L_0000010b30e487b0;  1 drivers
v0000010b30d09ef0_0 .net "b", 1 0, L_0000010b30e47090;  1 drivers
v0000010b30d0b750_0 .net "cin", 1 0, L_0000010b30e47310;  1 drivers
v0000010b30d09b30_0 .net "cout", 1 0, L_0000010b30e47a90;  1 drivers
v0000010b30d0a2b0_0 .net "result", 3 0, L_0000010b30e47e50;  1 drivers
v0000010b30d0a030_0 .net "sum", 1 0, L_0000010b30e46eb0;  1 drivers
L_0000010b30e47e50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e487b0, L_0000010b30e47090, L_0000010b30e47310 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e47a90 .part L_0000010b30e47e50, 2, 2;
L_0000010b30e46eb0 .part L_0000010b30e47e50, 0, 2;
S_0000010b30d10e50 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b660f0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d0feb0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d10e50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0b890_0 .net "a", 1 0, L_0000010b30e48530;  1 drivers
v0000010b30d09d10_0 .net "b", 1 0, L_0000010b30e488f0;  1 drivers
v0000010b30d09950_0 .net "cin", 1 0, L_0000010b30e48170;  1 drivers
v0000010b30d0af30_0 .net "cout", 1 0, L_0000010b30e47b30;  1 drivers
v0000010b30d0b070_0 .net "result", 3 0, L_0000010b30e473b0;  1 drivers
v0000010b30d0b430_0 .net "sum", 1 0, L_0000010b30e480d0;  1 drivers
L_0000010b30e473b0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e48530, L_0000010b30e488f0, L_0000010b30e48170 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e47b30 .part L_0000010b30e473b0, 2, 2;
L_0000010b30e480d0 .part L_0000010b30e473b0, 0, 2;
S_0000010b30d0fa00 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b66130 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d0f0a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d0fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0b930_0 .net "a", 1 0, L_0000010b30e482b0;  1 drivers
v0000010b30d0a990_0 .net "b", 1 0, L_0000010b30e46c30;  1 drivers
v0000010b30d0b110_0 .net "cin", 1 0, L_0000010b30e48490;  1 drivers
v0000010b30d0a5d0_0 .net "cout", 1 0, L_0000010b30e48cb0;  1 drivers
v0000010b30d0b250_0 .net "result", 3 0, L_0000010b30e48210;  1 drivers
v0000010b30d0b570_0 .net "sum", 1 0, L_0000010b30e48710;  1 drivers
L_0000010b30e48210 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e482b0, L_0000010b30e46c30, L_0000010b30e48490 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e48cb0 .part L_0000010b30e48210, 2, 2;
L_0000010b30e48710 .part L_0000010b30e48210, 0, 2;
S_0000010b30d0fb90 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b657f0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d12b40 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d0fb90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0a710_0 .net "a", 1 0, L_0000010b30e48e90;  1 drivers
v0000010b30d0b610_0 .net "b", 1 0, L_0000010b30e46a50;  1 drivers
v0000010b30d0a490_0 .net "cin", 1 0, L_0000010b30e48f30;  1 drivers
v0000010b30d0a0d0_0 .net "cout", 1 0, L_0000010b30e48df0;  1 drivers
v0000010b30d0a670_0 .net "result", 3 0, L_0000010b30e48d50;  1 drivers
v0000010b30d0b390_0 .net "sum", 1 0, L_0000010b30e47130;  1 drivers
L_0000010b30e48d50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e48e90, L_0000010b30e46a50, L_0000010b30e48f30 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e48df0 .part L_0000010b30e48d50, 2, 2;
L_0000010b30e47130 .part L_0000010b30e48d50, 0, 2;
S_0000010b30d11560 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d10b30;
 .timescale 0 0;
P_0000010b30b65b30 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d12370 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d11560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d0b1b0_0 .net "a", 1 0, L_0000010b30e471d0;  1 drivers
v0000010b30d0ba70_0 .net "b", 1 0, L_0000010b30e49070;  1 drivers
v0000010b30d0a7b0_0 .net "cin", 1 0, L_0000010b30e46b90;  1 drivers
v0000010b30d0a350_0 .net "cout", 1 0, L_0000010b30e48fd0;  1 drivers
v0000010b30d0a850_0 .net "result", 3 0, L_0000010b30e48990;  1 drivers
v0000010b30d0b4d0_0 .net "sum", 1 0, L_0000010b30e46af0;  1 drivers
L_0000010b30e48990 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30e471d0, L_0000010b30e49070, L_0000010b30e46b90 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30e48fd0 .part L_0000010b30e48990, 2, 2;
L_0000010b30e46af0 .part L_0000010b30e48990, 0, 2;
S_0000010b30d11880 .scope module, "u_alu_b" "ternary_alu" 5 650, 9 14 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_0000010b306e5310 .param/l "OP_ADD" 1 9 29, C4<000>;
P_0000010b306e5348 .param/l "OP_CMP" 1 9 36, C4<111>;
P_0000010b306e5380 .param/l "OP_MAX" 1 9 33, C4<100>;
P_0000010b306e53b8 .param/l "OP_MIN" 1 9 32, C4<011>;
P_0000010b306e53f0 .param/l "OP_NEG" 1 9 31, C4<010>;
P_0000010b306e5428 .param/l "OP_SHL" 1 9 34, C4<101>;
P_0000010b306e5460 .param/l "OP_SHR" 1 9 35, C4<110>;
P_0000010b306e5498 .param/l "OP_SUB" 1 9 30, C4<001>;
P_0000010b306e54d0 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_0000010b30c65ba0 .functor OR 1, L_0000010b30ed4e40, L_0000010b30ed3d60, C4<0>, C4<0>;
L_0000010b30c65dd0 .functor OR 1, L_0000010b30ed4da0, L_0000010b30ed3b80, C4<0>, C4<0>;
L_0000010b30c65740 .functor OR 1, L_0000010b30c65dd0, L_0000010b30ed3220, C4<0>, C4<0>;
L_0000010b30c65580 .functor BUFZ 1, v0000010b30d22990_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e69f80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d21590_0 .net/2u *"_ivl_386", 2 0, L_0000010b30e69f80;  1 drivers
v0000010b30d21e50_0 .net *"_ivl_388", 0 0, L_0000010b30ed4e40;  1 drivers
L_0000010b30e69fc8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d22e90_0 .net/2u *"_ivl_390", 2 0, L_0000010b30e69fc8;  1 drivers
v0000010b30d225d0_0 .net *"_ivl_392", 0 0, L_0000010b30ed3d60;  1 drivers
v0000010b30d213b0_0 .net *"_ivl_395", 0 0, L_0000010b30c65ba0;  1 drivers
v0000010b30d22f30_0 .net *"_ivl_396", 53 0, L_0000010b30ed3f40;  1 drivers
L_0000010b30e6a010 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d21770_0 .net *"_ivl_403", 37 0, L_0000010b30e6a010;  1 drivers
v0000010b30d21450_0 .net *"_ivl_408", 51 0, L_0000010b30ed3720;  1 drivers
v0000010b30d21810_0 .net *"_ivl_412", 51 0, L_0000010b30ed4f80;  1 drivers
L_0000010b30e6a0a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000010b30d22fd0_0 .net/2u *"_ivl_415", 2 0, L_0000010b30e6a0a0;  1 drivers
v0000010b30d22710_0 .net *"_ivl_417", 0 0, L_0000010b30ed4da0;  1 drivers
L_0000010b30e6a0e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d219f0_0 .net/2u *"_ivl_419", 2 0, L_0000010b30e6a0e8;  1 drivers
v0000010b30d22cb0_0 .net *"_ivl_421", 0 0, L_0000010b30ed3b80;  1 drivers
v0000010b30d227b0_0 .net *"_ivl_424", 0 0, L_0000010b30c65dd0;  1 drivers
L_0000010b30e6a130 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d22850_0 .net/2u *"_ivl_425", 2 0, L_0000010b30e6a130;  1 drivers
v0000010b30d21ef0_0 .net *"_ivl_427", 0 0, L_0000010b30ed3220;  1 drivers
v0000010b30d21f90_0 .net *"_ivl_430", 0 0, L_0000010b30c65740;  1 drivers
L_0000010b30e6a178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d22c10_0 .net/2u *"_ivl_431", 1 0, L_0000010b30e6a178;  1 drivers
v0000010b30d228f0_0 .net *"_ivl_438", 1 0, L_0000010b30ed3360;  1 drivers
L_0000010b30e6a1c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d234d0_0 .net/2u *"_ivl_439", 1 0, L_0000010b30e6a1c0;  1 drivers
v0000010b30d216d0_0 .net "a", 53 0, v0000010b30d35d10_0;  1 drivers
v0000010b30d21130_0 .net "add_carry", 1 0, L_0000010b30ed2aa0;  1 drivers
v0000010b30d220d0_0 .net "add_result", 53 0, L_0000010b30ed4120;  1 drivers
v0000010b30d22990_0 .var "all_zero", 0 0;
v0000010b30d23250_0 .net "b", 53 0, v0000010b30d35450_0;  1 drivers
v0000010b30d218b0_0 .net "b_negated", 53 0, L_0000010b30ec8e60;  1 drivers
v0000010b30d21950_0 .net "carry", 1 0, L_0000010b30ed48a0;  alias, 1 drivers
L_0000010b30e69f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d22a30_0 .net "const_zero_trit", 1 0, L_0000010b30e69f38;  1 drivers
v0000010b30d22d50_0 .net "max_result", 53 0, L_0000010b30ed07a0;  1 drivers
v0000010b30d22170_0 .net "min_result", 53 0, L_0000010b30ed0520;  1 drivers
v0000010b30d22210_0 .net "neg_flag", 0 0, L_0000010b30ed4260;  alias, 1 drivers
v0000010b30d23890_0 .net "neg_result", 53 0, L_0000010b30ed0200;  1 drivers
v0000010b30d23390_0 .net "op", 2 0, v0000010b30d19250_0;  1 drivers
v0000010b30d222b0_0 .var "result", 53 0;
L_0000010b30e6a058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d22ad0_0 .net "shift_insert", 1 0, L_0000010b30e6a058;  1 drivers
v0000010b30d22350_0 .net "shl_result", 53 0, L_0000010b30ed30e0;  1 drivers
v0000010b30d237f0_0 .net "shr_result", 53 0, L_0000010b30ed3040;  1 drivers
v0000010b30d223f0_0 .net "zero_flag", 0 0, L_0000010b30c65580;  alias, 1 drivers
E_0000010b30b66370 .event anyedge, v0000010b30d222b0_0;
E_0000010b30b664b0/0 .event anyedge, v0000010b30d23390_0, v0000010b30d220d0_0, v0000010b30d23890_0, v0000010b30d22170_0;
E_0000010b30b664b0/1 .event anyedge, v0000010b30d22d50_0, v0000010b30d22350_0, v0000010b30d237f0_0;
E_0000010b30b664b0 .event/or E_0000010b30b664b0/0, E_0000010b30b664b0/1;
L_0000010b30e4b370 .part v0000010b30d35450_0, 0, 2;
L_0000010b30e4b230 .part v0000010b30d35450_0, 2, 2;
L_0000010b30e492f0 .part v0000010b30d35450_0, 4, 2;
L_0000010b30e4a970 .part v0000010b30d35450_0, 6, 2;
L_0000010b30e4b870 .part v0000010b30d35450_0, 8, 2;
L_0000010b30e49ed0 .part v0000010b30d35450_0, 10, 2;
L_0000010b30e4b410 .part v0000010b30d35450_0, 12, 2;
L_0000010b30e494d0 .part v0000010b30d35450_0, 14, 2;
L_0000010b30e4ac90 .part v0000010b30d35450_0, 16, 2;
L_0000010b30e4a010 .part v0000010b30d35450_0, 18, 2;
L_0000010b30e4b190 .part v0000010b30d35450_0, 20, 2;
L_0000010b30e4a150 .part v0000010b30d35450_0, 22, 2;
L_0000010b30e49610 .part v0000010b30d35450_0, 24, 2;
L_0000010b30e4b2d0 .part v0000010b30d35450_0, 26, 2;
L_0000010b30e4a3d0 .part v0000010b30d35450_0, 28, 2;
L_0000010b30e4a510 .part v0000010b30d35450_0, 30, 2;
L_0000010b30e4a830 .part v0000010b30d35450_0, 32, 2;
L_0000010b30e4ab50 .part v0000010b30d35450_0, 34, 2;
L_0000010b30e49a70 .part v0000010b30d35450_0, 36, 2;
L_0000010b30e49750 .part v0000010b30d35450_0, 38, 2;
L_0000010b30e4a6f0 .part v0000010b30d35450_0, 40, 2;
L_0000010b30e4b4b0 .part v0000010b30d35450_0, 42, 2;
L_0000010b30e4b5f0 .part v0000010b30d35450_0, 44, 2;
L_0000010b30e4b730 .part v0000010b30d35450_0, 46, 2;
L_0000010b30eca580 .part v0000010b30d35450_0, 48, 2;
L_0000010b30ecaee0 .part v0000010b30d35450_0, 50, 2;
LS_0000010b30ec8e60_0_0 .concat8 [ 2 2 2 2], L_0000010b30e49890, L_0000010b30e49c50, L_0000010b30e4abf0, L_0000010b30e491b0;
LS_0000010b30ec8e60_0_4 .concat8 [ 2 2 2 2], L_0000010b30e49250, L_0000010b30e49430, L_0000010b30e49e30, L_0000010b30e49b10;
LS_0000010b30ec8e60_0_8 .concat8 [ 2 2 2 2], L_0000010b30e4ae70, L_0000010b30e49570, L_0000010b30e4b0f0, L_0000010b30e4a0b0;
LS_0000010b30ec8e60_0_12 .concat8 [ 2 2 2 2], L_0000010b30e4a290, L_0000010b30e4a330, L_0000010b30e496b0, L_0000010b30e4a5b0;
LS_0000010b30ec8e60_0_16 .concat8 [ 2 2 2 2], L_0000010b30e49bb0, L_0000010b30e4a790, L_0000010b30e4aa10, L_0000010b30e49930;
LS_0000010b30ec8e60_0_20 .concat8 [ 2 2 2 2], L_0000010b30e4aab0, L_0000010b30e4b550, L_0000010b30e4b690, L_0000010b30d43390;
LS_0000010b30ec8e60_0_24 .concat8 [ 2 2 2 0], L_0000010b30eca1c0, L_0000010b30ec9b80, L_0000010b30ecae40;
LS_0000010b30ec8e60_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ec8e60_0_0, LS_0000010b30ec8e60_0_4, LS_0000010b30ec8e60_0_8, LS_0000010b30ec8e60_0_12;
LS_0000010b30ec8e60_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ec8e60_0_16, LS_0000010b30ec8e60_0_20, LS_0000010b30ec8e60_0_24;
L_0000010b30ec8e60 .concat8 [ 32 22 0 0], LS_0000010b30ec8e60_1_0, LS_0000010b30ec8e60_1_4;
L_0000010b30ec94a0 .part v0000010b30d35450_0, 52, 2;
L_0000010b30eca940 .part v0000010b30d35d10_0, 0, 2;
L_0000010b30ec9e00 .part v0000010b30d35d10_0, 0, 2;
L_0000010b30ec9f40 .part v0000010b30d35450_0, 0, 2;
L_0000010b30eca260 .part v0000010b30d35d10_0, 0, 2;
L_0000010b30ec9ea0 .part v0000010b30d35450_0, 0, 2;
L_0000010b30ec9fe0 .part v0000010b30d35d10_0, 2, 2;
L_0000010b30eca080 .part v0000010b30d35d10_0, 2, 2;
L_0000010b30eca760 .part v0000010b30d35450_0, 2, 2;
L_0000010b30ec8820 .part v0000010b30d35d10_0, 2, 2;
L_0000010b30ecaf80 .part v0000010b30d35450_0, 2, 2;
L_0000010b30ec8aa0 .part v0000010b30d35d10_0, 4, 2;
L_0000010b30ec99a0 .part v0000010b30d35d10_0, 4, 2;
L_0000010b30ecada0 .part v0000010b30d35450_0, 4, 2;
L_0000010b30ec8fa0 .part v0000010b30d35d10_0, 4, 2;
L_0000010b30ec8b40 .part v0000010b30d35450_0, 4, 2;
L_0000010b30ec9a40 .part v0000010b30d35d10_0, 6, 2;
L_0000010b30ec9360 .part v0000010b30d35d10_0, 6, 2;
L_0000010b30ecac60 .part v0000010b30d35450_0, 6, 2;
L_0000010b30ec9180 .part v0000010b30d35d10_0, 6, 2;
L_0000010b30eca800 .part v0000010b30d35450_0, 6, 2;
L_0000010b30eca9e0 .part v0000010b30d35d10_0, 8, 2;
L_0000010b30ec95e0 .part v0000010b30d35d10_0, 8, 2;
L_0000010b30ecaa80 .part v0000010b30d35450_0, 8, 2;
L_0000010b30eca620 .part v0000010b30d35d10_0, 8, 2;
L_0000010b30ec8f00 .part v0000010b30d35450_0, 8, 2;
L_0000010b30ecab20 .part v0000010b30d35d10_0, 10, 2;
L_0000010b30ec9400 .part v0000010b30d35d10_0, 10, 2;
L_0000010b30ec88c0 .part v0000010b30d35450_0, 10, 2;
L_0000010b30ec8be0 .part v0000010b30d35d10_0, 10, 2;
L_0000010b30ec97c0 .part v0000010b30d35450_0, 10, 2;
L_0000010b30ec8d20 .part v0000010b30d35d10_0, 12, 2;
L_0000010b30ec9220 .part v0000010b30d35d10_0, 12, 2;
L_0000010b30ec9860 .part v0000010b30d35450_0, 12, 2;
L_0000010b30ec9900 .part v0000010b30d35d10_0, 12, 2;
L_0000010b30ec9ae0 .part v0000010b30d35450_0, 12, 2;
L_0000010b30ec9cc0 .part v0000010b30d35d10_0, 14, 2;
L_0000010b30ecd780 .part v0000010b30d35d10_0, 14, 2;
L_0000010b30ecb700 .part v0000010b30d35450_0, 14, 2;
L_0000010b30ecbca0 .part v0000010b30d35d10_0, 14, 2;
L_0000010b30ecc6a0 .part v0000010b30d35450_0, 14, 2;
L_0000010b30ecba20 .part v0000010b30d35d10_0, 16, 2;
L_0000010b30ecb7a0 .part v0000010b30d35d10_0, 16, 2;
L_0000010b30ecd5a0 .part v0000010b30d35450_0, 16, 2;
L_0000010b30ecbde0 .part v0000010b30d35d10_0, 16, 2;
L_0000010b30ecbf20 .part v0000010b30d35450_0, 16, 2;
L_0000010b30ecbb60 .part v0000010b30d35d10_0, 18, 2;
L_0000010b30ecc060 .part v0000010b30d35d10_0, 18, 2;
L_0000010b30ecd000 .part v0000010b30d35450_0, 18, 2;
L_0000010b30ecbfc0 .part v0000010b30d35d10_0, 18, 2;
L_0000010b30ecb980 .part v0000010b30d35450_0, 18, 2;
L_0000010b30eccce0 .part v0000010b30d35d10_0, 20, 2;
L_0000010b30ecc100 .part v0000010b30d35d10_0, 20, 2;
L_0000010b30ecc2e0 .part v0000010b30d35450_0, 20, 2;
L_0000010b30eccc40 .part v0000010b30d35d10_0, 20, 2;
L_0000010b30ecc600 .part v0000010b30d35450_0, 20, 2;
L_0000010b30ecb8e0 .part v0000010b30d35d10_0, 22, 2;
L_0000010b30ecc1a0 .part v0000010b30d35d10_0, 22, 2;
L_0000010b30ecc7e0 .part v0000010b30d35450_0, 22, 2;
L_0000010b30ecbd40 .part v0000010b30d35d10_0, 22, 2;
L_0000010b30ecb480 .part v0000010b30d35450_0, 22, 2;
L_0000010b30ecc880 .part v0000010b30d35d10_0, 24, 2;
L_0000010b30eccb00 .part v0000010b30d35d10_0, 24, 2;
L_0000010b30ecc240 .part v0000010b30d35450_0, 24, 2;
L_0000010b30ecc4c0 .part v0000010b30d35d10_0, 24, 2;
L_0000010b30ecce20 .part v0000010b30d35450_0, 24, 2;
L_0000010b30ecb2a0 .part v0000010b30d35d10_0, 26, 2;
L_0000010b30ecc9c0 .part v0000010b30d35d10_0, 26, 2;
L_0000010b30eccec0 .part v0000010b30d35450_0, 26, 2;
L_0000010b30eccf60 .part v0000010b30d35d10_0, 26, 2;
L_0000010b30ecd0a0 .part v0000010b30d35450_0, 26, 2;
L_0000010b30ecd280 .part v0000010b30d35d10_0, 28, 2;
L_0000010b30ecd500 .part v0000010b30d35d10_0, 28, 2;
L_0000010b30ecd640 .part v0000010b30d35450_0, 28, 2;
L_0000010b30ecb160 .part v0000010b30d35d10_0, 28, 2;
L_0000010b30ecb340 .part v0000010b30d35450_0, 28, 2;
L_0000010b30ecb5c0 .part v0000010b30d35d10_0, 30, 2;
L_0000010b30ecddc0 .part v0000010b30d35d10_0, 30, 2;
L_0000010b30ece680 .part v0000010b30d35450_0, 30, 2;
L_0000010b30ece2c0 .part v0000010b30d35d10_0, 30, 2;
L_0000010b30ece180 .part v0000010b30d35450_0, 30, 2;
L_0000010b30ece720 .part v0000010b30d35d10_0, 32, 2;
L_0000010b30ecd820 .part v0000010b30d35d10_0, 32, 2;
L_0000010b30ecfa80 .part v0000010b30d35450_0, 32, 2;
L_0000010b30ecfd00 .part v0000010b30d35d10_0, 32, 2;
L_0000010b30ecd8c0 .part v0000010b30d35450_0, 32, 2;
L_0000010b30ecf300 .part v0000010b30d35d10_0, 34, 2;
L_0000010b30eceae0 .part v0000010b30d35d10_0, 34, 2;
L_0000010b30eced60 .part v0000010b30d35450_0, 34, 2;
L_0000010b30ecefe0 .part v0000010b30d35d10_0, 34, 2;
L_0000010b30ece400 .part v0000010b30d35450_0, 34, 2;
L_0000010b30ece220 .part v0000010b30d35d10_0, 36, 2;
L_0000010b30eceb80 .part v0000010b30d35d10_0, 36, 2;
L_0000010b30ecf3a0 .part v0000010b30d35450_0, 36, 2;
L_0000010b30eceea0 .part v0000010b30d35d10_0, 36, 2;
L_0000010b30ecf260 .part v0000010b30d35450_0, 36, 2;
L_0000010b30ece4a0 .part v0000010b30d35d10_0, 38, 2;
L_0000010b30ecf9e0 .part v0000010b30d35d10_0, 38, 2;
L_0000010b30ecf8a0 .part v0000010b30d35450_0, 38, 2;
L_0000010b30ecdb40 .part v0000010b30d35d10_0, 38, 2;
L_0000010b30ece860 .part v0000010b30d35450_0, 38, 2;
L_0000010b30ecde60 .part v0000010b30d35d10_0, 40, 2;
L_0000010b30ecdf00 .part v0000010b30d35d10_0, 40, 2;
L_0000010b30ecf940 .part v0000010b30d35450_0, 40, 2;
L_0000010b30ecfbc0 .part v0000010b30d35d10_0, 40, 2;
L_0000010b30ecdfa0 .part v0000010b30d35450_0, 40, 2;
L_0000010b30ece5e0 .part v0000010b30d35d10_0, 42, 2;
L_0000010b30ecdbe0 .part v0000010b30d35d10_0, 42, 2;
L_0000010b30ecf120 .part v0000010b30d35450_0, 42, 2;
L_0000010b30ece040 .part v0000010b30d35d10_0, 42, 2;
L_0000010b30ecfc60 .part v0000010b30d35450_0, 42, 2;
L_0000010b30ecf1c0 .part v0000010b30d35d10_0, 44, 2;
L_0000010b30ecf440 .part v0000010b30d35d10_0, 44, 2;
L_0000010b30ecf580 .part v0000010b30d35450_0, 44, 2;
L_0000010b30ecd960 .part v0000010b30d35d10_0, 44, 2;
L_0000010b30ecda00 .part v0000010b30d35450_0, 44, 2;
L_0000010b30ecdd20 .part v0000010b30d35d10_0, 46, 2;
L_0000010b30ed0660 .part v0000010b30d35d10_0, 46, 2;
L_0000010b30ed0980 .part v0000010b30d35450_0, 46, 2;
L_0000010b30ed23c0 .part v0000010b30d35d10_0, 46, 2;
L_0000010b30ed0b60 .part v0000010b30d35450_0, 46, 2;
L_0000010b30ed1420 .part v0000010b30d35d10_0, 48, 2;
L_0000010b30ed05c0 .part v0000010b30d35d10_0, 48, 2;
L_0000010b30ed2320 .part v0000010b30d35450_0, 48, 2;
L_0000010b30ed2140 .part v0000010b30d35d10_0, 48, 2;
L_0000010b30ed0fc0 .part v0000010b30d35450_0, 48, 2;
L_0000010b30ed1ba0 .part v0000010b30d35d10_0, 50, 2;
L_0000010b30ed2000 .part v0000010b30d35d10_0, 50, 2;
L_0000010b30ed2460 .part v0000010b30d35450_0, 50, 2;
L_0000010b30ed0a20 .part v0000010b30d35d10_0, 50, 2;
L_0000010b30ed14c0 .part v0000010b30d35450_0, 50, 2;
LS_0000010b30ed0200_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec8960, L_0000010b30eca6c0, L_0000010b30ec9d60, L_0000010b30eca3a0;
LS_0000010b30ed0200_0_4 .concat8 [ 2 2 2 2], L_0000010b30eca8a0, L_0000010b30ecabc0, L_0000010b30ec90e0, L_0000010b30ecb840;
LS_0000010b30ed0200_0_8 .concat8 [ 2 2 2 2], L_0000010b30ecb3e0, L_0000010b30eccba0, L_0000010b30ecb200, L_0000010b30ecca60;
LS_0000010b30ed0200_0_12 .concat8 [ 2 2 2 2], L_0000010b30ecbe80, L_0000010b30ecc920, L_0000010b30ecd320, L_0000010b30ece900;
LS_0000010b30ed0200_0_16 .concat8 [ 2 2 2 2], L_0000010b30ecef40, L_0000010b30ecea40, L_0000010b30ecf760, L_0000010b30ece0e0;
LS_0000010b30ed0200_0_20 .concat8 [ 2 2 2 2], L_0000010b30ecec20, L_0000010b30ecf080, L_0000010b30ecfda0, L_0000010b30ed1380;
LS_0000010b30ed0200_0_24 .concat8 [ 2 2 2 0], L_0000010b30ed1ce0, L_0000010b30ed25a0, L_0000010b30ed0f20;
LS_0000010b30ed0200_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ed0200_0_0, LS_0000010b30ed0200_0_4, LS_0000010b30ed0200_0_8, LS_0000010b30ed0200_0_12;
LS_0000010b30ed0200_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ed0200_0_16, LS_0000010b30ed0200_0_20, LS_0000010b30ed0200_0_24;
L_0000010b30ed0200 .concat8 [ 32 22 0 0], LS_0000010b30ed0200_1_0, LS_0000010b30ed0200_1_4;
L_0000010b30ed16a0 .part v0000010b30d35d10_0, 52, 2;
LS_0000010b30ed0520_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec8a00, L_0000010b30ecad00, L_0000010b30ec8dc0, L_0000010b30eca440;
LS_0000010b30ed0520_0_4 .concat8 [ 2 2 2 2], L_0000010b30ec9540, L_0000010b30ec9040, L_0000010b30ec92c0, L_0000010b30ecb660;
LS_0000010b30ed0520_0_8 .concat8 [ 2 2 2 2], L_0000010b30ecd6e0, L_0000010b30ecd3c0, L_0000010b30ecd140, L_0000010b30ecbac0;
LS_0000010b30ed0520_0_12 .concat8 [ 2 2 2 2], L_0000010b30ecc420, L_0000010b30eccd80, L_0000010b30ecb0c0, L_0000010b30ece540;
LS_0000010b30ed0520_0_16 .concat8 [ 2 2 2 2], L_0000010b30ece7c0, L_0000010b30ecfb20, L_0000010b30ece9a0, L_0000010b30ecf620;
LS_0000010b30ed0520_0_20 .concat8 [ 2 2 2 2], L_0000010b30ecf4e0, L_0000010b30ecee00, L_0000010b30ecff80, L_0000010b30ed0020;
LS_0000010b30ed0520_0_24 .concat8 [ 2 2 2 0], L_0000010b30ed0700, L_0000010b30ed0c00, L_0000010b30ed1e20;
LS_0000010b30ed0520_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ed0520_0_0, LS_0000010b30ed0520_0_4, LS_0000010b30ed0520_0_8, LS_0000010b30ed0520_0_12;
LS_0000010b30ed0520_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ed0520_0_16, LS_0000010b30ed0520_0_20, LS_0000010b30ed0520_0_24;
L_0000010b30ed0520 .concat8 [ 32 22 0 0], LS_0000010b30ed0520_1_0, LS_0000010b30ed0520_1_4;
L_0000010b30ed2780 .part v0000010b30d35d10_0, 52, 2;
L_0000010b30ed1560 .part v0000010b30d35450_0, 52, 2;
LS_0000010b30ed07a0_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec9720, L_0000010b30eca300, L_0000010b30eca120, L_0000010b30eca4e0;
LS_0000010b30ed07a0_0_4 .concat8 [ 2 2 2 2], L_0000010b30ec9680, L_0000010b30ec8c80, L_0000010b30ec9c20, L_0000010b30ecbc00;
LS_0000010b30ed07a0_0_8 .concat8 [ 2 2 2 2], L_0000010b30ecb020, L_0000010b30ecc380, L_0000010b30ecc740, L_0000010b30ecd460;
LS_0000010b30ed07a0_0_12 .concat8 [ 2 2 2 2], L_0000010b30ecc560, L_0000010b30ecd1e0, L_0000010b30ecb520, L_0000010b30ecfe40;
LS_0000010b30ed07a0_0_16 .concat8 [ 2 2 2 2], L_0000010b30ecdc80, L_0000010b30ecf6c0, L_0000010b30ecf800, L_0000010b30ece360;
LS_0000010b30ed07a0_0_20 .concat8 [ 2 2 2 2], L_0000010b30ececc0, L_0000010b30ecfee0, L_0000010b30ecdaa0, L_0000010b30ed0340;
LS_0000010b30ed07a0_0_24 .concat8 [ 2 2 2 0], L_0000010b30ed1a60, L_0000010b30ed1d80, L_0000010b30ed08e0;
LS_0000010b30ed07a0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ed07a0_0_0, LS_0000010b30ed07a0_0_4, LS_0000010b30ed07a0_0_8, LS_0000010b30ed07a0_0_12;
LS_0000010b30ed07a0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ed07a0_0_16, LS_0000010b30ed07a0_0_20, LS_0000010b30ed07a0_0_24;
L_0000010b30ed07a0 .concat8 [ 32 22 0 0], LS_0000010b30ed07a0_1_0, LS_0000010b30ed07a0_1_4;
L_0000010b30ed1f60 .part v0000010b30d35d10_0, 52, 2;
L_0000010b30ed0e80 .part v0000010b30d35450_0, 52, 2;
L_0000010b30ed46c0 .part v0000010b30d35d10_0, 0, 16;
L_0000010b30ed4e40 .cmp/eq 3, v0000010b30d19250_0, L_0000010b30e69f80;
L_0000010b30ed3d60 .cmp/eq 3, v0000010b30d19250_0, L_0000010b30e69fc8;
L_0000010b30ed3f40 .functor MUXZ 54, v0000010b30d35450_0, L_0000010b30ec8e60, L_0000010b30c65ba0, C4<>;
L_0000010b30ed3fe0 .part L_0000010b30ed3f40, 0, 16;
L_0000010b30ed4120 .concat [ 16 38 0 0], L_0000010b30ed3ea0, L_0000010b30e6a010;
L_0000010b30ed3720 .part v0000010b30d35d10_0, 0, 52;
L_0000010b30ed30e0 .concat [ 2 52 0 0], L_0000010b30e6a058, L_0000010b30ed3720;
L_0000010b30ed4f80 .part v0000010b30d35d10_0, 2, 52;
L_0000010b30ed3040 .concat [ 52 2 0 0], L_0000010b30ed4f80, L_0000010b30e6a058;
L_0000010b30ed4da0 .cmp/eq 3, v0000010b30d19250_0, L_0000010b30e6a0a0;
L_0000010b30ed3b80 .cmp/eq 3, v0000010b30d19250_0, L_0000010b30e6a0e8;
L_0000010b30ed3220 .cmp/eq 3, v0000010b30d19250_0, L_0000010b30e6a130;
L_0000010b30ed48a0 .functor MUXZ 2, L_0000010b30e6a178, L_0000010b30ed2aa0, L_0000010b30c65740, C4<>;
L_0000010b30ed3360 .part v0000010b30d222b0_0, 52, 2;
L_0000010b30ed4260 .cmp/eq 2, L_0000010b30ed3360, L_0000010b30e6a1c0;
S_0000010b30d121e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 97, 9 97 0, S_0000010b30d11880;
 .timescale 0 0;
v0000010b30cfe190_0 .var/2s "k", 31 0;
S_0000010b30d110b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 109, 9 109 0, S_0000010b30d11880;
 .timescale 0 0;
v0000010b30cfd8d0_0 .var/2s "j", 31 0;
S_0000010b30d11a10 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66330 .param/l "i" 0 9 72, +C4<00>;
v0000010b30cfdfb0_0 .net *"_ivl_0", 1 0, L_0000010b30eca940;  1 drivers
v0000010b30cfdb50_0 .net *"_ivl_10", 1 0, L_0000010b30ec9720;  1 drivers
v0000010b30cfe410_0 .net *"_ivl_2", 1 0, L_0000010b30ec8960;  1 drivers
v0000010b30cfeff0_0 .net *"_ivl_3", 1 0, L_0000010b30ec9e00;  1 drivers
v0000010b30cfe5f0_0 .net *"_ivl_4", 1 0, L_0000010b30ec9f40;  1 drivers
v0000010b30cff810_0 .net *"_ivl_6", 1 0, L_0000010b30ec8a00;  1 drivers
v0000010b30cfeaf0_0 .net *"_ivl_7", 1 0, L_0000010b30eca260;  1 drivers
v0000010b30cfe230_0 .net *"_ivl_8", 1 0, L_0000010b30ec9ea0;  1 drivers
L_0000010b30ec8960 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30eca940 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec8a00 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec9e00, L_0000010b30ec9f40 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec9720 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30eca260, L_0000010b30ec9ea0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d11240 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65d30 .param/l "i" 0 9 72, +C4<01>;
v0000010b30cfda10_0 .net *"_ivl_0", 1 0, L_0000010b30ec9fe0;  1 drivers
v0000010b30cff130_0 .net *"_ivl_10", 1 0, L_0000010b30eca300;  1 drivers
v0000010b30cfdab0_0 .net *"_ivl_2", 1 0, L_0000010b30eca6c0;  1 drivers
v0000010b30cfe4b0_0 .net *"_ivl_3", 1 0, L_0000010b30eca080;  1 drivers
v0000010b30cfdc90_0 .net *"_ivl_4", 1 0, L_0000010b30eca760;  1 drivers
v0000010b30cfec30_0 .net *"_ivl_6", 1 0, L_0000010b30ecad00;  1 drivers
v0000010b30cff090_0 .net *"_ivl_7", 1 0, L_0000010b30ec8820;  1 drivers
v0000010b30cfdbf0_0 .net *"_ivl_8", 1 0, L_0000010b30ecaf80;  1 drivers
L_0000010b30eca6c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec9fe0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecad00 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30eca080, L_0000010b30eca760 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30eca300 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec8820, L_0000010b30ecaf80 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d129b0 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65d70 .param/l "i" 0 9 72, +C4<010>;
v0000010b30cfdd30_0 .net *"_ivl_0", 1 0, L_0000010b30ec8aa0;  1 drivers
v0000010b30cfd0b0_0 .net *"_ivl_10", 1 0, L_0000010b30eca120;  1 drivers
v0000010b30cfe690_0 .net *"_ivl_2", 1 0, L_0000010b30ec9d60;  1 drivers
v0000010b30cfddd0_0 .net *"_ivl_3", 1 0, L_0000010b30ec99a0;  1 drivers
v0000010b30cfe730_0 .net *"_ivl_4", 1 0, L_0000010b30ecada0;  1 drivers
v0000010b30cfd1f0_0 .net *"_ivl_6", 1 0, L_0000010b30ec8dc0;  1 drivers
v0000010b30cfde70_0 .net *"_ivl_7", 1 0, L_0000010b30ec8fa0;  1 drivers
v0000010b30cfeb90_0 .net *"_ivl_8", 1 0, L_0000010b30ec8b40;  1 drivers
L_0000010b30ec9d60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec8aa0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec8dc0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec99a0, L_0000010b30ecada0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30eca120 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec8fa0, L_0000010b30ec8b40 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12500 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b654f0 .param/l "i" 0 9 72, +C4<011>;
v0000010b30cff630_0 .net *"_ivl_0", 1 0, L_0000010b30ec9a40;  1 drivers
v0000010b30cff310_0 .net *"_ivl_10", 1 0, L_0000010b30eca4e0;  1 drivers
v0000010b30cfe910_0 .net *"_ivl_2", 1 0, L_0000010b30eca3a0;  1 drivers
v0000010b30cff590_0 .net *"_ivl_3", 1 0, L_0000010b30ec9360;  1 drivers
v0000010b30cfe7d0_0 .net *"_ivl_4", 1 0, L_0000010b30ecac60;  1 drivers
v0000010b30cfe870_0 .net *"_ivl_6", 1 0, L_0000010b30eca440;  1 drivers
v0000010b30cfecd0_0 .net *"_ivl_7", 1 0, L_0000010b30ec9180;  1 drivers
v0000010b30cfd290_0 .net *"_ivl_8", 1 0, L_0000010b30eca800;  1 drivers
L_0000010b30eca3a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec9a40 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30eca440 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec9360, L_0000010b30ecac60 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30eca4e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec9180, L_0000010b30eca800 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d11ec0 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65f30 .param/l "i" 0 9 72, +C4<0100>;
v0000010b30cfe9b0_0 .net *"_ivl_0", 1 0, L_0000010b30eca9e0;  1 drivers
v0000010b30cfea50_0 .net *"_ivl_10", 1 0, L_0000010b30ec9680;  1 drivers
v0000010b30cfef50_0 .net *"_ivl_2", 1 0, L_0000010b30eca8a0;  1 drivers
v0000010b30cfe370_0 .net *"_ivl_3", 1 0, L_0000010b30ec95e0;  1 drivers
v0000010b30cfe550_0 .net *"_ivl_4", 1 0, L_0000010b30ecaa80;  1 drivers
v0000010b30cff1d0_0 .net *"_ivl_6", 1 0, L_0000010b30ec9540;  1 drivers
v0000010b30cff270_0 .net *"_ivl_7", 1 0, L_0000010b30eca620;  1 drivers
v0000010b30cfd970_0 .net *"_ivl_8", 1 0, L_0000010b30ec8f00;  1 drivers
L_0000010b30eca8a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30eca9e0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec9540 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec95e0, L_0000010b30ecaa80 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec9680 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30eca620, L_0000010b30ec8f00 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12690 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65f70 .param/l "i" 0 9 72, +C4<0101>;
v0000010b30cff3b0_0 .net *"_ivl_0", 1 0, L_0000010b30ecab20;  1 drivers
v0000010b30cfd150_0 .net *"_ivl_10", 1 0, L_0000010b30ec8c80;  1 drivers
v0000010b30cfd330_0 .net *"_ivl_2", 1 0, L_0000010b30ecabc0;  1 drivers
v0000010b30cfed70_0 .net *"_ivl_3", 1 0, L_0000010b30ec9400;  1 drivers
v0000010b30cff450_0 .net *"_ivl_4", 1 0, L_0000010b30ec88c0;  1 drivers
v0000010b30cfd790_0 .net *"_ivl_6", 1 0, L_0000010b30ec9040;  1 drivers
v0000010b30cfdf10_0 .net *"_ivl_7", 1 0, L_0000010b30ec8be0;  1 drivers
v0000010b30cfee10_0 .net *"_ivl_8", 1 0, L_0000010b30ec97c0;  1 drivers
L_0000010b30ecabc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecab20 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec9040 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec9400, L_0000010b30ec88c0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec8c80 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec8be0, L_0000010b30ec97c0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d116f0 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65530 .param/l "i" 0 9 72, +C4<0110>;
v0000010b30cff4f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec8d20;  1 drivers
v0000010b30cfd830_0 .net *"_ivl_10", 1 0, L_0000010b30ec9c20;  1 drivers
v0000010b30cfeeb0_0 .net *"_ivl_2", 1 0, L_0000010b30ec90e0;  1 drivers
v0000010b30cfd3d0_0 .net *"_ivl_3", 1 0, L_0000010b30ec9220;  1 drivers
v0000010b30cfd470_0 .net *"_ivl_4", 1 0, L_0000010b30ec9860;  1 drivers
v0000010b30cfd510_0 .net *"_ivl_6", 1 0, L_0000010b30ec92c0;  1 drivers
v0000010b30cfe050_0 .net *"_ivl_7", 1 0, L_0000010b30ec9900;  1 drivers
v0000010b30cfd5b0_0 .net *"_ivl_8", 1 0, L_0000010b30ec9ae0;  1 drivers
L_0000010b30ec90e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec8d20 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec92c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec9220, L_0000010b30ec9860 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec9c20 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec9900, L_0000010b30ec9ae0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12820 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65fb0 .param/l "i" 0 9 72, +C4<0111>;
v0000010b30cfe0f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec9cc0;  1 drivers
v0000010b30d012f0_0 .net *"_ivl_10", 1 0, L_0000010b30ecbc00;  1 drivers
v0000010b30d00530_0 .net *"_ivl_2", 1 0, L_0000010b30ecb840;  1 drivers
v0000010b30d01750_0 .net *"_ivl_3", 1 0, L_0000010b30ecd780;  1 drivers
v0000010b30d01570_0 .net *"_ivl_4", 1 0, L_0000010b30ecb700;  1 drivers
v0000010b30d003f0_0 .net *"_ivl_6", 1 0, L_0000010b30ecb660;  1 drivers
v0000010b30d01430_0 .net *"_ivl_7", 1 0, L_0000010b30ecbca0;  1 drivers
v0000010b30cffe50_0 .net *"_ivl_8", 1 0, L_0000010b30ecc6a0;  1 drivers
L_0000010b30ecb840 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec9cc0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecb660 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecd780, L_0000010b30ecb700 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecbc00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecbca0, L_0000010b30ecc6a0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d113d0 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66070 .param/l "i" 0 9 72, +C4<01000>;
v0000010b30cffef0_0 .net *"_ivl_0", 1 0, L_0000010b30ecba20;  1 drivers
v0000010b30d01930_0 .net *"_ivl_10", 1 0, L_0000010b30ecb020;  1 drivers
v0000010b30d01c50_0 .net *"_ivl_2", 1 0, L_0000010b30ecb3e0;  1 drivers
v0000010b30d01a70_0 .net *"_ivl_3", 1 0, L_0000010b30ecb7a0;  1 drivers
v0000010b30cff950_0 .net *"_ivl_4", 1 0, L_0000010b30ecd5a0;  1 drivers
v0000010b30d00710_0 .net *"_ivl_6", 1 0, L_0000010b30ecd6e0;  1 drivers
v0000010b30d00490_0 .net *"_ivl_7", 1 0, L_0000010b30ecbde0;  1 drivers
v0000010b30d01390_0 .net *"_ivl_8", 1 0, L_0000010b30ecbf20;  1 drivers
L_0000010b30ecb3e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecba20 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecd6e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecb7a0, L_0000010b30ecd5a0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecb020 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecbde0, L_0000010b30ecbf20 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d11ba0 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b660b0 .param/l "i" 0 9 72, +C4<01001>;
v0000010b30d02010_0 .net *"_ivl_0", 1 0, L_0000010b30ecbb60;  1 drivers
v0000010b30cfff90_0 .net *"_ivl_10", 1 0, L_0000010b30ecc380;  1 drivers
v0000010b30d01f70_0 .net *"_ivl_2", 1 0, L_0000010b30eccba0;  1 drivers
v0000010b30d00f30_0 .net *"_ivl_3", 1 0, L_0000010b30ecc060;  1 drivers
v0000010b30d00c10_0 .net *"_ivl_4", 1 0, L_0000010b30ecd000;  1 drivers
v0000010b30d017f0_0 .net *"_ivl_6", 1 0, L_0000010b30ecd3c0;  1 drivers
v0000010b30d00df0_0 .net *"_ivl_7", 1 0, L_0000010b30ecbfc0;  1 drivers
v0000010b30d01250_0 .net *"_ivl_8", 1 0, L_0000010b30ecb980;  1 drivers
L_0000010b30eccba0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecbb60 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecd3c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecc060, L_0000010b30ecd000 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecc380 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecbfc0, L_0000010b30ecb980 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d11d30 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b662f0 .param/l "i" 0 9 72, +C4<01010>;
v0000010b30d01ed0_0 .net *"_ivl_0", 1 0, L_0000010b30eccce0;  1 drivers
v0000010b30d01cf0_0 .net *"_ivl_10", 1 0, L_0000010b30ecc740;  1 drivers
v0000010b30d00cb0_0 .net *"_ivl_2", 1 0, L_0000010b30ecb200;  1 drivers
v0000010b30d005d0_0 .net *"_ivl_3", 1 0, L_0000010b30ecc100;  1 drivers
v0000010b30d00210_0 .net *"_ivl_4", 1 0, L_0000010b30ecc2e0;  1 drivers
v0000010b30d00d50_0 .net *"_ivl_6", 1 0, L_0000010b30ecd140;  1 drivers
v0000010b30d00670_0 .net *"_ivl_7", 1 0, L_0000010b30eccc40;  1 drivers
v0000010b30d00030_0 .net *"_ivl_8", 1 0, L_0000010b30ecc600;  1 drivers
L_0000010b30ecb200 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30eccce0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecd140 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecc100, L_0000010b30ecc2e0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecc740 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30eccc40, L_0000010b30ecc600 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12cd0 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65570 .param/l "i" 0 9 72, +C4<01011>;
v0000010b30d01610_0 .net *"_ivl_0", 1 0, L_0000010b30ecb8e0;  1 drivers
v0000010b30d00e90_0 .net *"_ivl_10", 1 0, L_0000010b30ecd460;  1 drivers
v0000010b30d007b0_0 .net *"_ivl_2", 1 0, L_0000010b30ecca60;  1 drivers
v0000010b30cff8b0_0 .net *"_ivl_3", 1 0, L_0000010b30ecc1a0;  1 drivers
v0000010b30d00850_0 .net *"_ivl_4", 1 0, L_0000010b30ecc7e0;  1 drivers
v0000010b30d00fd0_0 .net *"_ivl_6", 1 0, L_0000010b30ecbac0;  1 drivers
v0000010b30d008f0_0 .net *"_ivl_7", 1 0, L_0000010b30ecbd40;  1 drivers
v0000010b30d01070_0 .net *"_ivl_8", 1 0, L_0000010b30ecb480;  1 drivers
L_0000010b30ecca60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecb8e0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecbac0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecc1a0, L_0000010b30ecc7e0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecd460 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecbd40, L_0000010b30ecb480 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12e60 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b658b0 .param/l "i" 0 9 72, +C4<01100>;
v0000010b30cffc70_0 .net *"_ivl_0", 1 0, L_0000010b30ecc880;  1 drivers
v0000010b30d01d90_0 .net *"_ivl_10", 1 0, L_0000010b30ecc560;  1 drivers
v0000010b30d01e30_0 .net *"_ivl_2", 1 0, L_0000010b30ecbe80;  1 drivers
v0000010b30d01b10_0 .net *"_ivl_3", 1 0, L_0000010b30eccb00;  1 drivers
v0000010b30cffd10_0 .net *"_ivl_4", 1 0, L_0000010b30ecc240;  1 drivers
v0000010b30cff9f0_0 .net *"_ivl_6", 1 0, L_0000010b30ecc420;  1 drivers
v0000010b30cffa90_0 .net *"_ivl_7", 1 0, L_0000010b30ecc4c0;  1 drivers
v0000010b30d000d0_0 .net *"_ivl_8", 1 0, L_0000010b30ecce20;  1 drivers
L_0000010b30ecbe80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecc880 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecc420 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30eccb00, L_0000010b30ecc240 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecc560 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecc4c0, L_0000010b30ecce20 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d12050 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b658f0 .param/l "i" 0 9 72, +C4<01101>;
v0000010b30cffb30_0 .net *"_ivl_0", 1 0, L_0000010b30ecb2a0;  1 drivers
v0000010b30d00990_0 .net *"_ivl_10", 1 0, L_0000010b30ecd1e0;  1 drivers
v0000010b30d011b0_0 .net *"_ivl_2", 1 0, L_0000010b30ecc920;  1 drivers
v0000010b30d01110_0 .net *"_ivl_3", 1 0, L_0000010b30ecc9c0;  1 drivers
v0000010b30cffbd0_0 .net *"_ivl_4", 1 0, L_0000010b30eccec0;  1 drivers
v0000010b30d00170_0 .net *"_ivl_6", 1 0, L_0000010b30eccd80;  1 drivers
v0000010b30d014d0_0 .net *"_ivl_7", 1 0, L_0000010b30eccf60;  1 drivers
v0000010b30d016b0_0 .net *"_ivl_8", 1 0, L_0000010b30ecd0a0;  1 drivers
L_0000010b30ecc920 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecb2a0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30eccd80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecc9c0, L_0000010b30eccec0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecd1e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30eccf60, L_0000010b30ecd0a0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d146a0 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b65930 .param/l "i" 0 9 72, +C4<01110>;
v0000010b30d01890_0 .net *"_ivl_0", 1 0, L_0000010b30ecd280;  1 drivers
v0000010b30cffdb0_0 .net *"_ivl_10", 1 0, L_0000010b30ecb520;  1 drivers
v0000010b30d002b0_0 .net *"_ivl_2", 1 0, L_0000010b30ecd320;  1 drivers
v0000010b30d00350_0 .net *"_ivl_3", 1 0, L_0000010b30ecd500;  1 drivers
v0000010b30d00a30_0 .net *"_ivl_4", 1 0, L_0000010b30ecd640;  1 drivers
v0000010b30d00ad0_0 .net *"_ivl_6", 1 0, L_0000010b30ecb0c0;  1 drivers
v0000010b30d00b70_0 .net *"_ivl_7", 1 0, L_0000010b30ecb160;  1 drivers
v0000010b30d019d0_0 .net *"_ivl_8", 1 0, L_0000010b30ecb340;  1 drivers
L_0000010b30ecd320 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecd280 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecb0c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecd500, L_0000010b30ecd640 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecb520 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecb160, L_0000010b30ecb340 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d15e10 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b667b0 .param/l "i" 0 9 72, +C4<01111>;
v0000010b30d01bb0_0 .net *"_ivl_0", 1 0, L_0000010b30ecb5c0;  1 drivers
v0000010b30d02a10_0 .net *"_ivl_10", 1 0, L_0000010b30ecfe40;  1 drivers
v0000010b30d03af0_0 .net *"_ivl_2", 1 0, L_0000010b30ece900;  1 drivers
v0000010b30d02d30_0 .net *"_ivl_3", 1 0, L_0000010b30ecddc0;  1 drivers
v0000010b30d02f10_0 .net *"_ivl_4", 1 0, L_0000010b30ece680;  1 drivers
v0000010b30d03d70_0 .net *"_ivl_6", 1 0, L_0000010b30ece540;  1 drivers
v0000010b30d02330_0 .net *"_ivl_7", 1 0, L_0000010b30ece2c0;  1 drivers
v0000010b30d021f0_0 .net *"_ivl_8", 1 0, L_0000010b30ece180;  1 drivers
L_0000010b30ece900 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecb5c0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ece540 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecddc0, L_0000010b30ece680 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecfe40 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ece2c0, L_0000010b30ece180 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d14060 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66830 .param/l "i" 0 9 72, +C4<010000>;
v0000010b30d03730_0 .net *"_ivl_0", 1 0, L_0000010b30ece720;  1 drivers
v0000010b30d026f0_0 .net *"_ivl_10", 1 0, L_0000010b30ecdc80;  1 drivers
v0000010b30d04130_0 .net *"_ivl_2", 1 0, L_0000010b30ecef40;  1 drivers
v0000010b30d04450_0 .net *"_ivl_3", 1 0, L_0000010b30ecd820;  1 drivers
v0000010b30d023d0_0 .net *"_ivl_4", 1 0, L_0000010b30ecfa80;  1 drivers
v0000010b30d02150_0 .net *"_ivl_6", 1 0, L_0000010b30ece7c0;  1 drivers
v0000010b30d02290_0 .net *"_ivl_7", 1 0, L_0000010b30ecfd00;  1 drivers
v0000010b30d03a50_0 .net *"_ivl_8", 1 0, L_0000010b30ecd8c0;  1 drivers
L_0000010b30ecef40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ece720 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ece7c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecd820, L_0000010b30ecfa80 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecdc80 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecfd00, L_0000010b30ecd8c0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d15640 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b664f0 .param/l "i" 0 9 72, +C4<010001>;
v0000010b30d037d0_0 .net *"_ivl_0", 1 0, L_0000010b30ecf300;  1 drivers
v0000010b30d04810_0 .net *"_ivl_10", 1 0, L_0000010b30ecf6c0;  1 drivers
v0000010b30d02790_0 .net *"_ivl_2", 1 0, L_0000010b30ecea40;  1 drivers
v0000010b30d04770_0 .net *"_ivl_3", 1 0, L_0000010b30eceae0;  1 drivers
v0000010b30d02b50_0 .net *"_ivl_4", 1 0, L_0000010b30eced60;  1 drivers
v0000010b30d03410_0 .net *"_ivl_6", 1 0, L_0000010b30ecfb20;  1 drivers
v0000010b30d02830_0 .net *"_ivl_7", 1 0, L_0000010b30ecefe0;  1 drivers
v0000010b30d02fb0_0 .net *"_ivl_8", 1 0, L_0000010b30ece400;  1 drivers
L_0000010b30ecea40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecf300 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecfb20 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30eceae0, L_0000010b30eced60 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecf6c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecefe0, L_0000010b30ece400 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d14830 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67130 .param/l "i" 0 9 72, +C4<010010>;
v0000010b30d03370_0 .net *"_ivl_0", 1 0, L_0000010b30ece220;  1 drivers
v0000010b30d046d0_0 .net *"_ivl_10", 1 0, L_0000010b30ecf800;  1 drivers
v0000010b30d044f0_0 .net *"_ivl_2", 1 0, L_0000010b30ecf760;  1 drivers
v0000010b30d034b0_0 .net *"_ivl_3", 1 0, L_0000010b30eceb80;  1 drivers
v0000010b30d041d0_0 .net *"_ivl_4", 1 0, L_0000010b30ecf3a0;  1 drivers
v0000010b30d02ab0_0 .net *"_ivl_6", 1 0, L_0000010b30ece9a0;  1 drivers
v0000010b30d025b0_0 .net *"_ivl_7", 1 0, L_0000010b30eceea0;  1 drivers
v0000010b30d035f0_0 .net *"_ivl_8", 1 0, L_0000010b30ecf260;  1 drivers
L_0000010b30ecf760 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ece220 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ece9a0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30eceb80, L_0000010b30ecf3a0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecf800 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30eceea0, L_0000010b30ecf260 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d133e0 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67470 .param/l "i" 0 9 72, +C4<010011>;
v0000010b30d02dd0_0 .net *"_ivl_0", 1 0, L_0000010b30ece4a0;  1 drivers
v0000010b30d03e10_0 .net *"_ivl_10", 1 0, L_0000010b30ece360;  1 drivers
v0000010b30d03550_0 .net *"_ivl_2", 1 0, L_0000010b30ece0e0;  1 drivers
v0000010b30d02e70_0 .net *"_ivl_3", 1 0, L_0000010b30ecf9e0;  1 drivers
v0000010b30d03050_0 .net *"_ivl_4", 1 0, L_0000010b30ecf8a0;  1 drivers
v0000010b30d030f0_0 .net *"_ivl_6", 1 0, L_0000010b30ecf620;  1 drivers
v0000010b30d02970_0 .net *"_ivl_7", 1 0, L_0000010b30ecdb40;  1 drivers
v0000010b30d03c30_0 .net *"_ivl_8", 1 0, L_0000010b30ece860;  1 drivers
L_0000010b30ece0e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ece4a0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecf620 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecf9e0, L_0000010b30ecf8a0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ece360 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecdb40, L_0000010b30ece860 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d13bb0 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66570 .param/l "i" 0 9 72, +C4<010100>;
v0000010b30d028d0_0 .net *"_ivl_0", 1 0, L_0000010b30ecde60;  1 drivers
v0000010b30d02470_0 .net *"_ivl_10", 1 0, L_0000010b30ececc0;  1 drivers
v0000010b30d04590_0 .net *"_ivl_2", 1 0, L_0000010b30ecec20;  1 drivers
v0000010b30d04630_0 .net *"_ivl_3", 1 0, L_0000010b30ecdf00;  1 drivers
v0000010b30d03f50_0 .net *"_ivl_4", 1 0, L_0000010b30ecf940;  1 drivers
v0000010b30d02510_0 .net *"_ivl_6", 1 0, L_0000010b30ecf4e0;  1 drivers
v0000010b30d03ff0_0 .net *"_ivl_7", 1 0, L_0000010b30ecfbc0;  1 drivers
v0000010b30d02650_0 .net *"_ivl_8", 1 0, L_0000010b30ecdfa0;  1 drivers
L_0000010b30ecec20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecde60 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecf4e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecdf00, L_0000010b30ecf940 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ececc0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecfbc0, L_0000010b30ecdfa0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d13700 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b665f0 .param/l "i" 0 9 72, +C4<010101>;
v0000010b30d04090_0 .net *"_ivl_0", 1 0, L_0000010b30ece5e0;  1 drivers
v0000010b30d02bf0_0 .net *"_ivl_10", 1 0, L_0000010b30ecfee0;  1 drivers
v0000010b30d02c90_0 .net *"_ivl_2", 1 0, L_0000010b30ecf080;  1 drivers
v0000010b30d03870_0 .net *"_ivl_3", 1 0, L_0000010b30ecdbe0;  1 drivers
v0000010b30d03910_0 .net *"_ivl_4", 1 0, L_0000010b30ecf120;  1 drivers
v0000010b30d03cd0_0 .net *"_ivl_6", 1 0, L_0000010b30ecee00;  1 drivers
v0000010b30d03190_0 .net *"_ivl_7", 1 0, L_0000010b30ece040;  1 drivers
v0000010b30d03230_0 .net *"_ivl_8", 1 0, L_0000010b30ecfc60;  1 drivers
L_0000010b30ecf080 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ece5e0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecee00 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecdbe0, L_0000010b30ecf120 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecfee0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ece040, L_0000010b30ecfc60 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d15190 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b670f0 .param/l "i" 0 9 72, +C4<010110>;
v0000010b30d020b0_0 .net *"_ivl_0", 1 0, L_0000010b30ecf1c0;  1 drivers
v0000010b30d032d0_0 .net *"_ivl_10", 1 0, L_0000010b30ecdaa0;  1 drivers
v0000010b30d03690_0 .net *"_ivl_2", 1 0, L_0000010b30ecfda0;  1 drivers
v0000010b30d039b0_0 .net *"_ivl_3", 1 0, L_0000010b30ecf440;  1 drivers
v0000010b30d03b90_0 .net *"_ivl_4", 1 0, L_0000010b30ecf580;  1 drivers
v0000010b30d04270_0 .net *"_ivl_6", 1 0, L_0000010b30ecff80;  1 drivers
v0000010b30d03eb0_0 .net *"_ivl_7", 1 0, L_0000010b30ecd960;  1 drivers
v0000010b30d04310_0 .net *"_ivl_8", 1 0, L_0000010b30ecda00;  1 drivers
L_0000010b30ecfda0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecf1c0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ecff80 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ecf440, L_0000010b30ecf580 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ecdaa0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ecd960, L_0000010b30ecda00 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d15320 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66bf0 .param/l "i" 0 9 72, +C4<010111>;
v0000010b30d043b0_0 .net *"_ivl_0", 1 0, L_0000010b30ecdd20;  1 drivers
v0000010b30d1c9f0_0 .net *"_ivl_10", 1 0, L_0000010b30ed0340;  1 drivers
v0000010b30d1d5d0_0 .net *"_ivl_2", 1 0, L_0000010b30ed1380;  1 drivers
v0000010b30d1e6b0_0 .net *"_ivl_3", 1 0, L_0000010b30ed0660;  1 drivers
v0000010b30d1c6d0_0 .net *"_ivl_4", 1 0, L_0000010b30ed0980;  1 drivers
v0000010b30d1ddf0_0 .net *"_ivl_6", 1 0, L_0000010b30ed0020;  1 drivers
v0000010b30d1c770_0 .net *"_ivl_7", 1 0, L_0000010b30ed23c0;  1 drivers
v0000010b30d1e7f0_0 .net *"_ivl_8", 1 0, L_0000010b30ed0b60;  1 drivers
L_0000010b30ed1380 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecdd20 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ed0020 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ed0660, L_0000010b30ed0980 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ed0340 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ed23c0, L_0000010b30ed0b60 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d16c20 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66c30 .param/l "i" 0 9 72, +C4<011000>;
v0000010b30d1e2f0_0 .net *"_ivl_0", 1 0, L_0000010b30ed1420;  1 drivers
v0000010b30d1da30_0 .net *"_ivl_10", 1 0, L_0000010b30ed1a60;  1 drivers
v0000010b30d1c270_0 .net *"_ivl_2", 1 0, L_0000010b30ed1ce0;  1 drivers
v0000010b30d1e430_0 .net *"_ivl_3", 1 0, L_0000010b30ed05c0;  1 drivers
v0000010b30d1c310_0 .net *"_ivl_4", 1 0, L_0000010b30ed2320;  1 drivers
v0000010b30d1d710_0 .net *"_ivl_6", 1 0, L_0000010b30ed0700;  1 drivers
v0000010b30d1d210_0 .net *"_ivl_7", 1 0, L_0000010b30ed2140;  1 drivers
v0000010b30d1e110_0 .net *"_ivl_8", 1 0, L_0000010b30ed0fc0;  1 drivers
L_0000010b30ed1ce0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ed1420 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ed0700 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ed05c0, L_0000010b30ed2320 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ed1a60 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ed2140, L_0000010b30ed0fc0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d13890 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b674b0 .param/l "i" 0 9 72, +C4<011001>;
v0000010b30d1d350_0 .net *"_ivl_0", 1 0, L_0000010b30ed1ba0;  1 drivers
v0000010b30d1cef0_0 .net *"_ivl_10", 1 0, L_0000010b30ed1d80;  1 drivers
v0000010b30d1db70_0 .net *"_ivl_2", 1 0, L_0000010b30ed25a0;  1 drivers
v0000010b30d1e390_0 .net *"_ivl_3", 1 0, L_0000010b30ed2000;  1 drivers
v0000010b30d1e4d0_0 .net *"_ivl_4", 1 0, L_0000010b30ed2460;  1 drivers
v0000010b30d1c450_0 .net *"_ivl_6", 1 0, L_0000010b30ed0c00;  1 drivers
v0000010b30d1dcb0_0 .net *"_ivl_7", 1 0, L_0000010b30ed0a20;  1 drivers
v0000010b30d1e750_0 .net *"_ivl_8", 1 0, L_0000010b30ed14c0;  1 drivers
L_0000010b30ed25a0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ed1ba0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ed0c00 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ed2000, L_0000010b30ed2460 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ed1d80 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ed0a20, L_0000010b30ed14c0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d15960 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 72, 9 72 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66bb0 .param/l "i" 0 9 72, +C4<011010>;
v0000010b30d1df30_0 .net *"_ivl_0", 1 0, L_0000010b30ed16a0;  1 drivers
v0000010b30d1d030_0 .net *"_ivl_10", 1 0, L_0000010b30ed08e0;  1 drivers
v0000010b30d1dfd0_0 .net *"_ivl_2", 1 0, L_0000010b30ed0f20;  1 drivers
v0000010b30d1c810_0 .net *"_ivl_3", 1 0, L_0000010b30ed2780;  1 drivers
v0000010b30d1d2b0_0 .net *"_ivl_4", 1 0, L_0000010b30ed1560;  1 drivers
v0000010b30d1e070_0 .net *"_ivl_6", 1 0, L_0000010b30ed1e20;  1 drivers
v0000010b30d1c3b0_0 .net *"_ivl_7", 1 0, L_0000010b30ed1f60;  1 drivers
v0000010b30d1dd50_0 .net *"_ivl_8", 1 0, L_0000010b30ed0e80;  1 drivers
L_0000010b30ed0f20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ed16a0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ed1e20 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ed2780, L_0000010b30ed1560 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ed08e0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ed1f60, L_0000010b30ed0e80 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d162c0 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66970 .param/l "i" 0 9 51, +C4<00>;
v0000010b30d1e570_0 .net *"_ivl_0", 1 0, L_0000010b30e4b370;  1 drivers
v0000010b30d1c8b0_0 .net *"_ivl_2", 1 0, L_0000010b30e49890;  1 drivers
L_0000010b30e49890 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b370 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d13a20 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66530 .param/l "i" 0 9 51, +C4<01>;
v0000010b30d1d670_0 .net *"_ivl_0", 1 0, L_0000010b30e4b230;  1 drivers
v0000010b30d1ca90_0 .net *"_ivl_2", 1 0, L_0000010b30e49c50;  1 drivers
L_0000010b30e49c50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b230 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d13d40 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b665b0 .param/l "i" 0 9 51, +C4<010>;
v0000010b30d1c950_0 .net *"_ivl_0", 1 0, L_0000010b30e492f0;  1 drivers
v0000010b30d1c4f0_0 .net *"_ivl_2", 1 0, L_0000010b30e4abf0;  1 drivers
L_0000010b30e4abf0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e492f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16770 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b671f0 .param/l "i" 0 9 51, +C4<011>;
v0000010b30d1cb30_0 .net *"_ivl_0", 1 0, L_0000010b30e4a970;  1 drivers
v0000010b30d1d530_0 .net *"_ivl_2", 1 0, L_0000010b30e491b0;  1 drivers
L_0000010b30e491b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a970 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d13570 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66ff0 .param/l "i" 0 9 51, +C4<0100>;
v0000010b30d1cbd0_0 .net *"_ivl_0", 1 0, L_0000010b30e4b870;  1 drivers
v0000010b30d1d7b0_0 .net *"_ivl_2", 1 0, L_0000010b30e49250;  1 drivers
L_0000010b30e49250 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b870 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d13ed0 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66630 .param/l "i" 0 9 51, +C4<0101>;
v0000010b30d1e890_0 .net *"_ivl_0", 1 0, L_0000010b30e49ed0;  1 drivers
v0000010b30d1d850_0 .net *"_ivl_2", 1 0, L_0000010b30e49430;  1 drivers
L_0000010b30e49430 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e49ed0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d141f0 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67030 .param/l "i" 0 9 51, +C4<0110>;
v0000010b30d1d8f0_0 .net *"_ivl_0", 1 0, L_0000010b30e4b410;  1 drivers
v0000010b30d1c130_0 .net *"_ivl_2", 1 0, L_0000010b30e49e30;  1 drivers
L_0000010b30e49e30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b410 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d15af0 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66df0 .param/l "i" 0 9 51, +C4<0111>;
v0000010b30d1c590_0 .net *"_ivl_0", 1 0, L_0000010b30e494d0;  1 drivers
v0000010b30d1d990_0 .net *"_ivl_2", 1 0, L_0000010b30e49b10;  1 drivers
L_0000010b30e49b10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e494d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d14380 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66eb0 .param/l "i" 0 9 51, +C4<01000>;
v0000010b30d1e610_0 .net *"_ivl_0", 1 0, L_0000010b30e4ac90;  1 drivers
v0000010b30d1c630_0 .net *"_ivl_2", 1 0, L_0000010b30e4ae70;  1 drivers
L_0000010b30e4ae70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4ac90 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d14510 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66b70 .param/l "i" 0 9 51, +C4<01001>;
v0000010b30d1dad0_0 .net *"_ivl_0", 1 0, L_0000010b30e4a010;  1 drivers
v0000010b30d1dc10_0 .net *"_ivl_2", 1 0, L_0000010b30e49570;  1 drivers
L_0000010b30e49570 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a010 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d157d0 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b673f0 .param/l "i" 0 9 51, +C4<01010>;
v0000010b30d1cc70_0 .net *"_ivl_0", 1 0, L_0000010b30e4b190;  1 drivers
v0000010b30d1cd10_0 .net *"_ivl_2", 1 0, L_0000010b30e4b0f0;  1 drivers
L_0000010b30e4b0f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b190 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d14ce0 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b673b0 .param/l "i" 0 9 51, +C4<01011>;
v0000010b30d1e1b0_0 .net *"_ivl_0", 1 0, L_0000010b30e4a150;  1 drivers
v0000010b30d1cf90_0 .net *"_ivl_2", 1 0, L_0000010b30e4a0b0;  1 drivers
L_0000010b30e4a0b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a150 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d149c0 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66f70 .param/l "i" 0 9 51, +C4<01100>;
v0000010b30d1d0d0_0 .net *"_ivl_0", 1 0, L_0000010b30e49610;  1 drivers
v0000010b30d1cdb0_0 .net *"_ivl_2", 1 0, L_0000010b30e4a290;  1 drivers
L_0000010b30e4a290 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e49610 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d165e0 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67270 .param/l "i" 0 9 51, +C4<01101>;
v0000010b30d1e250_0 .net *"_ivl_0", 1 0, L_0000010b30e4b2d0;  1 drivers
v0000010b30d1ce50_0 .net *"_ivl_2", 1 0, L_0000010b30e4a330;  1 drivers
L_0000010b30e4a330 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b2d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d15c80 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66730 .param/l "i" 0 9 51, +C4<01110>;
v0000010b30d1c1d0_0 .net *"_ivl_0", 1 0, L_0000010b30e4a3d0;  1 drivers
v0000010b30d1d170_0 .net *"_ivl_2", 1 0, L_0000010b30e496b0;  1 drivers
L_0000010b30e496b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a3d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d14b50 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66ef0 .param/l "i" 0 9 51, +C4<01111>;
v0000010b30d1d3f0_0 .net *"_ivl_0", 1 0, L_0000010b30e4a510;  1 drivers
v0000010b30d1d490_0 .net *"_ivl_2", 1 0, L_0000010b30e4a5b0;  1 drivers
L_0000010b30e4a5b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a510 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16900 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66db0 .param/l "i" 0 9 51, +C4<010000>;
v0000010b30d1de90_0 .net *"_ivl_0", 1 0, L_0000010b30e4a830;  1 drivers
v0000010b30d20910_0 .net *"_ivl_2", 1 0, L_0000010b30e49bb0;  1 drivers
L_0000010b30e49bb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a830 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16db0 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66670 .param/l "i" 0 9 51, +C4<010001>;
v0000010b30d1ef70_0 .net *"_ivl_0", 1 0, L_0000010b30e4ab50;  1 drivers
v0000010b30d20ff0_0 .net *"_ivl_2", 1 0, L_0000010b30e4a790;  1 drivers
L_0000010b30e4a790 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4ab50 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d154b0 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66cb0 .param/l "i" 0 9 51, +C4<010010>;
v0000010b30d20870_0 .net *"_ivl_0", 1 0, L_0000010b30e49a70;  1 drivers
v0000010b30d204b0_0 .net *"_ivl_2", 1 0, L_0000010b30e4aa10;  1 drivers
L_0000010b30e4aa10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e49a70 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d15fa0 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66e70 .param/l "i" 0 9 51, +C4<010011>;
v0000010b30d207d0_0 .net *"_ivl_0", 1 0, L_0000010b30e49750;  1 drivers
v0000010b30d1f470_0 .net *"_ivl_2", 1 0, L_0000010b30e49930;  1 drivers
L_0000010b30e49930 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e49750 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d14e70 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67070 .param/l "i" 0 9 51, +C4<010100>;
v0000010b30d1f1f0_0 .net *"_ivl_0", 1 0, L_0000010b30e4a6f0;  1 drivers
v0000010b30d1fdd0_0 .net *"_ivl_2", 1 0, L_0000010b30e4aab0;  1 drivers
L_0000010b30e4aab0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4a6f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d15000 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b666b0 .param/l "i" 0 9 51, +C4<010101>;
v0000010b30d20f50_0 .net *"_ivl_0", 1 0, L_0000010b30e4b4b0;  1 drivers
v0000010b30d1ffb0_0 .net *"_ivl_2", 1 0, L_0000010b30e4b550;  1 drivers
L_0000010b30e4b550 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b4b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16130 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b670b0 .param/l "i" 0 9 51, +C4<010110>;
v0000010b30d20050_0 .net *"_ivl_0", 1 0, L_0000010b30e4b5f0;  1 drivers
v0000010b30d21090_0 .net *"_ivl_2", 1 0, L_0000010b30e4b690;  1 drivers
L_0000010b30e4b690 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b5f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16450 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66e30 .param/l "i" 0 9 51, +C4<010111>;
v0000010b30d1eb10_0 .net *"_ivl_0", 1 0, L_0000010b30e4b730;  1 drivers
v0000010b30d1fe70_0 .net *"_ivl_2", 1 0, L_0000010b30d43390;  1 drivers
L_0000010b30d43390 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30e4b730 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d16a90 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66f30 .param/l "i" 0 9 51, +C4<011000>;
v0000010b30d20e10_0 .net *"_ivl_0", 1 0, L_0000010b30eca580;  1 drivers
v0000010b30d1ed90_0 .net *"_ivl_2", 1 0, L_0000010b30eca1c0;  1 drivers
L_0000010b30eca1c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30eca580 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d130c0 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b66c70 .param/l "i" 0 9 51, +C4<011001>;
v0000010b30d1ff10_0 .net *"_ivl_0", 1 0, L_0000010b30ecaee0;  1 drivers
v0000010b30d200f0_0 .net *"_ivl_2", 1 0, L_0000010b30ec9b80;  1 drivers
L_0000010b30ec9b80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ecaee0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d13250 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 51, 9 51 0, S_0000010b30d11880;
 .timescale 0 0;
P_0000010b30b67430 .param/l "i" 0 9 51, +C4<011010>;
v0000010b30d1ebb0_0 .net *"_ivl_0", 1 0, L_0000010b30ec94a0;  1 drivers
v0000010b30d1f0b0_0 .net *"_ivl_2", 1 0, L_0000010b30ecae40;  1 drivers
L_0000010b30ecae40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec94a0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d39fc0 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 62, 6 22 0, S_0000010b30d11880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d21c70_0 .net "a", 15 0, L_0000010b30ed46c0;  1 drivers
v0000010b30d21a90_0 .net "b", 15 0, L_0000010b30ed3fe0;  1 drivers
v0000010b30d231b0_0 .net "cin", 1 0, L_0000010b30e69f38;  alias, 1 drivers
v0000010b30d21b30_0 .net "cout", 1 0, L_0000010b30ed2aa0;  alias, 1 drivers
v0000010b30d21630_0 .net "sum", 15 0, L_0000010b30ed3ea0;  1 drivers
S_0000010b30d383a0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d39fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b66fb0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c65660 .functor BUFZ 2, L_0000010b30e69f38, C4<00>, C4<00>, C4<00>;
v0000010b30d22030_0 .net *"_ivl_61", 1 0, L_0000010b30c65660;  1 drivers
v0000010b30d21bd0_0 .net "a", 15 0, L_0000010b30ed46c0;  alias, 1 drivers
v0000010b30d22490_0 .net "b", 15 0, L_0000010b30ed3fe0;  alias, 1 drivers
v0000010b30d23070_0 .net "carry", 17 0, L_0000010b30ed3680;  1 drivers
v0000010b30d22670_0 .net "cin", 1 0, L_0000010b30e69f38;  alias, 1 drivers
v0000010b30d23750_0 .net "cout", 1 0, L_0000010b30ed2aa0;  alias, 1 drivers
v0000010b30d22b70_0 .net "sum", 15 0, L_0000010b30ed3ea0;  alias, 1 drivers
L_0000010b30ed0d40 .part L_0000010b30ed46c0, 0, 2;
L_0000010b30ed1100 .part L_0000010b30ed3fe0, 0, 2;
L_0000010b30ed1060 .part L_0000010b30ed3680, 0, 2;
L_0000010b30ed21e0 .part L_0000010b30ed46c0, 2, 2;
L_0000010b30ed02a0 .part L_0000010b30ed3fe0, 2, 2;
L_0000010b30ed1880 .part L_0000010b30ed3680, 2, 2;
L_0000010b30ed1240 .part L_0000010b30ed46c0, 4, 2;
L_0000010b30ed11a0 .part L_0000010b30ed3fe0, 4, 2;
L_0000010b30ed1b00 .part L_0000010b30ed3680, 4, 2;
L_0000010b30ed1c40 .part L_0000010b30ed46c0, 6, 2;
L_0000010b30ed2640 .part L_0000010b30ed3fe0, 6, 2;
L_0000010b30ed19c0 .part L_0000010b30ed3680, 6, 2;
L_0000010b30ed0480 .part L_0000010b30ed46c0, 8, 2;
L_0000010b30ed0ac0 .part L_0000010b30ed3fe0, 8, 2;
L_0000010b30ed0840 .part L_0000010b30ed3680, 8, 2;
L_0000010b30ed44e0 .part L_0000010b30ed46c0, 10, 2;
L_0000010b30ed34a0 .part L_0000010b30ed3fe0, 10, 2;
L_0000010b30ed2a00 .part L_0000010b30ed3680, 10, 2;
L_0000010b30ed3e00 .part L_0000010b30ed46c0, 12, 2;
L_0000010b30ed2960 .part L_0000010b30ed3fe0, 12, 2;
L_0000010b30ed2f00 .part L_0000010b30ed3680, 12, 2;
L_0000010b30ed32c0 .part L_0000010b30ed46c0, 14, 2;
L_0000010b30ed4080 .part L_0000010b30ed3fe0, 14, 2;
L_0000010b30ed28c0 .part L_0000010b30ed3680, 14, 2;
LS_0000010b30ed3ea0_0_0 .concat8 [ 2 2 2 2], L_0000010b30ed1600, L_0000010b30ed0160, L_0000010b30ed0de0, L_0000010b30ed17e0;
LS_0000010b30ed3ea0_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed00c0, L_0000010b30ed4760, L_0000010b30ed3cc0, L_0000010b30ed2820;
L_0000010b30ed3ea0 .concat8 [ 8 8 0 0], LS_0000010b30ed3ea0_0_0, LS_0000010b30ed3ea0_0_4;
LS_0000010b30ed3680_0_0 .concat8 [ 2 2 2 2], L_0000010b30c65660, L_0000010b30ed1ec0, L_0000010b30ed1920, L_0000010b30ed03e0;
LS_0000010b30ed3680_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed12e0, L_0000010b30ed26e0, L_0000010b30ed41c0, L_0000010b30ed2fa0;
LS_0000010b30ed3680_0_8 .concat8 [ 2 0 0 0], L_0000010b30ed3180;
L_0000010b30ed3680 .concat8 [ 8 8 2 0], LS_0000010b30ed3680_0_0, LS_0000010b30ed3680_0_4, LS_0000010b30ed3680_0_8;
L_0000010b30ed2aa0 .part L_0000010b30ed3680, 16, 2;
S_0000010b30d38850 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b67170 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d386c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d38850;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d205f0_0 .net "a", 1 0, L_0000010b30ed0d40;  1 drivers
v0000010b30d1f010_0 .net "b", 1 0, L_0000010b30ed1100;  1 drivers
v0000010b30d209b0_0 .net "cin", 1 0, L_0000010b30ed1060;  1 drivers
v0000010b30d1eed0_0 .net "cout", 1 0, L_0000010b30ed1ec0;  1 drivers
v0000010b30d1f510_0 .net "result", 3 0, L_0000010b30ed2280;  1 drivers
v0000010b30d1f150_0 .net "sum", 1 0, L_0000010b30ed1600;  1 drivers
L_0000010b30ed2280 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed0d40, L_0000010b30ed1100, L_0000010b30ed1060 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed1ec0 .part L_0000010b30ed2280, 2, 2;
L_0000010b30ed1600 .part L_0000010b30ed2280, 0, 2;
S_0000010b30d38d00 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b672b0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d397f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d38d00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d1f5b0_0 .net "a", 1 0, L_0000010b30ed21e0;  1 drivers
v0000010b30d20d70_0 .net "b", 1 0, L_0000010b30ed02a0;  1 drivers
v0000010b30d1ec50_0 .net "cin", 1 0, L_0000010b30ed1880;  1 drivers
v0000010b30d1f650_0 .net "cout", 1 0, L_0000010b30ed1920;  1 drivers
v0000010b30d20370_0 .net "result", 3 0, L_0000010b30ed2500;  1 drivers
v0000010b30d1ecf0_0 .net "sum", 1 0, L_0000010b30ed0160;  1 drivers
L_0000010b30ed2500 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed21e0, L_0000010b30ed02a0, L_0000010b30ed1880 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed1920 .part L_0000010b30ed2500, 2, 2;
L_0000010b30ed0160 .part L_0000010b30ed2500, 0, 2;
S_0000010b30d3a790 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b66af0 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d38080 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3a790;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d20af0_0 .net "a", 1 0, L_0000010b30ed1240;  1 drivers
v0000010b30d1ee30_0 .net "b", 1 0, L_0000010b30ed11a0;  1 drivers
v0000010b30d1f790_0 .net "cin", 1 0, L_0000010b30ed1b00;  1 drivers
v0000010b30d20eb0_0 .net "cout", 1 0, L_0000010b30ed03e0;  1 drivers
v0000010b30d1fbf0_0 .net "result", 3 0, L_0000010b30ed0ca0;  1 drivers
v0000010b30d1e930_0 .net "sum", 1 0, L_0000010b30ed0de0;  1 drivers
L_0000010b30ed0ca0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed1240, L_0000010b30ed11a0, L_0000010b30ed1b00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed03e0 .part L_0000010b30ed0ca0, 2, 2;
L_0000010b30ed0de0 .part L_0000010b30ed0ca0, 0, 2;
S_0000010b30d3a150 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b669b0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d38b70 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3a150;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d20190_0 .net "a", 1 0, L_0000010b30ed1c40;  1 drivers
v0000010b30d1f290_0 .net "b", 1 0, L_0000010b30ed2640;  1 drivers
v0000010b30d1e9d0_0 .net "cin", 1 0, L_0000010b30ed19c0;  1 drivers
v0000010b30d20230_0 .net "cout", 1 0, L_0000010b30ed12e0;  1 drivers
v0000010b30d1fd30_0 .net "result", 3 0, L_0000010b30ed1740;  1 drivers
v0000010b30d202d0_0 .net "sum", 1 0, L_0000010b30ed17e0;  1 drivers
L_0000010b30ed1740 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed1c40, L_0000010b30ed2640, L_0000010b30ed19c0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed12e0 .part L_0000010b30ed1740, 2, 2;
L_0000010b30ed17e0 .part L_0000010b30ed1740, 0, 2;
S_0000010b30d3ac40 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b671b0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d37400 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3ac40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d1ea70_0 .net "a", 1 0, L_0000010b30ed0480;  1 drivers
v0000010b30d1f8d0_0 .net "b", 1 0, L_0000010b30ed0ac0;  1 drivers
v0000010b30d20a50_0 .net "cin", 1 0, L_0000010b30ed0840;  1 drivers
v0000010b30d1f330_0 .net "cout", 1 0, L_0000010b30ed26e0;  1 drivers
v0000010b30d1f3d0_0 .net "result", 3 0, L_0000010b30ed20a0;  1 drivers
v0000010b30d20550_0 .net "sum", 1 0, L_0000010b30ed00c0;  1 drivers
L_0000010b30ed20a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed0480, L_0000010b30ed0ac0, L_0000010b30ed0840 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed26e0 .part L_0000010b30ed20a0, 2, 2;
L_0000010b30ed00c0 .part L_0000010b30ed20a0, 0, 2;
S_0000010b30d3add0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b672f0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d37590 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3add0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d1f6f0_0 .net "a", 1 0, L_0000010b30ed44e0;  1 drivers
v0000010b30d1f830_0 .net "b", 1 0, L_0000010b30ed34a0;  1 drivers
v0000010b30d20410_0 .net "cin", 1 0, L_0000010b30ed2a00;  1 drivers
v0000010b30d1f970_0 .net "cout", 1 0, L_0000010b30ed41c0;  1 drivers
v0000010b30d1fc90_0 .net "result", 3 0, L_0000010b30ed4800;  1 drivers
v0000010b30d1fa10_0 .net "sum", 1 0, L_0000010b30ed4760;  1 drivers
L_0000010b30ed4800 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed44e0, L_0000010b30ed34a0, L_0000010b30ed2a00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed41c0 .part L_0000010b30ed4800, 2, 2;
L_0000010b30ed4760 .part L_0000010b30ed4800, 0, 2;
S_0000010b30d3a2e0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b668b0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d39ca0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3a2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d20690_0 .net "a", 1 0, L_0000010b30ed3e00;  1 drivers
v0000010b30d1fab0_0 .net "b", 1 0, L_0000010b30ed2960;  1 drivers
v0000010b30d1fb50_0 .net "cin", 1 0, L_0000010b30ed2f00;  1 drivers
v0000010b30d20730_0 .net "cout", 1 0, L_0000010b30ed2fa0;  1 drivers
v0000010b30d20b90_0 .net "result", 3 0, L_0000010b30ed2e60;  1 drivers
v0000010b30d20c30_0 .net "sum", 1 0, L_0000010b30ed3cc0;  1 drivers
L_0000010b30ed2e60 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed3e00, L_0000010b30ed2960, L_0000010b30ed2f00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed2fa0 .part L_0000010b30ed2e60, 2, 2;
L_0000010b30ed3cc0 .part L_0000010b30ed2e60, 0, 2;
S_0000010b30d37bd0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d383a0;
 .timescale 0 0;
P_0000010b30b67230 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d37270 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d37bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d20cd0_0 .net "a", 1 0, L_0000010b30ed32c0;  1 drivers
v0000010b30d21310_0 .net "b", 1 0, L_0000010b30ed4080;  1 drivers
v0000010b30d21d10_0 .net "cin", 1 0, L_0000010b30ed28c0;  1 drivers
v0000010b30d23110_0 .net "cout", 1 0, L_0000010b30ed3180;  1 drivers
v0000010b30d214f0_0 .net "result", 3 0, L_0000010b30ed3900;  1 drivers
v0000010b30d21db0_0 .net "sum", 1 0, L_0000010b30ed2820;  1 drivers
L_0000010b30ed3900 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed32c0, L_0000010b30ed4080, L_0000010b30ed28c0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed3180 .part L_0000010b30ed3900, 2, 2;
L_0000010b30ed2820 .part L_0000010b30ed3900, 0, 2;
S_0000010b30d39980 .scope module, "u_decoder_a" "btisa_decoder" 5 362, 10 10 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
L_0000010b30c64470 .functor OR 1, L_0000010b30e59a10, L_0000010b30e586b0, C4<0>, C4<0>;
L_0000010b30c64240 .functor OR 1, L_0000010b30c64470, L_0000010b30e58890, C4<0>, C4<0>;
L_0000010b30c64320 .functor OR 1, L_0000010b30c64240, L_0000010b30e59fb0, C4<0>, C4<0>;
L_0000010b30c63c20 .functor OR 1, L_0000010b30c64320, L_0000010b30e59330, C4<0>, C4<0>;
L_0000010b30c64390 .functor OR 1, L_0000010b30c63c20, L_0000010b30e59d30, C4<0>, C4<0>;
L_0000010b30c644e0 .functor OR 1, L_0000010b30e59f10, L_0000010b30e5a050, C4<0>, C4<0>;
L_0000010b30c64cc0 .functor OR 1, L_0000010b30c644e0, L_0000010b30e593d0, C4<0>, C4<0>;
L_0000010b30c645c0 .functor OR 1, L_0000010b30c64cc0, L_0000010b30e58750, C4<0>, C4<0>;
L_0000010b30c64630 .functor OR 1, L_0000010b30c645c0, L_0000010b30e5a2d0, C4<0>, C4<0>;
L_0000010b30c65190 .functor OR 1, L_0000010b30c64630, L_0000010b30e5a410, C4<0>, C4<0>;
L_0000010b30c646a0 .functor OR 1, L_0000010b30e590b0, L_0000010b30e59e70, C4<0>, C4<0>;
L_0000010b30c64b00 .functor OR 1, L_0000010b30c646a0, L_0000010b30e595b0, C4<0>, C4<0>;
L_0000010b30c649b0 .functor OR 1, L_0000010b30e584d0, L_0000010b30e59150, C4<0>, C4<0>;
L_0000010b30c63d00 .functor OR 1, L_0000010b30c649b0, L_0000010b30e58cf0, C4<0>, C4<0>;
L_0000010b30c63d70 .functor OR 1, L_0000010b30e58110, L_0000010b30e59790, C4<0>, C4<0>;
L_0000010b30c64d30 .functor OR 1, L_0000010b30c63d70, L_0000010b30e5a870, C4<0>, C4<0>;
L_0000010b30c65350 .functor OR 1, L_0000010b30c64d30, L_0000010b30e58930, C4<0>, C4<0>;
L_0000010b30c63de0 .functor OR 1, L_0000010b30c65350, L_0000010b30e5a7d0, C4<0>, C4<0>;
L_0000010b30e68990 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000010b30d22530_0 .net/2u *"_ivl_100", 5 0, L_0000010b30e68990;  1 drivers
L_0000010b30e689d8 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0000010b30d22df0_0 .net/2u *"_ivl_104", 5 0, L_0000010b30e689d8;  1 drivers
L_0000010b30e68a20 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000010b30d232f0_0 .net/2u *"_ivl_108", 5 0, L_0000010b30e68a20;  1 drivers
L_0000010b30e68a68 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0000010b30d23430_0 .net/2u *"_ivl_112", 5 0, L_0000010b30e68a68;  1 drivers
v0000010b30d211d0_0 .net *"_ivl_116", 0 0, L_0000010b30c64470;  1 drivers
v0000010b30d23570_0 .net *"_ivl_118", 0 0, L_0000010b30c64240;  1 drivers
L_0000010b30e68360 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000010b30d236b0_0 .net/2u *"_ivl_12", 5 0, L_0000010b30e68360;  1 drivers
v0000010b30d23610_0 .net *"_ivl_120", 0 0, L_0000010b30c64320;  1 drivers
v0000010b30d21270_0 .net *"_ivl_122", 0 0, L_0000010b30c63c20;  1 drivers
v0000010b30d23ed0_0 .net *"_ivl_126", 0 0, L_0000010b30c644e0;  1 drivers
v0000010b30d25ff0_0 .net *"_ivl_128", 0 0, L_0000010b30c64cc0;  1 drivers
v0000010b30d25f50_0 .net *"_ivl_130", 0 0, L_0000010b30c645c0;  1 drivers
v0000010b30d24b50_0 .net *"_ivl_132", 0 0, L_0000010b30c64630;  1 drivers
v0000010b30d23f70_0 .net *"_ivl_136", 0 0, L_0000010b30c646a0;  1 drivers
v0000010b30d25910_0 .net *"_ivl_140", 0 0, L_0000010b30c649b0;  1 drivers
v0000010b30d255f0_0 .net *"_ivl_144", 0 0, L_0000010b30c63d70;  1 drivers
v0000010b30d23a70_0 .net *"_ivl_146", 0 0, L_0000010b30c64d30;  1 drivers
v0000010b30d25c30_0 .net *"_ivl_148", 0 0, L_0000010b30c65350;  1 drivers
L_0000010b30e683a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000010b30d23b10_0 .net/2u *"_ivl_16", 5 0, L_0000010b30e683a8;  1 drivers
L_0000010b30e683f0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000010b30d24790_0 .net/2u *"_ivl_20", 5 0, L_0000010b30e683f0;  1 drivers
L_0000010b30e68438 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000010b30d24510_0 .net/2u *"_ivl_24", 5 0, L_0000010b30e68438;  1 drivers
L_0000010b30e68480 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000010b30d25370_0 .net/2u *"_ivl_28", 5 0, L_0000010b30e68480;  1 drivers
L_0000010b30e684c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d259b0_0 .net/2u *"_ivl_32", 5 0, L_0000010b30e684c8;  1 drivers
L_0000010b30e68510 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d24fb0_0 .net/2u *"_ivl_36", 5 0, L_0000010b30e68510;  1 drivers
L_0000010b30e68558 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000010b30d24150_0 .net/2u *"_ivl_40", 5 0, L_0000010b30e68558;  1 drivers
L_0000010b30e685a0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000010b30d24010_0 .net/2u *"_ivl_44", 5 0, L_0000010b30e685a0;  1 drivers
L_0000010b30e685e8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0000010b30d246f0_0 .net/2u *"_ivl_48", 5 0, L_0000010b30e685e8;  1 drivers
L_0000010b30e68630 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0000010b30d26090_0 .net/2u *"_ivl_52", 5 0, L_0000010b30e68630;  1 drivers
L_0000010b30e68678 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0000010b30d243d0_0 .net/2u *"_ivl_56", 5 0, L_0000010b30e68678;  1 drivers
L_0000010b30e686c0 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0000010b30d245b0_0 .net/2u *"_ivl_60", 5 0, L_0000010b30e686c0;  1 drivers
L_0000010b30e68708 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0000010b30d24650_0 .net/2u *"_ivl_64", 5 0, L_0000010b30e68708;  1 drivers
L_0000010b30e68750 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0000010b30d23c50_0 .net/2u *"_ivl_68", 5 0, L_0000010b30e68750;  1 drivers
L_0000010b30e68798 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0000010b30d254b0_0 .net/2u *"_ivl_72", 5 0, L_0000010b30e68798;  1 drivers
L_0000010b30e687e0 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0000010b30d23930_0 .net/2u *"_ivl_76", 5 0, L_0000010b30e687e0;  1 drivers
L_0000010b30e68318 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d25410_0 .net/2u *"_ivl_8", 5 0, L_0000010b30e68318;  1 drivers
L_0000010b30e68828 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0000010b30d24a10_0 .net/2u *"_ivl_80", 5 0, L_0000010b30e68828;  1 drivers
L_0000010b30e68870 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000010b30d239d0_0 .net/2u *"_ivl_84", 5 0, L_0000010b30e68870;  1 drivers
L_0000010b30e688b8 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000010b30d24470_0 .net/2u *"_ivl_88", 5 0, L_0000010b30e688b8;  1 drivers
L_0000010b30e68900 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000010b30d24970_0 .net/2u *"_ivl_92", 5 0, L_0000010b30e68900;  1 drivers
L_0000010b30e68948 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000010b30d25730_0 .net/2u *"_ivl_96", 5 0, L_0000010b30e68948;  1 drivers
v0000010b30d24830_0 .var "alu_op", 2 0;
v0000010b30d24290_0 .var "alu_src", 0 0;
v0000010b30d23bb0_0 .var "branch", 0 0;
v0000010b30d24d30_0 .var "branch_type", 1 0;
v0000010b30d248d0_0 .var "halt", 0 0;
v0000010b30d23cf0_0 .net "instruction", 17 0, v0000010b30d1a8d0_0;  1 drivers
v0000010b30d23d90_0 .net "is_arithmetic", 0 0, L_0000010b30c64390;  1 drivers
v0000010b30d25a50_0 .net "is_branch", 0 0, L_0000010b30c64b00;  1 drivers
v0000010b30d24ab0_0 .net "is_jump", 0 0, L_0000010b30c63d00;  1 drivers
v0000010b30d25190_0 .net "is_logic", 0 0, L_0000010b30c65190;  1 drivers
v0000010b30d23e30_0 .net "is_memory", 0 0, L_0000010b30c63de0;  1 drivers
v0000010b30d240b0_0 .var "jump", 0 0;
v0000010b30d24e70_0 .var "mem_read", 0 0;
v0000010b30d257d0_0 .var "mem_write", 0 0;
v0000010b30d24bf0_0 .net "op_is_add", 0 0, L_0000010b30e59a10;  1 drivers
v0000010b30d241f0_0 .net "op_is_addi", 0 0, L_0000010b30e59dd0;  1 drivers
v0000010b30d25cd0_0 .net "op_is_beq", 0 0, L_0000010b30e590b0;  1 drivers
v0000010b30d24330_0 .net "op_is_blt", 0 0, L_0000010b30e595b0;  1 drivers
v0000010b30d24c90_0 .net "op_is_bne", 0 0, L_0000010b30e59e70;  1 drivers
v0000010b30d25050_0 .net "op_is_ecall", 0 0, L_0000010b30e5a370;  1 drivers
v0000010b30d24dd0_0 .net "op_is_halt", 0 0, L_0000010b30e58b10;  1 drivers
v0000010b30d24f10_0 .net "op_is_inv", 0 0, L_0000010b30e58750;  1 drivers
v0000010b30d25550_0 .net "op_is_jal", 0 0, L_0000010b30e584d0;  1 drivers
v0000010b30d250f0_0 .net "op_is_jalr", 0 0, L_0000010b30e59150;  1 drivers
v0000010b30d25230_0 .net "op_is_jr", 0 0, L_0000010b30e58cf0;  1 drivers
v0000010b30d252d0_0 .net "op_is_ld", 0 0, L_0000010b30e58110;  1 drivers
v0000010b30d25690_0 .net "op_is_ldt", 0 0, L_0000010b30e5a870;  1 drivers
v0000010b30d25870_0 .net "op_is_lui", 0 0, L_0000010b30e5a7d0;  1 drivers
v0000010b30d25b90_0 .net "op_is_max", 0 0, L_0000010b30e5a050;  1 drivers
v0000010b30d25af0_0 .net "op_is_min", 0 0, L_0000010b30e59f10;  1 drivers
v0000010b30d25d70_0 .net "op_is_mul", 0 0, L_0000010b30e59fb0;  1 drivers
v0000010b30d25e10_0 .net "op_is_neg", 0 0, L_0000010b30e58890;  1 drivers
v0000010b30d25eb0_0 .net "op_is_nop", 0 0, L_0000010b30e59830;  1 drivers
v0000010b30d27fd0_0 .net "op_is_nti", 0 0, L_0000010b30e5a410;  1 drivers
v0000010b30d28750_0 .net "op_is_pti", 0 0, L_0000010b30e5a2d0;  1 drivers
v0000010b30d27210_0 .net "op_is_shl", 0 0, L_0000010b30e59330;  1 drivers
v0000010b30d26b30_0 .net "op_is_shr", 0 0, L_0000010b30e59d30;  1 drivers
v0000010b30d28070_0 .net "op_is_st", 0 0, L_0000010b30e59790;  1 drivers
v0000010b30d26bd0_0 .net "op_is_stt", 0 0, L_0000010b30e58930;  1 drivers
v0000010b30d26d10_0 .net "op_is_sub", 0 0, L_0000010b30e586b0;  1 drivers
v0000010b30d27490_0 .net "op_is_xor", 0 0, L_0000010b30e593d0;  1 drivers
v0000010b30d27c10_0 .net "opcode", 5 0, L_0000010b30e59bf0;  alias, 1 drivers
v0000010b30d27df0_0 .net "rd", 3 0, L_0000010b30e58f70;  alias, 1 drivers
v0000010b30d26810_0 .var "reg_write", 0 0;
v0000010b30d27d50_0 .net "rs1", 3 0, L_0000010b30e58390;  alias, 1 drivers
v0000010b30d28110_0 .net "rs2_imm", 3 0, L_0000010b30e59650;  alias, 1 drivers
E_0000010b30b64db0/0 .event anyedge, v0000010b30d23d90_0, v0000010b30d24bf0_0, v0000010b30d26d10_0, v0000010b30d25e10_0;
E_0000010b30b64db0/1 .event anyedge, v0000010b30d25d70_0, v0000010b30d27210_0, v0000010b30d26b30_0, v0000010b30d25190_0;
E_0000010b30b64db0/2 .event anyedge, v0000010b30d25af0_0, v0000010b30d25b90_0, v0000010b30d27490_0, v0000010b30d24f10_0;
E_0000010b30b64db0/3 .event anyedge, v0000010b30d28750_0, v0000010b30d27fd0_0, v0000010b30d25a50_0, v0000010b30d25cd0_0;
E_0000010b30b64db0/4 .event anyedge, v0000010b30d24c90_0, v0000010b30d24330_0, v0000010b30d24ab0_0, v0000010b30d25550_0;
E_0000010b30b64db0/5 .event anyedge, v0000010b30d250f0_0, v0000010b30d252d0_0, v0000010b30d25690_0, v0000010b30d28070_0;
E_0000010b30b64db0/6 .event anyedge, v0000010b30d26bd0_0, v0000010b30d25870_0, v0000010b30d24dd0_0;
E_0000010b30b64db0 .event/or E_0000010b30b64db0/0, E_0000010b30b64db0/1, E_0000010b30b64db0/2, E_0000010b30b64db0/3, E_0000010b30b64db0/4, E_0000010b30b64db0/5, E_0000010b30b64db0/6;
L_0000010b30e59bf0 .part v0000010b30d1a8d0_0, 12, 6;
L_0000010b30e58f70 .part v0000010b30d1a8d0_0, 8, 4;
L_0000010b30e58390 .part v0000010b30d1a8d0_0, 4, 4;
L_0000010b30e59650 .part v0000010b30d1a8d0_0, 0, 4;
L_0000010b30e59a10 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68318;
L_0000010b30e586b0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68360;
L_0000010b30e58890 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e683a8;
L_0000010b30e59fb0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e683f0;
L_0000010b30e59330 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68438;
L_0000010b30e59d30 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68480;
L_0000010b30e59dd0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e684c8;
L_0000010b30e590b0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68510;
L_0000010b30e59e70 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68558;
L_0000010b30e595b0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e685a0;
L_0000010b30e59f10 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e685e8;
L_0000010b30e5a050 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68630;
L_0000010b30e593d0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68678;
L_0000010b30e58750 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e686c0;
L_0000010b30e5a2d0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68708;
L_0000010b30e5a410 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68750;
L_0000010b30e584d0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68798;
L_0000010b30e59150 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e687e0;
L_0000010b30e58cf0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68828;
L_0000010b30e58110 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68870;
L_0000010b30e59790 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e688b8;
L_0000010b30e5a870 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68900;
L_0000010b30e58930 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68948;
L_0000010b30e5a7d0 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68990;
L_0000010b30e59830 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e689d8;
L_0000010b30e5a370 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68a20;
L_0000010b30e58b10 .cmp/eq 6, L_0000010b30e59bf0, L_0000010b30e68a68;
S_0000010b30d39e30 .scope module, "u_decoder_b" "btisa_decoder" 5 380, 10 10 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
L_0000010b30c63e50 .functor OR 1, L_0000010b30e598d0, L_0000010b30e58a70, C4<0>, C4<0>;
L_0000010b30c65200 .functor OR 1, L_0000010b30c63e50, L_0000010b30e5a5f0, C4<0>, C4<0>;
L_0000010b30c64fd0 .functor OR 1, L_0000010b30c65200, L_0000010b30e581b0, C4<0>, C4<0>;
L_0000010b30c63c90 .functor OR 1, L_0000010b30c64fd0, L_0000010b30e58250, C4<0>, C4<0>;
L_0000010b30c65270 .functor OR 1, L_0000010b30c63c90, L_0000010b30e59970, C4<0>, C4<0>;
L_0000010b30c64b70 .functor OR 1, L_0000010b30e59470, L_0000010b30e596f0, C4<0>, C4<0>;
L_0000010b30c64710 .functor OR 1, L_0000010b30c64b70, L_0000010b30e59510, C4<0>, C4<0>;
L_0000010b30c64a20 .functor OR 1, L_0000010b30c64710, L_0000010b30e5ba90, C4<0>, C4<0>;
L_0000010b30c64a90 .functor OR 1, L_0000010b30c64a20, L_0000010b30e5c030, C4<0>, C4<0>;
L_0000010b30c64c50 .functor OR 1, L_0000010b30c64a90, L_0000010b30e5c670, C4<0>, C4<0>;
L_0000010b30c64da0 .functor OR 1, L_0000010b30e58c50, L_0000010b30e59ab0, C4<0>, C4<0>;
L_0000010b30c64e80 .functor OR 1, L_0000010b30c64da0, L_0000010b30e58ed0, C4<0>, C4<0>;
L_0000010b30c66ee0 .functor OR 1, L_0000010b30e5b590, L_0000010b30e5af50, C4<0>, C4<0>;
L_0000010b30c652e0 .functor OR 1, L_0000010b30c66ee0, L_0000010b30e5ce90, C4<0>, C4<0>;
L_0000010b30c66690 .functor OR 1, L_0000010b30e5bc70, L_0000010b30e5b950, C4<0>, C4<0>;
L_0000010b30c659e0 .functor OR 1, L_0000010b30c66690, L_0000010b30e5b6d0, C4<0>, C4<0>;
L_0000010b30c663f0 .functor OR 1, L_0000010b30c659e0, L_0000010b30e5aeb0, C4<0>, C4<0>;
L_0000010b30c66e00 .functor OR 1, L_0000010b30c663f0, L_0000010b30e5c210, C4<0>, C4<0>;
L_0000010b30e69128 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000010b30d26270_0 .net/2u *"_ivl_100", 5 0, L_0000010b30e69128;  1 drivers
L_0000010b30e69170 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0000010b30d266d0_0 .net/2u *"_ivl_104", 5 0, L_0000010b30e69170;  1 drivers
L_0000010b30e691b8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000010b30d287f0_0 .net/2u *"_ivl_108", 5 0, L_0000010b30e691b8;  1 drivers
L_0000010b30e69200 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0000010b30d28390_0 .net/2u *"_ivl_112", 5 0, L_0000010b30e69200;  1 drivers
v0000010b30d282f0_0 .net *"_ivl_116", 0 0, L_0000010b30c63e50;  1 drivers
v0000010b30d27a30_0 .net *"_ivl_118", 0 0, L_0000010b30c65200;  1 drivers
L_0000010b30e68af8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000010b30d284d0_0 .net/2u *"_ivl_12", 5 0, L_0000010b30e68af8;  1 drivers
v0000010b30d26450_0 .net *"_ivl_120", 0 0, L_0000010b30c64fd0;  1 drivers
v0000010b30d28570_0 .net *"_ivl_122", 0 0, L_0000010b30c63c90;  1 drivers
v0000010b30d26310_0 .net *"_ivl_126", 0 0, L_0000010b30c64b70;  1 drivers
v0000010b30d27ad0_0 .net *"_ivl_128", 0 0, L_0000010b30c64710;  1 drivers
v0000010b30d27990_0 .net *"_ivl_130", 0 0, L_0000010b30c64a20;  1 drivers
v0000010b30d26130_0 .net *"_ivl_132", 0 0, L_0000010b30c64a90;  1 drivers
v0000010b30d26950_0 .net *"_ivl_136", 0 0, L_0000010b30c64da0;  1 drivers
v0000010b30d26db0_0 .net *"_ivl_140", 0 0, L_0000010b30c66ee0;  1 drivers
v0000010b30d27350_0 .net *"_ivl_144", 0 0, L_0000010b30c66690;  1 drivers
v0000010b30d26770_0 .net *"_ivl_146", 0 0, L_0000010b30c659e0;  1 drivers
v0000010b30d28890_0 .net *"_ivl_148", 0 0, L_0000010b30c663f0;  1 drivers
L_0000010b30e68b40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000010b30d26c70_0 .net/2u *"_ivl_16", 5 0, L_0000010b30e68b40;  1 drivers
L_0000010b30e68b88 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000010b30d26e50_0 .net/2u *"_ivl_20", 5 0, L_0000010b30e68b88;  1 drivers
L_0000010b30e68bd0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000010b30d26ef0_0 .net/2u *"_ivl_24", 5 0, L_0000010b30e68bd0;  1 drivers
L_0000010b30e68c18 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000010b30d264f0_0 .net/2u *"_ivl_28", 5 0, L_0000010b30e68c18;  1 drivers
L_0000010b30e68c60 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d27cb0_0 .net/2u *"_ivl_32", 5 0, L_0000010b30e68c60;  1 drivers
L_0000010b30e68ca8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d261d0_0 .net/2u *"_ivl_36", 5 0, L_0000010b30e68ca8;  1 drivers
L_0000010b30e68cf0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000010b30d27b70_0 .net/2u *"_ivl_40", 5 0, L_0000010b30e68cf0;  1 drivers
L_0000010b30e68d38 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000010b30d272b0_0 .net/2u *"_ivl_44", 5 0, L_0000010b30e68d38;  1 drivers
L_0000010b30e68d80 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0000010b30d263b0_0 .net/2u *"_ivl_48", 5 0, L_0000010b30e68d80;  1 drivers
L_0000010b30e68dc8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0000010b30d26f90_0 .net/2u *"_ivl_52", 5 0, L_0000010b30e68dc8;  1 drivers
L_0000010b30e68e10 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0000010b30d27170_0 .net/2u *"_ivl_56", 5 0, L_0000010b30e68e10;  1 drivers
L_0000010b30e68e58 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0000010b30d27f30_0 .net/2u *"_ivl_60", 5 0, L_0000010b30e68e58;  1 drivers
L_0000010b30e68ea0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0000010b30d27030_0 .net/2u *"_ivl_64", 5 0, L_0000010b30e68ea0;  1 drivers
L_0000010b30e68ee8 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0000010b30d26a90_0 .net/2u *"_ivl_68", 5 0, L_0000010b30e68ee8;  1 drivers
L_0000010b30e68f30 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0000010b30d26630_0 .net/2u *"_ivl_72", 5 0, L_0000010b30e68f30;  1 drivers
L_0000010b30e68f78 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0000010b30d27670_0 .net/2u *"_ivl_76", 5 0, L_0000010b30e68f78;  1 drivers
L_0000010b30e68ab0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d26590_0 .net/2u *"_ivl_8", 5 0, L_0000010b30e68ab0;  1 drivers
L_0000010b30e68fc0 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0000010b30d268b0_0 .net/2u *"_ivl_80", 5 0, L_0000010b30e68fc0;  1 drivers
L_0000010b30e69008 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000010b30d269f0_0 .net/2u *"_ivl_84", 5 0, L_0000010b30e69008;  1 drivers
L_0000010b30e69050 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000010b30d27e90_0 .net/2u *"_ivl_88", 5 0, L_0000010b30e69050;  1 drivers
L_0000010b30e69098 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000010b30d28610_0 .net/2u *"_ivl_92", 5 0, L_0000010b30e69098;  1 drivers
L_0000010b30e690e0 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000010b30d275d0_0 .net/2u *"_ivl_96", 5 0, L_0000010b30e690e0;  1 drivers
v0000010b30d28430_0 .var "alu_op", 2 0;
v0000010b30d270d0_0 .var "alu_src", 0 0;
v0000010b30d273f0_0 .var "branch", 0 0;
v0000010b30d277b0_0 .var "branch_type", 1 0;
v0000010b30d27530_0 .var "halt", 0 0;
v0000010b30d27710_0 .net "instruction", 17 0, v0000010b30d1b7d0_0;  1 drivers
v0000010b30d27850_0 .net "is_arithmetic", 0 0, L_0000010b30c65270;  1 drivers
v0000010b30d278f0_0 .net "is_branch", 0 0, L_0000010b30c64e80;  1 drivers
v0000010b30d281b0_0 .net "is_jump", 0 0, L_0000010b30c652e0;  1 drivers
v0000010b30d28250_0 .net "is_logic", 0 0, L_0000010b30c64c50;  1 drivers
v0000010b30d286b0_0 .net "is_memory", 0 0, L_0000010b30c66e00;  1 drivers
v0000010b30d2af50_0 .var "jump", 0 0;
v0000010b30d29a10_0 .var "mem_read", 0 0;
v0000010b30d29fb0_0 .var "mem_write", 0 0;
v0000010b30d2aa50_0 .net "op_is_add", 0 0, L_0000010b30e598d0;  1 drivers
v0000010b30d2ac30_0 .net "op_is_addi", 0 0, L_0000010b30e58bb0;  1 drivers
v0000010b30d28f70_0 .net "op_is_beq", 0 0, L_0000010b30e58c50;  1 drivers
v0000010b30d29830_0 .net "op_is_blt", 0 0, L_0000010b30e58ed0;  1 drivers
v0000010b30d2a7d0_0 .net "op_is_bne", 0 0, L_0000010b30e59ab0;  1 drivers
v0000010b30d29650_0 .net "op_is_ecall", 0 0, L_0000010b30e5ca30;  1 drivers
v0000010b30d28bb0_0 .net "op_is_halt", 0 0, L_0000010b30e5ac30;  1 drivers
v0000010b30d29d30_0 .net "op_is_inv", 0 0, L_0000010b30e5ba90;  1 drivers
v0000010b30d2a4b0_0 .net "op_is_jal", 0 0, L_0000010b30e5b590;  1 drivers
v0000010b30d29f10_0 .net "op_is_jalr", 0 0, L_0000010b30e5af50;  1 drivers
v0000010b30d2a050_0 .net "op_is_jr", 0 0, L_0000010b30e5ce90;  1 drivers
v0000010b30d28a70_0 .net "op_is_ld", 0 0, L_0000010b30e5bc70;  1 drivers
v0000010b30d2aff0_0 .net "op_is_ldt", 0 0, L_0000010b30e5b6d0;  1 drivers
v0000010b30d29010_0 .net "op_is_lui", 0 0, L_0000010b30e5c210;  1 drivers
v0000010b30d2a370_0 .net "op_is_max", 0 0, L_0000010b30e596f0;  1 drivers
v0000010b30d28cf0_0 .net "op_is_min", 0 0, L_0000010b30e59470;  1 drivers
v0000010b30d2a730_0 .net "op_is_mul", 0 0, L_0000010b30e581b0;  1 drivers
v0000010b30d2acd0_0 .net "op_is_neg", 0 0, L_0000010b30e5a5f0;  1 drivers
v0000010b30d29bf0_0 .net "op_is_nop", 0 0, L_0000010b30e5c8f0;  1 drivers
v0000010b30d2aeb0_0 .net "op_is_nti", 0 0, L_0000010b30e5c670;  1 drivers
v0000010b30d28930_0 .net "op_is_pti", 0 0, L_0000010b30e5c030;  1 drivers
v0000010b30d2ab90_0 .net "op_is_shl", 0 0, L_0000010b30e58250;  1 drivers
v0000010b30d298d0_0 .net "op_is_shr", 0 0, L_0000010b30e59970;  1 drivers
v0000010b30d2a190_0 .net "op_is_st", 0 0, L_0000010b30e5b950;  1 drivers
v0000010b30d2a870_0 .net "op_is_stt", 0 0, L_0000010b30e5aeb0;  1 drivers
v0000010b30d2ae10_0 .net "op_is_sub", 0 0, L_0000010b30e58a70;  1 drivers
v0000010b30d289d0_0 .net "op_is_xor", 0 0, L_0000010b30e59510;  1 drivers
v0000010b30d28d90_0 .net "opcode", 5 0, L_0000010b30e58e30;  alias, 1 drivers
v0000010b30d29e70_0 .net "rd", 3 0, L_0000010b30e58610;  alias, 1 drivers
v0000010b30d2a550_0 .var "reg_write", 0 0;
v0000010b30d291f0_0 .net "rs1", 3 0, L_0000010b30e5a730;  alias, 1 drivers
v0000010b30d29dd0_0 .net "rs2_imm", 3 0, L_0000010b30e5a550;  alias, 1 drivers
E_0000010b30b666f0/0 .event anyedge, v0000010b30d27850_0, v0000010b30d2aa50_0, v0000010b30d2ae10_0, v0000010b30d2acd0_0;
E_0000010b30b666f0/1 .event anyedge, v0000010b30d2a730_0, v0000010b30d2ab90_0, v0000010b30d298d0_0, v0000010b30d28250_0;
E_0000010b30b666f0/2 .event anyedge, v0000010b30d28cf0_0, v0000010b30d2a370_0, v0000010b30d289d0_0, v0000010b30d29d30_0;
E_0000010b30b666f0/3 .event anyedge, v0000010b30d28930_0, v0000010b30d2aeb0_0, v0000010b30d278f0_0, v0000010b30d28f70_0;
E_0000010b30b666f0/4 .event anyedge, v0000010b30d2a7d0_0, v0000010b30d29830_0, v0000010b30d281b0_0, v0000010b30d2a4b0_0;
E_0000010b30b666f0/5 .event anyedge, v0000010b30d29f10_0, v0000010b30d28a70_0, v0000010b30d2aff0_0, v0000010b30d2a190_0;
E_0000010b30b666f0/6 .event anyedge, v0000010b30d2a870_0, v0000010b30d29010_0, v0000010b30d28bb0_0;
E_0000010b30b666f0 .event/or E_0000010b30b666f0/0, E_0000010b30b666f0/1, E_0000010b30b666f0/2, E_0000010b30b666f0/3, E_0000010b30b666f0/4, E_0000010b30b666f0/5, E_0000010b30b666f0/6;
L_0000010b30e58e30 .part v0000010b30d1b7d0_0, 12, 6;
L_0000010b30e58610 .part v0000010b30d1b7d0_0, 8, 4;
L_0000010b30e5a730 .part v0000010b30d1b7d0_0, 4, 4;
L_0000010b30e5a550 .part v0000010b30d1b7d0_0, 0, 4;
L_0000010b30e598d0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68ab0;
L_0000010b30e58a70 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68af8;
L_0000010b30e5a5f0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68b40;
L_0000010b30e581b0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68b88;
L_0000010b30e58250 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68bd0;
L_0000010b30e59970 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68c18;
L_0000010b30e58bb0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68c60;
L_0000010b30e58c50 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68ca8;
L_0000010b30e59ab0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68cf0;
L_0000010b30e58ed0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68d38;
L_0000010b30e59470 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68d80;
L_0000010b30e596f0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68dc8;
L_0000010b30e59510 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68e10;
L_0000010b30e5ba90 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68e58;
L_0000010b30e5c030 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68ea0;
L_0000010b30e5c670 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68ee8;
L_0000010b30e5b590 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68f30;
L_0000010b30e5af50 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68f78;
L_0000010b30e5ce90 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e68fc0;
L_0000010b30e5bc70 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69008;
L_0000010b30e5b950 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69050;
L_0000010b30e5b6d0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69098;
L_0000010b30e5aeb0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e690e0;
L_0000010b30e5c210 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69128;
L_0000010b30e5c8f0 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69170;
L_0000010b30e5ca30 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e691b8;
L_0000010b30e5ac30 .cmp/eq 6, L_0000010b30e58e30, L_0000010b30e69200;
S_0000010b30d370e0 .scope module, "u_forward_unit_a" "ternary_forward_unit" 5 803, 11 14 0, S_0000010b30c74c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_0000010b30c66700 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed6560, C4<1>, C4<1>;
L_0000010b30c66770 .functor AND 1, L_0000010b30c66700, L_0000010b30ed5660, C4<1>, C4<1>;
L_0000010b30c66d90 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed6880, C4<1>, C4<1>;
L_0000010b30c65510 .functor AND 1, L_0000010b30c66d90, L_0000010b30ed5700, C4<1>, C4<1>;
L_0000010b30c664d0 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed66a0, C4<1>, C4<1>;
L_0000010b30c65890 .functor AND 1, L_0000010b30c664d0, L_0000010b30ed57a0, C4<1>, C4<1>;
L_0000010b30c65900 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed5de0, C4<1>, C4<1>;
L_0000010b30c65970 .functor AND 1, L_0000010b30c65900, L_0000010b30ed75a0, C4<1>, C4<1>;
v0000010b30d29290_0 .net *"_ivl_1", 0 0, L_0000010b30ed6560;  1 drivers
v0000010b30d2a5f0_0 .net *"_ivl_11", 0 0, L_0000010b30ed6880;  1 drivers
v0000010b30d290b0_0 .net *"_ivl_13", 0 0, L_0000010b30c66d90;  1 drivers
v0000010b30d29790_0 .net *"_ivl_15", 0 0, L_0000010b30ed5ca0;  1 drivers
v0000010b30d2a9b0_0 .net *"_ivl_17", 0 0, L_0000010b30ed5700;  1 drivers
v0000010b30d29510_0 .net *"_ivl_21", 0 0, L_0000010b30ed66a0;  1 drivers
v0000010b30d2a690_0 .net *"_ivl_23", 0 0, L_0000010b30c664d0;  1 drivers
v0000010b30d2aaf0_0 .net *"_ivl_25", 0 0, L_0000010b30ed53e0;  1 drivers
v0000010b30d28ed0_0 .net *"_ivl_27", 0 0, L_0000010b30ed57a0;  1 drivers
v0000010b30d2b090_0 .net *"_ivl_3", 0 0, L_0000010b30c66700;  1 drivers
v0000010b30d29970_0 .net *"_ivl_31", 0 0, L_0000010b30ed5de0;  1 drivers
v0000010b30d2ad70_0 .net *"_ivl_33", 0 0, L_0000010b30c65900;  1 drivers
v0000010b30d29150_0 .net *"_ivl_35", 0 0, L_0000010b30ed5b60;  1 drivers
v0000010b30d28c50_0 .net *"_ivl_37", 0 0, L_0000010b30ed75a0;  1 drivers
L_0000010b30e6a520 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d2a230_0 .net/2u *"_ivl_40", 1 0, L_0000010b30e6a520;  1 drivers
L_0000010b30e6a568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d28e30_0 .net/2u *"_ivl_42", 1 0, L_0000010b30e6a568;  1 drivers
L_0000010b30e6a5b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d29330_0 .net/2u *"_ivl_44", 1 0, L_0000010b30e6a5b0;  1 drivers
v0000010b30d293d0_0 .net *"_ivl_46", 1 0, L_0000010b30ed5fc0;  1 drivers
v0000010b30d29470_0 .net *"_ivl_5", 0 0, L_0000010b30ed55c0;  1 drivers
L_0000010b30e6a5f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d2a2d0_0 .net/2u *"_ivl_50", 1 0, L_0000010b30e6a5f8;  1 drivers
L_0000010b30e6a640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d295b0_0 .net/2u *"_ivl_52", 1 0, L_0000010b30e6a640;  1 drivers
L_0000010b30e6a688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d296f0_0 .net/2u *"_ivl_54", 1 0, L_0000010b30e6a688;  1 drivers
v0000010b30d29ab0_0 .net *"_ivl_56", 1 0, L_0000010b30ed5f20;  1 drivers
v0000010b30d29c90_0 .net *"_ivl_7", 0 0, L_0000010b30ed5660;  1 drivers
v0000010b30d2d890_0 .net "ex_rs1", 5 0, L_0000010b30ed76e0;  alias, 1 drivers
v0000010b30d2d4d0_0 .net "ex_rs2", 5 0, L_0000010b30ed5e80;  alias, 1 drivers
v0000010b30d2d070_0 .net "forward_a", 1 0, L_0000010b30ed6100;  alias, 1 drivers
v0000010b30d2cb70_0 .net "forward_b", 1 0, L_0000010b30ed5160;  alias, 1 drivers
v0000010b30d2c7b0_0 .net "mem_fwd_a", 0 0, L_0000010b30c66770;  1 drivers
v0000010b30d2bd10_0 .net "mem_fwd_b", 0 0, L_0000010b30c65510;  1 drivers
v0000010b30d2d2f0_0 .net "mem_rd", 5 0, L_0000010b30ed3860;  alias, 1 drivers
v0000010b30d2d110_0 .net "mem_reg_write", 0 0, v0000010b30d17db0_0;  1 drivers
v0000010b30d2c030_0 .net "wb_fwd_a", 0 0, L_0000010b30c65890;  1 drivers
v0000010b30d2ccb0_0 .net "wb_fwd_b", 0 0, L_0000010b30c65970;  1 drivers
v0000010b30d2cad0_0 .net "wb_rd", 5 0, L_0000010b30ed3860;  alias, 1 drivers
v0000010b30d2d610_0 .net "wb_reg_write", 0 0, v0000010b30d17db0_0;  alias, 1 drivers
L_0000010b30ed6560 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_0000010b30ed76e0, L_0000010b30ed3860 (v0000010b30d28b10_0, v0000010b30d2a410_0) S_0000010b30d389e0;
L_0000010b30ed55c0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2a0f0_0) S_0000010b30d394d0;
L_0000010b30ed5660 .reduce/nor L_0000010b30ed55c0;
L_0000010b30ed6880 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_0000010b30ed5e80, L_0000010b30ed3860 (v0000010b30d28b10_0, v0000010b30d2a410_0) S_0000010b30d389e0;
L_0000010b30ed5ca0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2a0f0_0) S_0000010b30d394d0;
L_0000010b30ed5700 .reduce/nor L_0000010b30ed5ca0;
L_0000010b30ed66a0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_0000010b30ed76e0, L_0000010b30ed3860 (v0000010b30d28b10_0, v0000010b30d2a410_0) S_0000010b30d389e0;
L_0000010b30ed53e0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2a0f0_0) S_0000010b30d394d0;
L_0000010b30ed57a0 .reduce/nor L_0000010b30ed53e0;
L_0000010b30ed5de0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match, 1, L_0000010b30ed5e80, L_0000010b30ed3860 (v0000010b30d28b10_0, v0000010b30d2a410_0) S_0000010b30d389e0;
L_0000010b30ed5b60 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2a0f0_0) S_0000010b30d394d0;
L_0000010b30ed75a0 .reduce/nor L_0000010b30ed5b60;
L_0000010b30ed5fc0 .functor MUXZ 2, L_0000010b30e6a5b0, L_0000010b30e6a568, L_0000010b30c65890, C4<>;
L_0000010b30ed6100 .functor MUXZ 2, L_0000010b30ed5fc0, L_0000010b30e6a520, L_0000010b30c66770, C4<>;
L_0000010b30ed5f20 .functor MUXZ 2, L_0000010b30e6a688, L_0000010b30e6a640, L_0000010b30c65970, C4<>;
L_0000010b30ed5160 .functor MUXZ 2, L_0000010b30ed5f20, L_0000010b30e6a5f8, L_0000010b30c65510, C4<>;
S_0000010b30d389e0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_0000010b30d370e0;
 .timescale -9 -12;
v0000010b30d28b10_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30d389e0
v0000010b30d2a410_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_forward_unit_a.addr_match ;
    %load/vec4 v0000010b30d28b10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30d2a410_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_11.67, 4;
    %load/vec4 v0000010b30d28b10_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30d2a410_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.67;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_11.66, 8;
    %load/vec4 v0000010b30d28b10_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30d2a410_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.66;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30d389e0;
    %end;
S_0000010b30d394d0 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_0000010b30d370e0;
 .timescale -9 -12;
v0000010b30d2a0f0_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30d394d0
TD_tb_ternary_cpu.dut.u_forward_unit_a.is_r0 ;
    %load/vec4 v0000010b30d2a0f0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_12.69, 4;
    %load/vec4 v0000010b30d2a0f0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.69;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.68, 8;
    %load/vec4 v0000010b30d2a0f0_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.68;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30d394d0;
    %end;
S_0000010b30d37720 .scope module, "u_forward_unit_b" "ternary_forward_unit" 5 820, 11 14 0, S_0000010b30c74c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_0000010b30c66540 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed5840, C4<1>, C4<1>;
L_0000010b30c667e0 .functor AND 1, L_0000010b30c66540, L_0000010b30ed5480, C4<1>, C4<1>;
L_0000010b30c66850 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed64c0, C4<1>, C4<1>;
L_0000010b30c67c00 .functor AND 1, L_0000010b30c66850, L_0000010b30ed7780, C4<1>, C4<1>;
L_0000010b30c67f10 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed58e0, C4<1>, C4<1>;
L_0000010b30c67b20 .functor AND 1, L_0000010b30c67f10, L_0000010b30ed5a20, C4<1>, C4<1>;
L_0000010b30c67730 .functor AND 1, v0000010b30d17db0_0, L_0000010b30ed6740, C4<1>, C4<1>;
L_0000010b30c67d50 .functor AND 1, L_0000010b30c67730, L_0000010b30ed5020, C4<1>, C4<1>;
v0000010b30d2bc70_0 .net *"_ivl_1", 0 0, L_0000010b30ed5840;  1 drivers
v0000010b30d2d570_0 .net *"_ivl_11", 0 0, L_0000010b30ed64c0;  1 drivers
v0000010b30d2b6d0_0 .net *"_ivl_13", 0 0, L_0000010b30c66850;  1 drivers
v0000010b30d2b810_0 .net *"_ivl_15", 0 0, L_0000010b30ed6060;  1 drivers
v0000010b30d2bdb0_0 .net *"_ivl_17", 0 0, L_0000010b30ed7780;  1 drivers
v0000010b30d2cd50_0 .net *"_ivl_21", 0 0, L_0000010b30ed58e0;  1 drivers
v0000010b30d2b8b0_0 .net *"_ivl_23", 0 0, L_0000010b30c67f10;  1 drivers
v0000010b30d2b950_0 .net *"_ivl_25", 0 0, L_0000010b30ed6600;  1 drivers
v0000010b30d2bf90_0 .net *"_ivl_27", 0 0, L_0000010b30ed5a20;  1 drivers
v0000010b30d2d390_0 .net *"_ivl_3", 0 0, L_0000010b30c66540;  1 drivers
v0000010b30d2b9f0_0 .net *"_ivl_31", 0 0, L_0000010b30ed6740;  1 drivers
v0000010b30d2d430_0 .net *"_ivl_33", 0 0, L_0000010b30c67730;  1 drivers
v0000010b30d2ca30_0 .net *"_ivl_35", 0 0, L_0000010b30ed6f60;  1 drivers
v0000010b30d2d6b0_0 .net *"_ivl_37", 0 0, L_0000010b30ed5020;  1 drivers
L_0000010b30e6a760 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d2be50_0 .net/2u *"_ivl_40", 1 0, L_0000010b30e6a760;  1 drivers
L_0000010b30e6a7a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d2d750_0 .net/2u *"_ivl_42", 1 0, L_0000010b30e6a7a8;  1 drivers
L_0000010b30e6a7f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d2b310_0 .net/2u *"_ivl_44", 1 0, L_0000010b30e6a7f0;  1 drivers
v0000010b30d2c710_0 .net *"_ivl_46", 1 0, L_0000010b30ed7000;  1 drivers
v0000010b30d2c210_0 .net *"_ivl_5", 0 0, L_0000010b30ed6ec0;  1 drivers
L_0000010b30e6a838 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d2d7f0_0 .net/2u *"_ivl_50", 1 0, L_0000010b30e6a838;  1 drivers
L_0000010b30e6a880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30d2b4f0_0 .net/2u *"_ivl_52", 1 0, L_0000010b30e6a880;  1 drivers
L_0000010b30e6a8c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d2b130_0 .net/2u *"_ivl_54", 1 0, L_0000010b30e6a8c8;  1 drivers
v0000010b30d2b1d0_0 .net *"_ivl_56", 1 0, L_0000010b30ed71e0;  1 drivers
v0000010b30d2b270_0 .net *"_ivl_7", 0 0, L_0000010b30ed5480;  1 drivers
v0000010b30d2bef0_0 .net "ex_rs1", 5 0, L_0000010b30ed5520;  alias, 1 drivers
v0000010b30d2b3b0_0 .net "ex_rs2", 5 0, L_0000010b30ed7640;  alias, 1 drivers
v0000010b30d2bbd0_0 .net "forward_a", 1 0, L_0000010b30ed61a0;  alias, 1 drivers
v0000010b30d2c0d0_0 .net "forward_b", 1 0, L_0000010b30ed73c0;  alias, 1 drivers
v0000010b30d2c170_0 .net "mem_fwd_a", 0 0, L_0000010b30c667e0;  1 drivers
v0000010b30d2b450_0 .net "mem_fwd_b", 0 0, L_0000010b30c67c00;  1 drivers
v0000010b30d2c2b0_0 .net "mem_rd", 5 0, L_0000010b30ed3860;  alias, 1 drivers
v0000010b30d2c350_0 .net "mem_reg_write", 0 0, v0000010b30d17db0_0;  alias, 1 drivers
v0000010b30d2b590_0 .net "wb_fwd_a", 0 0, L_0000010b30c67b20;  1 drivers
v0000010b30d2bb30_0 .net "wb_fwd_b", 0 0, L_0000010b30c67d50;  1 drivers
v0000010b30d2c8f0_0 .net "wb_rd", 5 0, L_0000010b30ed3860;  alias, 1 drivers
v0000010b30d2c3f0_0 .net "wb_reg_write", 0 0, v0000010b30d17db0_0;  alias, 1 drivers
L_0000010b30ed5840 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_0000010b30ed5520, L_0000010b30ed3860 (v0000010b30d2d1b0_0, v0000010b30d2b630_0) S_0000010b30d39660;
L_0000010b30ed6ec0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2b770_0) S_0000010b30d38e90;
L_0000010b30ed5480 .reduce/nor L_0000010b30ed6ec0;
L_0000010b30ed64c0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_0000010b30ed7640, L_0000010b30ed3860 (v0000010b30d2d1b0_0, v0000010b30d2b630_0) S_0000010b30d39660;
L_0000010b30ed6060 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2b770_0) S_0000010b30d38e90;
L_0000010b30ed7780 .reduce/nor L_0000010b30ed6060;
L_0000010b30ed58e0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_0000010b30ed5520, L_0000010b30ed3860 (v0000010b30d2d1b0_0, v0000010b30d2b630_0) S_0000010b30d39660;
L_0000010b30ed6600 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2b770_0) S_0000010b30d38e90;
L_0000010b30ed5a20 .reduce/nor L_0000010b30ed6600;
L_0000010b30ed6740 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match, 1, L_0000010b30ed7640, L_0000010b30ed3860 (v0000010b30d2d1b0_0, v0000010b30d2b630_0) S_0000010b30d39660;
L_0000010b30ed6f60 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2b770_0) S_0000010b30d38e90;
L_0000010b30ed5020 .reduce/nor L_0000010b30ed6f60;
L_0000010b30ed7000 .functor MUXZ 2, L_0000010b30e6a7f0, L_0000010b30e6a7a8, L_0000010b30c67b20, C4<>;
L_0000010b30ed61a0 .functor MUXZ 2, L_0000010b30ed7000, L_0000010b30e6a760, L_0000010b30c667e0, C4<>;
L_0000010b30ed71e0 .functor MUXZ 2, L_0000010b30e6a8c8, L_0000010b30e6a880, L_0000010b30c67d50, C4<>;
L_0000010b30ed73c0 .functor MUXZ 2, L_0000010b30ed71e0, L_0000010b30e6a838, L_0000010b30c67c00, C4<>;
S_0000010b30d39660 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_0000010b30d37720;
 .timescale -9 -12;
v0000010b30d2d1b0_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30d39660
v0000010b30d2b630_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_forward_unit_b.addr_match ;
    %load/vec4 v0000010b30d2d1b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30d2b630_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.71, 4;
    %load/vec4 v0000010b30d2d1b0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30d2b630_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.71;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.70, 8;
    %load/vec4 v0000010b30d2d1b0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30d2b630_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.70;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30d39660;
    %end;
S_0000010b30d38e90 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_0000010b30d37720;
 .timescale -9 -12;
v0000010b30d2b770_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30d38e90
TD_tb_ternary_cpu.dut.u_forward_unit_b.is_r0 ;
    %load/vec4 v0000010b30d2b770_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.73, 4;
    %load/vec4 v0000010b30d2b770_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.73;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.72, 8;
    %load/vec4 v0000010b30d2b770_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.72;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30d38e90;
    %end;
S_0000010b30d39020 .scope module, "u_hazard_unit_a" "ternary_hazard_unit" 5 783, 12 11 0, S_0000010b30c74c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_rs1";
    .port_info 1 /INPUT 6 "id_rs2";
    .port_info 2 /INPUT 1 "id_uses_rs1";
    .port_info 3 /INPUT 1 "id_uses_rs2";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 1 "ex_reg_write";
    .port_info 6 /INPUT 1 "ex_mem_read";
    .port_info 7 /INPUT 6 "mem_rd";
    .port_info 8 /INPUT 1 "mem_reg_write";
    .port_info 9 /OUTPUT 1 "pc_stall";
    .port_info 10 /OUTPUT 1 "if_id_stall";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_0000010b30e6a448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000010b30c665b0 .functor AND 1, L_0000010b30e6a448, v0000010b30d19ed0_0, C4<1>, C4<1>;
L_0000010b30c66b60 .functor AND 1, L_0000010b30c665b0, L_0000010b30ed4300, C4<1>, C4<1>;
L_0000010b30c67030 .functor AND 1, L_0000010b30c66b60, L_0000010b30ed3ae0, C4<1>, C4<1>;
L_0000010b30c66000 .functor AND 1, L_0000010b30ed2dc0, v0000010b30d19ed0_0, C4<1>, C4<1>;
L_0000010b30c66070 .functor AND 1, L_0000010b30c66000, L_0000010b30ed3c20, C4<1>, C4<1>;
L_0000010b30c660e0 .functor AND 1, L_0000010b30c66070, L_0000010b30ed43a0, C4<1>, C4<1>;
L_0000010b30c66310 .functor AND 1, L_0000010b30e6a448, v0000010b30d17db0_0, C4<1>, C4<1>;
L_0000010b30c65c80 .functor AND 1, L_0000010b30c66310, L_0000010b30ed4440, C4<1>, C4<1>;
L_0000010b30c66460 .functor AND 1, L_0000010b30c65c80, L_0000010b30ed4bc0, C4<1>, C4<1>;
L_0000010b30c669a0 .functor AND 1, L_0000010b30ed2dc0, v0000010b30d17db0_0, C4<1>, C4<1>;
L_0000010b30c66bd0 .functor AND 1, L_0000010b30c669a0, L_0000010b30ed2d20, C4<1>, C4<1>;
L_0000010b30c654a0 .functor AND 1, L_0000010b30c66bd0, L_0000010b30ed4d00, C4<1>, C4<1>;
L_0000010b30c65820 .functor OR 1, L_0000010b30c67030, L_0000010b30c660e0, C4<0>, C4<0>;
L_0000010b30c661c0 .functor AND 1, v0000010b30d18990_0, L_0000010b30c65820, C4<1>, C4<1>;
L_0000010b30c66c40 .functor BUFZ 1, L_0000010b30c661c0, C4<0>, C4<0>, C4<0>;
L_0000010b30c66620 .functor BUFZ 1, L_0000010b30c661c0, C4<0>, C4<0>, C4<0>;
L_0000010b30c66d20 .functor BUFZ 1, L_0000010b30c661c0, C4<0>, C4<0>, C4<0>;
v0000010b30d2c850_0 .net *"_ivl_1", 0 0, L_0000010b30c665b0;  1 drivers
v0000010b30d2c990_0 .net *"_ivl_13", 0 0, L_0000010b30c66000;  1 drivers
v0000010b30d2cc10_0 .net *"_ivl_15", 0 0, L_0000010b30ed3c20;  1 drivers
v0000010b30d2cdf0_0 .net *"_ivl_17", 0 0, L_0000010b30c66070;  1 drivers
v0000010b30d2ce90_0 .net *"_ivl_19", 0 0, L_0000010b30ed2c80;  1 drivers
v0000010b30d2cf30_0 .net *"_ivl_21", 0 0, L_0000010b30ed43a0;  1 drivers
v0000010b30d2dbb0_0 .net *"_ivl_25", 0 0, L_0000010b30c66310;  1 drivers
v0000010b30d2ed30_0 .net *"_ivl_27", 0 0, L_0000010b30ed4440;  1 drivers
v0000010b30d2e650_0 .net *"_ivl_29", 0 0, L_0000010b30c65c80;  1 drivers
v0000010b30d2f050_0 .net *"_ivl_3", 0 0, L_0000010b30ed4300;  1 drivers
v0000010b30d2e3d0_0 .net *"_ivl_31", 0 0, L_0000010b30ed4620;  1 drivers
v0000010b30d2df70_0 .net *"_ivl_33", 0 0, L_0000010b30ed4bc0;  1 drivers
v0000010b30d2f370_0 .net *"_ivl_37", 0 0, L_0000010b30c669a0;  1 drivers
v0000010b30d2dcf0_0 .net *"_ivl_39", 0 0, L_0000010b30ed2d20;  1 drivers
v0000010b30d2fa50_0 .net *"_ivl_41", 0 0, L_0000010b30c66bd0;  1 drivers
v0000010b30d2db10_0 .net *"_ivl_43", 0 0, L_0000010b30ed4c60;  1 drivers
v0000010b30d2feb0_0 .net *"_ivl_45", 0 0, L_0000010b30ed4d00;  1 drivers
v0000010b30d2f7d0_0 .net *"_ivl_49", 0 0, L_0000010b30c65820;  1 drivers
v0000010b30d2e470_0 .net *"_ivl_5", 0 0, L_0000010b30c66b60;  1 drivers
v0000010b30d2dd90_0 .net *"_ivl_7", 0 0, L_0000010b30ed3a40;  1 drivers
v0000010b30d2f870_0 .net *"_ivl_9", 0 0, L_0000010b30ed3ae0;  1 drivers
v0000010b30d2fe10_0 .net "ex_mem_read", 0 0, v0000010b30d18990_0;  1 drivers
v0000010b30d2d930_0 .net "ex_rd", 5 0, L_0000010b30ed2b40;  alias, 1 drivers
v0000010b30d2e010_0 .net "ex_reg_write", 0 0, v0000010b30d19ed0_0;  1 drivers
v0000010b30d2ee70_0 .net "id_ex_flush", 0 0, L_0000010b30c66d20;  alias, 1 drivers
v0000010b30d2f550_0 .net "id_rs1", 5 0, L_0000010b30ed49e0;  alias, 1 drivers
v0000010b30d2e1f0_0 .net "id_rs2", 5 0, L_0000010b30ed4580;  alias, 1 drivers
v0000010b30d2edd0_0 .net "id_uses_rs1", 0 0, L_0000010b30e6a448;  1 drivers
v0000010b30d2ebf0_0 .net "id_uses_rs2", 0 0, L_0000010b30ed2dc0;  1 drivers
v0000010b30d2ef10_0 .net "if_id_stall", 0 0, L_0000010b30c66620;  alias, 1 drivers
v0000010b30d2fb90_0 .net "load_use_hazard", 0 0, L_0000010b30c661c0;  1 drivers
v0000010b30d2f230_0 .net "mem_rd", 5 0, L_0000010b30ed3860;  alias, 1 drivers
v0000010b30d2ff50_0 .net "mem_reg_write", 0 0, v0000010b30d17db0_0;  alias, 1 drivers
v0000010b30d2ded0_0 .net "pc_stall", 0 0, L_0000010b30c66c40;  alias, 1 drivers
v0000010b30d2dc50_0 .net "raw_hazard_ex_rs1", 0 0, L_0000010b30c67030;  1 drivers
v0000010b30d2e0b0_0 .net "raw_hazard_ex_rs2", 0 0, L_0000010b30c660e0;  1 drivers
v0000010b30d2e150_0 .net "raw_hazard_mem_rs1", 0 0, L_0000010b30c66460;  1 drivers
v0000010b30d2de30_0 .net "raw_hazard_mem_rs2", 0 0, L_0000010b30c654a0;  1 drivers
L_0000010b30ed4300 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_0000010b30ed49e0, L_0000010b30ed2b40 (v0000010b30d2c490_0, v0000010b30d2cfd0_0) S_0000010b30d391b0;
L_0000010b30ed3a40 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_0000010b30ed2b40 (v0000010b30d2c5d0_0) S_0000010b30d37d60;
L_0000010b30ed3ae0 .reduce/nor L_0000010b30ed3a40;
L_0000010b30ed3c20 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_0000010b30ed4580, L_0000010b30ed2b40 (v0000010b30d2c490_0, v0000010b30d2cfd0_0) S_0000010b30d391b0;
L_0000010b30ed2c80 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_0000010b30ed2b40 (v0000010b30d2c5d0_0) S_0000010b30d37d60;
L_0000010b30ed43a0 .reduce/nor L_0000010b30ed2c80;
L_0000010b30ed4440 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_0000010b30ed49e0, L_0000010b30ed3860 (v0000010b30d2c490_0, v0000010b30d2cfd0_0) S_0000010b30d391b0;
L_0000010b30ed4620 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2c5d0_0) S_0000010b30d37d60;
L_0000010b30ed4bc0 .reduce/nor L_0000010b30ed4620;
L_0000010b30ed2d20 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match, 1, L_0000010b30ed4580, L_0000010b30ed3860 (v0000010b30d2c490_0, v0000010b30d2cfd0_0) S_0000010b30d391b0;
L_0000010b30ed4c60 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0, 1, L_0000010b30ed3860 (v0000010b30d2c5d0_0) S_0000010b30d37d60;
L_0000010b30ed4d00 .reduce/nor L_0000010b30ed4c60;
S_0000010b30d391b0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 12 36, 12 36 0, S_0000010b30d39020;
 .timescale -9 -12;
v0000010b30d2c490_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30d391b0
v0000010b30d2cfd0_0 .var "b", 5 0;
TD_tb_ternary_cpu.dut.u_hazard_unit_a.addr_match ;
    %load/vec4 v0000010b30d2c490_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30d2cfd0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_15.75, 4;
    %load/vec4 v0000010b30d2c490_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30d2cfd0_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.75;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_15.74, 8;
    %load/vec4 v0000010b30d2c490_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30d2cfd0_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.74;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30d391b0;
    %end;
S_0000010b30d37d60 .scope autofunction.vec4.s1, "is_r0" "is_r0" 12 41, 12 41 0, S_0000010b30d39020;
 .timescale -9 -12;
v0000010b30d2c5d0_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30d37d60
TD_tb_ternary_cpu.dut.u_hazard_unit_a.is_r0 ;
    %load/vec4 v0000010b30d2c5d0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_16.77, 4;
    %load/vec4 v0000010b30d2c5d0_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.77;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.76, 8;
    %load/vec4 v0000010b30d2c5d0_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.76;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30d37d60;
    %end;
S_0000010b30d39b10 .scope module, "u_predictor_a" "ternary_branch_predictor" 5 402, 13 16 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_0000010b30c66930 .functor AND 1, v0000010b30d23bb0_0, v0000010b30d2f5f0_0, C4<1>, C4<1>;
v0000010b30d2f910_0 .net "branch_offset", 3 0, L_0000010b30e59650;  alias, 1 drivers
v0000010b30d2e290_0 .net "is_branch", 0 0, v0000010b30d23bb0_0;  alias, 1 drivers
v0000010b30d2f5f0_0 .var "offset_is_negative", 0 0;
v0000010b30d2fc30_0 .net "predict_taken", 0 0, L_0000010b30c66930;  alias, 1 drivers
E_0000010b30b67370 .event anyedge, v0000010b30d28110_0, v0000010b30d28110_0;
S_0000010b30d378b0 .scope module, "u_predictor_b" "ternary_branch_predictor" 5 408, 13 16 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_0000010b30c65d60 .functor AND 1, v0000010b30d273f0_0, v0000010b30d2e330_0, C4<1>, C4<1>;
v0000010b30d2e510_0 .net "branch_offset", 3 0, L_0000010b30e5a550;  alias, 1 drivers
v0000010b30d2ec90_0 .net "is_branch", 0 0, v0000010b30d273f0_0;  alias, 1 drivers
v0000010b30d2e330_0 .var "offset_is_negative", 0 0;
v0000010b30d2e830_0 .net "predict_taken", 0 0, L_0000010b30c65d60;  alias, 1 drivers
E_0000010b30b66770 .event anyedge, v0000010b30d29dd0_0, v0000010b30d29dd0_0;
S_0000010b30d3a920 .scope module, "u_regfile" "ternary_regfile" 5 424, 14 12 0, S_0000010b30c74c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "rs1_a_addr";
    .port_info 3 /OUTPUT 54 "rs1_a_data";
    .port_info 4 /INPUT 4 "rs2_a_addr";
    .port_info 5 /OUTPUT 54 "rs2_a_data";
    .port_info 6 /INPUT 4 "rs1_b_addr";
    .port_info 7 /OUTPUT 54 "rs1_b_data";
    .port_info 8 /INPUT 4 "rs2_b_addr";
    .port_info 9 /OUTPUT 54 "rs2_b_data";
    .port_info 10 /INPUT 4 "rd_a_addr";
    .port_info 11 /INPUT 54 "rd_a_data";
    .port_info 12 /INPUT 1 "we_a";
    .port_info 13 /INPUT 4 "rd_b_addr";
    .port_info 14 /INPUT 54 "rd_b_data";
    .port_info 15 /INPUT 1 "we_b";
    .port_info 16 /INPUT 4 "dbg_reg_idx";
    .port_info 17 /OUTPUT 54 "dbg_reg_data";
P_0000010b307b9ce0 .param/l "NUM_REGS" 0 14 15, +C4<00000000000000000000000000001001>;
P_0000010b307b9d18 .param/l "TRIT_WIDTH" 0 14 16, +C4<00000000000000000000000000011011>;
L_0000010b30c65f90 .functor OR 1, L_0000010b30e5c350, L_0000010b30e5aa50, C4<0>, C4<0>;
v0000010b30d310d0_0 .net/2u *"_ivl_100", 31 0, L_0000010b30e5b090;  1 drivers
v0000010b30d32070_0 .net *"_ivl_103", 31 0, L_0000010b30e5ae10;  1 drivers
L_0000010b30e69b00 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d301d0_0 .net *"_ivl_106", 27 0, L_0000010b30e69b00;  1 drivers
L_0000010b30e69b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d318f0_0 .net/2u *"_ivl_107", 31 0, L_0000010b30e69b48;  1 drivers
v0000010b30d31d50_0 .net *"_ivl_109", 0 0, L_0000010b30e5c350;  1 drivers
v0000010b30d30bd0_0 .net *"_ivl_111", 31 0, L_0000010b30e5bb30;  1 drivers
L_0000010b30e69b90 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d315d0_0 .net *"_ivl_114", 27 0, L_0000010b30e69b90;  1 drivers
L_0000010b30e69bd8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000010b30d32890_0 .net/2u *"_ivl_115", 31 0, L_0000010b30e69bd8;  1 drivers
v0000010b30d32390_0 .net *"_ivl_117", 0 0, L_0000010b30e5aa50;  1 drivers
v0000010b30d312b0_0 .net *"_ivl_120", 0 0, L_0000010b30c65f90;  1 drivers
v0000010b30d326b0_0 .net *"_ivl_121", 53 0, L_0000010b30e5cdf0;  1 drivers
v0000010b30d30db0_0 .net *"_ivl_123", 4 0, L_0000010b30e5c170;  1 drivers
L_0000010b30e69c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000010b30d308b0_0 .net *"_ivl_126", 0 0, L_0000010b30e69c20;  1 drivers
v0000010b30d31350_0 .net/2u *"_ivl_56", 31 0, L_0000010b30e5bf90;  1 drivers
L_0000010b30e699e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d31670_0 .net/2s *"_ivl_57", 31 0, L_0000010b30e699e0;  1 drivers
v0000010b30d30c70_0 .net *"_ivl_59", 0 0, L_0000010b30e5ccb0;  1 drivers
v0000010b30d30ef0_0 .net *"_ivl_61", 53 0, L_0000010b30e5cfd0;  1 drivers
v0000010b30d31c10_0 .net/2u *"_ivl_64", 31 0, L_0000010b30e5c0d0;  1 drivers
v0000010b30d31df0_0 .net/2u *"_ivl_68", 31 0, L_0000010b30e5b9f0;  1 drivers
L_0000010b30e69a28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d30810_0 .net/2s *"_ivl_69", 31 0, L_0000010b30e69a28;  1 drivers
v0000010b30d31cb0_0 .net *"_ivl_71", 0 0, L_0000010b30e5c990;  1 drivers
v0000010b30d321b0_0 .net *"_ivl_73", 53 0, L_0000010b30e5c530;  1 drivers
v0000010b30d30f90_0 .net/2u *"_ivl_76", 31 0, L_0000010b30e5b770;  1 drivers
v0000010b30d31170_0 .net/2u *"_ivl_80", 31 0, L_0000010b30e5b450;  1 drivers
L_0000010b30e69a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d30270_0 .net/2s *"_ivl_81", 31 0, L_0000010b30e69a70;  1 drivers
v0000010b30d31710_0 .net *"_ivl_83", 0 0, L_0000010b30e5a910;  1 drivers
v0000010b30d31490_0 .net *"_ivl_85", 53 0, L_0000010b30e5b810;  1 drivers
v0000010b30d31f30_0 .net/2u *"_ivl_88", 31 0, L_0000010b30e5cb70;  1 drivers
v0000010b30d31530_0 .net/2u *"_ivl_92", 31 0, L_0000010b30e5cf30;  1 drivers
L_0000010b30e69ab8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d31e90_0 .net/2s *"_ivl_93", 31 0, L_0000010b30e69ab8;  1 drivers
v0000010b30d30770_0 .net *"_ivl_95", 0 0, L_0000010b30e5cc10;  1 drivers
v0000010b30d30950_0 .net *"_ivl_97", 53 0, L_0000010b30e5a9b0;  1 drivers
v0000010b30d327f0_0 .net "clk", 0 0, v0000010b30d43110_0;  alias, 1 drivers
v0000010b30d31990_0 .net "dbg_reg_data", 53 0, L_0000010b30e5aaf0;  alias, 1 drivers
v0000010b30d32430_0 .net "dbg_reg_idx", 3 0, v0000010b30d42670_0;  alias, 1 drivers
v0000010b30d322f0_0 .net "rd_a_addr", 3 0, v0000010b30d17810_0;  1 drivers
v0000010b30d32250_0 .net "rd_a_data", 53 0, L_0000010b30e5bbd0;  alias, 1 drivers
v0000010b30d324d0_0 .net "rd_b_addr", 3 0, v0000010b30d19110_0;  1 drivers
v0000010b30d32570_0 .net "rd_b_data", 53 0, L_0000010b30e58570;  alias, 1 drivers
v0000010b30d32750 .array "regs", 0 8, 53 0;
v0000010b30d30310_0 .net "rs1_a_addr", 3 0, L_0000010b30e58390;  alias, 1 drivers
v0000010b30d31a30_0 .net "rs1_a_data", 53 0, L_0000010b30e5cad0;  alias, 1 drivers
v0000010b30d31ad0_0 .net "rs1_b_addr", 3 0, L_0000010b30e5a730;  alias, 1 drivers
v0000010b30d31fd0_0 .net "rs1_b_data", 53 0, L_0000010b30e5b8b0;  alias, 1 drivers
v0000010b30d32610_0 .net "rs2_a_addr", 3 0, L_0000010b30e59650;  alias, 1 drivers
v0000010b30d303b0_0 .net "rs2_a_data", 53 0, L_0000010b30e5d070;  alias, 1 drivers
v0000010b30d304f0_0 .net "rs2_b_addr", 3 0, L_0000010b30e5a550;  alias, 1 drivers
v0000010b30d30590_0 .net "rs2_b_data", 53 0, L_0000010b30e5bdb0;  alias, 1 drivers
v0000010b30d33fb0_0 .net "rst_n", 0 0, v0000010b30d428f0_0;  alias, 1 drivers
v0000010b30d33510_0 .net "we_a", 0 0, L_0000010b30c66380;  alias, 1 drivers
v0000010b30d33c90_0 .net "we_b", 0 0, L_0000010b30c66a10;  alias, 1 drivers
v0000010b30d33830_0 .net "zero_val", 53 0, L_0000010b30e5c2b0;  1 drivers
E_0000010b30b667f0/0 .event negedge, v0000010b30d33fb0_0;
E_0000010b30b667f0/1 .event posedge, v0000010b30d327f0_0;
E_0000010b30b667f0 .event/or E_0000010b30b667f0/0, E_0000010b30b667f0/1;
L_0000010b30e69248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e692d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e69248, L_0000010b30e69290, L_0000010b30e692d8, L_0000010b30e69320;
L_0000010b30e69368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e693b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e693f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e69368, L_0000010b30e693b0, L_0000010b30e693f8, L_0000010b30e69440;
L_0000010b30e69488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e694d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_8 .concat8 [ 2 2 2 2], L_0000010b30e69488, L_0000010b30e694d0, L_0000010b30e69518, L_0000010b30e69560;
L_0000010b30e695a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e695f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_12 .concat8 [ 2 2 2 2], L_0000010b30e695a8, L_0000010b30e695f0, L_0000010b30e69638, L_0000010b30e69680;
L_0000010b30e696c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e697a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_16 .concat8 [ 2 2 2 2], L_0000010b30e696c8, L_0000010b30e69710, L_0000010b30e69758, L_0000010b30e697a0;
L_0000010b30e697e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e698c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_20 .concat8 [ 2 2 2 2], L_0000010b30e697e8, L_0000010b30e69830, L_0000010b30e69878, L_0000010b30e698c0;
L_0000010b30e69908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e69998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30e5c2b0_0_24 .concat8 [ 2 2 2 0], L_0000010b30e69908, L_0000010b30e69950, L_0000010b30e69998;
LS_0000010b30e5c2b0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30e5c2b0_0_0, LS_0000010b30e5c2b0_0_4, LS_0000010b30e5c2b0_0_8, LS_0000010b30e5c2b0_0_12;
LS_0000010b30e5c2b0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30e5c2b0_0_16, LS_0000010b30e5c2b0_0_20, LS_0000010b30e5c2b0_0_24;
L_0000010b30e5c2b0 .concat8 [ 32 22 0 0], LS_0000010b30e5c2b0_1_0, LS_0000010b30e5c2b0_1_4;
L_0000010b30e5bf90 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e58390 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5ccb0 .cmp/eq 32, L_0000010b30e5bf90, L_0000010b30e699e0;
L_0000010b30e5cfd0 .array/port v0000010b30d32750, L_0000010b30e5c0d0;
L_0000010b30e5c0d0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e58390 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5cad0 .functor MUXZ 54, L_0000010b30e5cfd0, L_0000010b30e5c2b0, L_0000010b30e5ccb0, C4<>;
L_0000010b30e5b9f0 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e59650 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5c990 .cmp/eq 32, L_0000010b30e5b9f0, L_0000010b30e69a28;
L_0000010b30e5c530 .array/port v0000010b30d32750, L_0000010b30e5b770;
L_0000010b30e5b770 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e59650 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5d070 .functor MUXZ 54, L_0000010b30e5c530, L_0000010b30e5c2b0, L_0000010b30e5c990, C4<>;
L_0000010b30e5b450 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e5a730 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5a910 .cmp/eq 32, L_0000010b30e5b450, L_0000010b30e69a70;
L_0000010b30e5b810 .array/port v0000010b30d32750, L_0000010b30e5cb70;
L_0000010b30e5cb70 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e5a730 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5b8b0 .functor MUXZ 54, L_0000010b30e5b810, L_0000010b30e5c2b0, L_0000010b30e5a910, C4<>;
L_0000010b30e5cf30 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e5a550 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5cc10 .cmp/eq 32, L_0000010b30e5cf30, L_0000010b30e69ab8;
L_0000010b30e5a9b0 .array/port v0000010b30d32750, L_0000010b30e5b090;
L_0000010b30e5b090 .ufunc/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, 32, L_0000010b30e5a550 (v0000010b30d30b30_0) S_0000010b30d3c540;
L_0000010b30e5bdb0 .functor MUXZ 54, L_0000010b30e5a9b0, L_0000010b30e5c2b0, L_0000010b30e5cc10, C4<>;
L_0000010b30e5ae10 .concat [ 4 28 0 0], v0000010b30d42670_0, L_0000010b30e69b00;
L_0000010b30e5c350 .cmp/eq 32, L_0000010b30e5ae10, L_0000010b30e69b48;
L_0000010b30e5bb30 .concat [ 4 28 0 0], v0000010b30d42670_0, L_0000010b30e69b90;
L_0000010b30e5aa50 .cmp/ge 32, L_0000010b30e5bb30, L_0000010b30e69bd8;
L_0000010b30e5cdf0 .array/port v0000010b30d32750, L_0000010b30e5c170;
L_0000010b30e5c170 .concat [ 4 1 0 0], v0000010b30d42670_0, L_0000010b30e69c20;
L_0000010b30e5aaf0 .functor MUXZ 54, L_0000010b30e5cdf0, L_0000010b30e5c2b0, L_0000010b30c65f90, C4<>;
S_0000010b30d39340 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 14 145, 14 145 0, S_0000010b30d3a920;
 .timescale 0 0;
v0000010b30d2d9d0_0 .var/2s "i", 31 0;
S_0000010b30d3a470 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 14 146, 14 146 0, S_0000010b30d39340;
 .timescale 0 0;
v0000010b30d2e5b0_0 .var/2s "j", 31 0;
S_0000010b30d3a600 .scope task, "display_regs" "display_regs" 14 185, 14 185 0, S_0000010b30d3a920;
 .timescale 0 0;
TD_tb_ternary_cpu.dut.u_regfile.display_regs ;
    %vpi_call/w 14 186 "$display", "=== Register File ===" {0 0 0};
    %fork t_1, S_0000010b30d37ef0;
    %jmp t_0;
    .scope S_0000010b30d37ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d2fff0_0, 0, 32;
T_17.78 ;
    %load/vec4 v0000010b30d2fff0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_17.79, 5;
    %alloc S_0000010b30d3c220;
    %load/vec4 v0000010b30d2fff0_0;
    %store/vec4 v0000010b30d309f0_0, 0, 32;
    %callf/str TD_tb_ternary_cpu.dut.u_regfile.reg_to_string, S_0000010b30d3c220;
    %free S_0000010b30d3c220;
    %alloc S_0000010b3069e910;
    %ix/getv/s 4, v0000010b30d2fff0_0;
    %load/vec4a v0000010b30d32750, 4;
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 14 188 "$display", "R%0d: %s (dec: %0d)", v0000010b30d2fff0_0, S<0,str>, S<0,vec4,s32> {1 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d2fff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d2fff0_0, 0, 32;
    %jmp T_17.78;
T_17.79 ;
    %end;
    .scope S_0000010b30d3a600;
t_0 %join;
    %vpi_call/w 14 191 "$display", "====================" {0 0 0};
    %end;
S_0000010b30d37ef0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 14 187, 14 187 0, S_0000010b30d3a600;
 .timescale 0 0;
v0000010b30d2fff0_0 .var/2s "i", 31 0;
S_0000010b30d3aab0 .scope generate, "gen_zero[0]" "gen_zero[0]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66870 .param/l "gi" 0 14 109, +C4<00>;
v0000010b30d2efb0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69248;  1 drivers
S_0000010b30d37a40 .scope generate, "gen_zero[1]" "gen_zero[1]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66cf0 .param/l "gi" 0 14 109, +C4<01>;
v0000010b30d2e6f0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69290;  1 drivers
S_0000010b30d38210 .scope generate, "gen_zero[2]" "gen_zero[2]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b668f0 .param/l "gi" 0 14 109, +C4<010>;
v0000010b30d2da70_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e692d8;  1 drivers
S_0000010b30d38530 .scope generate, "gen_zero[3]" "gen_zero[3]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66d30 .param/l "gi" 0 14 109, +C4<011>;
v0000010b30d2faf0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69320;  1 drivers
S_0000010b30d3c9f0 .scope generate, "gen_zero[4]" "gen_zero[4]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66930 .param/l "gi" 0 14 109, +C4<0100>;
v0000010b30d2e790_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69368;  1 drivers
S_0000010b30d3b280 .scope generate, "gen_zero[5]" "gen_zero[5]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b669f0 .param/l "gi" 0 14 109, +C4<0101>;
v0000010b30d2f0f0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e693b0;  1 drivers
S_0000010b30d3db20 .scope generate, "gen_zero[6]" "gen_zero[6]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66ab0 .param/l "gi" 0 14 109, +C4<0110>;
v0000010b30d30090_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e693f8;  1 drivers
S_0000010b30d3dfd0 .scope generate, "gen_zero[7]" "gen_zero[7]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66a30 .param/l "gi" 0 14 109, +C4<0111>;
v0000010b30d2e8d0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69440;  1 drivers
S_0000010b30d3ec50 .scope generate, "gen_zero[8]" "gen_zero[8]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b66a70 .param/l "gi" 0 14 109, +C4<01000>;
v0000010b30d2e970_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69488;  1 drivers
S_0000010b30d3cd10 .scope generate, "gen_zero[9]" "gen_zero[9]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67fb0 .param/l "gi" 0 14 109, +C4<01001>;
v0000010b30d2f190_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e694d0;  1 drivers
S_0000010b30d3dcb0 .scope generate, "gen_zero[10]" "gen_zero[10]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b68170 .param/l "gi" 0 14 109, +C4<01010>;
v0000010b30d2ea10_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69518;  1 drivers
S_0000010b30d3bf00 .scope generate, "gen_zero[11]" "gen_zero[11]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67770 .param/l "gi" 0 14 109, +C4<01011>;
v0000010b30d2f9b0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69560;  1 drivers
S_0000010b30d3ba50 .scope generate, "gen_zero[12]" "gen_zero[12]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67970 .param/l "gi" 0 14 109, +C4<01100>;
v0000010b30d2eab0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e695a8;  1 drivers
S_0000010b30d3bd70 .scope generate, "gen_zero[13]" "gen_zero[13]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67ab0 .param/l "gi" 0 14 109, +C4<01101>;
v0000010b30d2f2d0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e695f0;  1 drivers
S_0000010b30d3e2f0 .scope generate, "gen_zero[14]" "gen_zero[14]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b68230 .param/l "gi" 0 14 109, +C4<01110>;
v0000010b30d2eb50_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69638;  1 drivers
S_0000010b30d3b410 .scope generate, "gen_zero[15]" "gen_zero[15]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b675b0 .param/l "gi" 0 14 109, +C4<01111>;
v0000010b30d2f410_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69680;  1 drivers
S_0000010b30d3e160 .scope generate, "gen_zero[16]" "gen_zero[16]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67670 .param/l "gi" 0 14 109, +C4<010000>;
v0000010b30d2f4b0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e696c8;  1 drivers
S_0000010b30d3bbe0 .scope generate, "gen_zero[17]" "gen_zero[17]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67a70 .param/l "gi" 0 14 109, +C4<010001>;
v0000010b30d2f690_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69710;  1 drivers
S_0000010b30d3b5a0 .scope generate, "gen_zero[18]" "gen_zero[18]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b675f0 .param/l "gi" 0 14 109, +C4<010010>;
v0000010b30d2f730_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69758;  1 drivers
S_0000010b30d3e480 .scope generate, "gen_zero[19]" "gen_zero[19]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b676b0 .param/l "gi" 0 14 109, +C4<010011>;
v0000010b30d2fd70_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e697a0;  1 drivers
S_0000010b30d3c090 .scope generate, "gen_zero[20]" "gen_zero[20]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67af0 .param/l "gi" 0 14 109, +C4<010100>;
v0000010b30d31b70_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e697e8;  1 drivers
S_0000010b30d3e610 .scope generate, "gen_zero[21]" "gen_zero[21]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b68270 .param/l "gi" 0 14 109, +C4<010101>;
v0000010b30d30450_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69830;  1 drivers
S_0000010b30d3c6d0 .scope generate, "gen_zero[22]" "gen_zero[22]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b68130 .param/l "gi" 0 14 109, +C4<010110>;
v0000010b30d313f0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69878;  1 drivers
S_0000010b30d3ede0 .scope generate, "gen_zero[23]" "gen_zero[23]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b679b0 .param/l "gi" 0 14 109, +C4<010111>;
v0000010b30d30a90_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e698c0;  1 drivers
S_0000010b30d3e7a0 .scope generate, "gen_zero[24]" "gen_zero[24]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b67ff0 .param/l "gi" 0 14 109, +C4<011000>;
v0000010b30d30630_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69908;  1 drivers
S_0000010b30d3c3b0 .scope generate, "gen_zero[25]" "gen_zero[25]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b677b0 .param/l "gi" 0 14 109, +C4<011001>;
v0000010b30d32110_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69950;  1 drivers
S_0000010b30d3d670 .scope generate, "gen_zero[26]" "gen_zero[26]" 14 109, 14 109 0, S_0000010b30d3a920;
 .timescale 0 0;
P_0000010b30b68370 .param/l "gi" 0 14 109, +C4<011010>;
v0000010b30d306d0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e69998;  1 drivers
S_0000010b30d3c220 .scope autofunction.str, "reg_to_string" "reg_to_string" 14 170, 14 170 0, S_0000010b30d3a920;
 .timescale 0 0;
v0000010b30d309f0_0 .var/2s "idx", 31 0;
; Variable reg_to_string is string return value of scope S_0000010b30d3c220
v0000010b30d31850_0 .var/str "s";
TD_tb_ternary_cpu.dut.u_regfile.reg_to_string ;
    %pushi/str "";
    %store/str v0000010b30d31850_0;
    %fork t_3, S_0000010b30d3c860;
    %jmp t_2;
    .scope S_0000010b30d3c860;
t_3 ;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000010b30d317b0_0, 0, 32;
T_18.80 ;
    %load/vec4 v0000010b30d317b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_18.81, 5;
    %ix/getv/s 4, v0000010b30d309f0_0;
    %load/vec4a v0000010b30d32750, 4;
    %load/vec4 v0000010b30d317b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.82, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.83, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.84, 6;
    %load/str v0000010b30d31850_0;
    %concati/str "?";
    %store/str v0000010b30d31850_0;
    %jmp T_18.86;
T_18.82 ;
    %load/str v0000010b30d31850_0;
    %concati/str "-";
    %store/str v0000010b30d31850_0;
    %jmp T_18.86;
T_18.83 ;
    %load/str v0000010b30d31850_0;
    %concati/str "0";
    %store/str v0000010b30d31850_0;
    %jmp T_18.86;
T_18.84 ;
    %load/str v0000010b30d31850_0;
    %concati/str "+";
    %store/str v0000010b30d31850_0;
    %jmp T_18.86;
T_18.86 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0000010b30d317b0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0000010b30d317b0_0, 0, 32;
    %jmp T_18.80;
T_18.81 ;
    %end;
    .scope S_0000010b30d3c220;
t_2 %join;
    %load/str v0000010b30d31850_0;
    %ret/str 0; Assign to reg_to_string
    %disable/flow S_0000010b30d3c220;
    %end;
S_0000010b30d3c860 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 14 173, 14 173 0, S_0000010b30d3c220;
 .timescale 0 0;
v0000010b30d317b0_0 .var/2s "i", 31 0;
S_0000010b30d3c540 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 14 79, 14 79 0, S_0000010b30d3a920;
 .timescale 0 0;
v0000010b30d30b30_0 .var "addr", 3 0;
v0000010b30d31210_0 .var/2s "result", 31 0;
; Variable trit2_to_index is bool return value of scope S_0000010b30d3c540
v0000010b30d31030_0 .var/2s "val0", 31 0;
v0000010b30d30130_0 .var/2s "val1", 31 0;
TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index ;
    %load/vec4 v0000010b30d30b30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.87, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.88, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.89, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d31030_0, 0, 32;
    %jmp T_19.91;
T_19.87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d31030_0, 0, 32;
    %jmp T_19.91;
T_19.88 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d31030_0, 0, 32;
    %jmp T_19.91;
T_19.89 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30d31030_0, 0, 32;
    %jmp T_19.91;
T_19.91 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d30b30_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.92, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.93, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.94, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d30130_0, 0, 32;
    %jmp T_19.96;
T_19.92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d30130_0, 0, 32;
    %jmp T_19.96;
T_19.93 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30d30130_0, 0, 32;
    %jmp T_19.96;
T_19.94 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000010b30d30130_0, 0, 32;
    %jmp T_19.96;
T_19.96 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d31030_0;
    %load/vec4 v0000010b30d30130_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30d31210_0, 0, 32;
    %load/vec4 v0000010b30d31210_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_19.97, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d31210_0, 0, 32;
T_19.97 ;
    %load/vec4 v0000010b30d31210_0;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_0000010b30d3c540;
    %end;
S_0000010b30d3e930 .scope autofunction.vec4.s18, "encode_instr" "encode_instr" 4 150, 4 150 0, S_0000010b30619960;
 .timescale -9 -12;
; Variable encode_instr is vec4 return value of scope S_0000010b30d3e930
v0000010b30d42a30_0 .var "instr", 17 0;
v0000010b30d445b0_0 .var "opcode", 5 0;
v0000010b30d43070_0 .var "rd", 3 0;
v0000010b30d42df0_0 .var "rs1", 3 0;
v0000010b30d42d50_0 .var "rs2_imm", 3 0;
TD_tb_ternary_cpu.encode_instr ;
    %load/vec4 v0000010b30d445b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42a30_0, 4, 6;
    %load/vec4 v0000010b30d43070_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42a30_0, 4, 4;
    %load/vec4 v0000010b30d42df0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42a30_0, 4, 4;
    %load/vec4 v0000010b30d42d50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42a30_0, 4, 4;
    %load/vec4 v0000010b30d42a30_0;
    %ret/vec4 0, 0, 18;  Assign to encode_instr (store_vec4_to_lval)
    %disable/flow S_0000010b30d3e930;
    %end;
S_0000010b30d3cb80 .scope autofunction.vec2.u32, "trit8_to_int" "trit8_to_int" 4 118, 4 118 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30d440b0_0 .var/2s "i", 31 0;
v0000010b30d43cf0_0 .var/2s "power3", 31 0;
v0000010b30d44010_0 .var/2s "result", 31 0;
; Variable trit8_to_int is bool return value of scope S_0000010b30d3cb80
v0000010b30d44150_0 .var "val", 15 0;
TD_tb_ternary_cpu.trit8_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d44010_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d43cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d440b0_0, 0, 32;
T_21.99 ;
    %load/vec4 v0000010b30d440b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.100, 5;
    %load/vec4 v0000010b30d44150_0;
    %load/vec4 v0000010b30d440b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.101, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.102, 6;
    %jmp T_21.104;
T_21.101 ;
    %load/vec4 v0000010b30d44010_0;
    %load/vec4 v0000010b30d43cf0_0;
    %sub;
    %cast2;
    %store/vec4 v0000010b30d44010_0, 0, 32;
    %jmp T_21.104;
T_21.102 ;
    %load/vec4 v0000010b30d44010_0;
    %load/vec4 v0000010b30d43cf0_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30d44010_0, 0, 32;
    %jmp T_21.104;
T_21.104 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d43cf0_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v0000010b30d43cf0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d440b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d440b0_0, 0, 32;
    %jmp T_21.99;
T_21.100 ;
    %load/vec4 v0000010b30d44010_0;
    %ret/vec4 0, 0, 32;  Assign to trit8_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30d3cb80;
    %end;
S_0000010b30d3cea0 .scope autofunction.vec2.u32, "trit9_to_int" "trit9_to_int" 4 133, 4 133 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30d431b0_0 .var/2s "i", 31 0;
v0000010b30d42cb0_0 .var/2s "power3", 31 0;
v0000010b30d44470_0 .var/2s "result", 31 0;
; Variable trit9_to_int is bool return value of scope S_0000010b30d3cea0
v0000010b30d42490_0 .var "val", 17 0;
TD_tb_ternary_cpu.trit9_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d44470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d42cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d431b0_0, 0, 32;
T_22.105 ;
    %load/vec4 v0000010b30d431b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_22.106, 5;
    %load/vec4 v0000010b30d42490_0;
    %load/vec4 v0000010b30d431b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.107, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.108, 6;
    %jmp T_22.110;
T_22.107 ;
    %load/vec4 v0000010b30d44470_0;
    %load/vec4 v0000010b30d42cb0_0;
    %sub;
    %cast2;
    %store/vec4 v0000010b30d44470_0, 0, 32;
    %jmp T_22.110;
T_22.108 ;
    %load/vec4 v0000010b30d44470_0;
    %load/vec4 v0000010b30d42cb0_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30d44470_0, 0, 32;
    %jmp T_22.110;
T_22.110 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d42cb0_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v0000010b30d42cb0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d431b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d431b0_0, 0, 32;
    %jmp T_22.105;
T_22.106 ;
    %load/vec4 v0000010b30d44470_0;
    %ret/vec4 0, 0, 32;  Assign to trit9_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30d3cea0;
    %end;
S_0000010b30d3d030 .scope autotask, "verify_register" "verify_register" 4 285, 4 285 0, S_0000010b30619960;
 .timescale -9 -12;
v0000010b30d44790_0 .var/2s "actual_val", 31 0;
v0000010b30d43930_0 .var/2s "expected_val", 31 0;
v0000010b30d44290_0 .var/str "msg";
v0000010b30d44650_0 .var/2s "reg_num", 31 0;
TD_tb_ternary_cpu.verify_register ;
    %load/vec4 v0000010b30d44650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000010b30d42670_0, 0, 4;
    %delay 1000, 0;
    %alloc S_0000010b3069e910;
    %load/vec4 v0000010b30d42ad0_0;
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %cast2;
    %store/vec4 v0000010b30d44790_0, 0, 32;
    %load/vec4 v0000010b30d44790_0;
    %load/vec4 v0000010b30d43930_0;
    %cmp/e;
    %jmp/0xz  T_23.111, 4;
    %vpi_call/w 4 295 "$display", "[PASS] %s: Expected=%0d, Got=%0d", v0000010b30d44290_0, v0000010b30d43930_0, v0000010b30d44790_0 {0 0 0};
    %jmp T_23.112;
T_23.111 ;
    %vpi_call/w 4 297 "$display", "[FAIL] %s: Expected=%0d, Got=%0d", v0000010b30d44290_0, v0000010b30d43930_0, v0000010b30d44790_0 {0 0 0};
T_23.112 ;
    %end;
S_0000010b30660d90 .scope module, "ternary_cpu_system" "ternary_cpu_system" 15 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "prog_mode";
    .port_info 3 /INPUT 8 "prog_addr";
    .port_info 4 /INPUT 18 "prog_data";
    .port_info 5 /INPUT 1 "prog_we";
    .port_info 6 /OUTPUT 1 "halted";
    .port_info 7 /OUTPUT 16 "pc_out";
    .port_info 8 /OUTPUT 1 "valid_out_a";
    .port_info 9 /OUTPUT 1 "valid_out_b";
    .port_info 10 /OUTPUT 2 "ipc_out";
    .port_info 11 /INPUT 4 "debug_reg_addr";
    .port_info 12 /OUTPUT 54 "debug_reg_data";
P_0000010b306d2bd0 .param/l "DMEM_DEPTH" 0 15 11, +C4<00000000000000000000001011011001>;
P_0000010b306d2c08 .param/l "IMEM_DEPTH" 0 15 10, +C4<00000000000000000000000011110011>;
P_0000010b306d2c40 .param/l "TRIT_WIDTH" 0 15 9, +C4<00000000000000000000000000011011>;
L_0000010b30e6d6e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30e4fb50_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6d6e8;  1 drivers
v0000010b30e4f790_0 .net *"_ivl_10", 0 0, L_0000010b30f211b0;  1 drivers
v0000010b30e4e610_0 .net *"_ivl_12", 4 0, L_0000010b30f21c50;  1 drivers
v0000010b30e4ea70_0 .net *"_ivl_3", 1 0, L_0000010b30f21070;  1 drivers
v0000010b30e4fbf0_0 .net *"_ivl_5", 1 0, L_0000010b30f221f0;  1 drivers
L_0000010b30e6d730 .functor BUFT 1, C4<0z>, C4<0>, C4<0>, C4<0>;
v0000010b30e4e7f0_0 .net *"_ivl_6", 1 0, L_0000010b30e6d730;  1 drivers
o0000010b30de01f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000010b30e4f830_0 .net "clk", 0 0, o0000010b30de01f8;  0 drivers
o0000010b30dee538 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000010b30e4ebb0_0 .net "debug_reg_addr", 3 0, o0000010b30dee538;  0 drivers
v0000010b30e4f8d0_0 .net "debug_reg_data", 53 0, L_0000010b30ee3580;  1 drivers
v0000010b30e4ee30_0 .net "dmem_addr", 17 0, L_0000010b30f20710;  1 drivers
v0000010b30e4f970_0 .net "dmem_rdata", 53 0, v0000010b30e50870_0;  1 drivers
v0000010b30e4e1b0_0 .net "dmem_re", 0 0, L_0000010b30c61b50;  1 drivers
v0000010b30e4e430_0 .net "dmem_wdata", 53 0, L_0000010b30f20210;  1 drivers
v0000010b30e4e570_0 .net "dmem_we", 0 0, L_0000010b30c61a70;  1 drivers
v0000010b30e4e390_0 .net "fwd_a_status", 0 0, L_0000010b30c62f00;  1 drivers
v0000010b30e4e4d0_0 .net "fwd_b_status", 0 0, L_0000010b30c62790;  1 drivers
v0000010b30e4ff10_0 .net "halted", 0 0, L_0000010b30c63360;  1 drivers
v0000010b30e4ffb0_0 .net "imem_addr", 15 0, L_0000010b30c67c70;  1 drivers
v0000010b30e4e6b0_0 .net "imem_data", 35 0, v0000010b30e4fe70_0;  1 drivers
v0000010b30e4f650_0 .net "ipc_out", 1 0, L_0000010b30edd0e0;  1 drivers
v0000010b30e50050_0 .net "pc_out", 15 0, L_0000010b30c672d0;  1 drivers
o0000010b30dee568 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000010b30e4e750_0 .net "prog_addr", 7 0, o0000010b30dee568;  0 drivers
o0000010b30dee598 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0000010b30e4e890_0 .net "prog_data", 17 0, o0000010b30dee598;  0 drivers
o0000010b30dee5c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000010b30e50190_0 .net "prog_mode", 0 0, o0000010b30dee5c8;  0 drivers
o0000010b30dee5f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000010b30e50730_0 .net "prog_we", 0 0, o0000010b30dee5f8;  0 drivers
o0000010b30de0408 .functor BUFZ 1, C4<z>; HiZ drive
v0000010b30e4f1f0_0 .net "rst_n", 0 0, o0000010b30de0408;  0 drivers
v0000010b30e4e930_0 .net "stall_status", 0 0, L_0000010b30c63520;  1 drivers
v0000010b30e4fa10_0 .net "valid_out_a", 0 0, L_0000010b30c62090;  1 drivers
v0000010b30e4e9d0_0 .net "valid_out_b", 0 0, L_0000010b30c63130;  1 drivers
L_0000010b30f21070 .part o0000010b30dee538, 2, 2;
L_0000010b30f221f0 .part o0000010b30dee538, 0, 2;
L_0000010b30f211b0 .cmp/eq 2, L_0000010b30f221f0, L_0000010b30e6d730;
L_0000010b30f21c50 .concat [ 1 2 2 0], L_0000010b30f211b0, L_0000010b30f21070, L_0000010b30e6d6e8;
L_0000010b30f22fb0 .part L_0000010b30f21c50, 0, 4;
S_0000010b30d3b730 .scope module, "u_cpu" "ternary_cpu" 15 65, 5 11 0, S_0000010b30660d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 16 "imem_addr";
    .port_info 3 /INPUT 36 "imem_data";
    .port_info 4 /OUTPUT 18 "dmem_addr";
    .port_info 5 /OUTPUT 54 "dmem_wdata";
    .port_info 6 /INPUT 54 "dmem_rdata";
    .port_info 7 /OUTPUT 1 "dmem_we";
    .port_info 8 /OUTPUT 1 "dmem_re";
    .port_info 9 /OUTPUT 1 "halted";
    .port_info 10 /OUTPUT 16 "pc_out";
    .port_info 11 /OUTPUT 1 "valid_out_a";
    .port_info 12 /OUTPUT 1 "valid_out_b";
    .port_info 13 /OUTPUT 2 "ipc_out";
    .port_info 14 /INPUT 4 "dbg_reg_idx";
    .port_info 15 /OUTPUT 54 "dbg_reg_data";
    .port_info 16 /OUTPUT 1 "stall_out";
    .port_info 17 /OUTPUT 1 "fwd_a_out";
    .port_info 18 /OUTPUT 1 "fwd_b_out";
P_0000010b30b68470 .param/l "TRIT_WIDTH" 0 5 14, +C4<00000000000000000000000000011011>;
L_0000010b30c672d0 .functor BUFZ 16, v0000010b30e4d850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000010b30c67570 .functor AND 1, v0000010b30e4b910_0, v0000010b30e4bd70_0, C4<1>, C4<1>;
L_0000010b30c678f0 .functor AND 1, L_0000010b30c67570, L_0000010b30edcdc0, C4<1>, C4<1>;
L_0000010b30c67c70 .functor BUFZ 16, v0000010b30e4d850_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000010b30c670a0 .functor AND 1, v0000010b30d9dfe0_0, L_0000010b30edd180, C4<1>, C4<1>;
L_0000010b30c67340 .functor AND 1, L_0000010b30c670a0, L_0000010b30ee0060, C4<1>, C4<1>;
L_0000010b30c67650 .functor AND 1, v0000010b30d9dfe0_0, L_0000010b30ee07e0, C4<1>, C4<1>;
L_0000010b30c673b0 .functor AND 1, L_0000010b30c67650, L_0000010b30ee1000, C4<1>, C4<1>;
L_0000010b30c67260 .functor AND 1, L_0000010b30c673b0, L_0000010b30ee13c0, C4<1>, C4<1>;
L_0000010b30c679d0 .functor OR 1, L_0000010b30c67340, L_0000010b30c67260, C4<0>, C4<0>;
L_0000010b30c67ce0 .functor AND 1, L_0000010b30c679d0, v0000010b30e4b910_0, C4<1>, C4<1>;
L_0000010b30c67420 .functor AND 1, L_0000010b30c67ce0, v0000010b30e4bd70_0, C4<1>, C4<1>;
L_0000010b30c67180 .functor OR 1, v0000010b30d9eb20_0, v0000010b30d9cf00_0, C4<0>, C4<0>;
L_0000010b30c67b90 .functor OR 1, v0000010b30d9fac0_0, v0000010b30da13c0_0, C4<0>, C4<0>;
L_0000010b30c671f0 .functor AND 1, L_0000010b30c67180, L_0000010b30c67b90, C4<1>, C4<1>;
L_0000010b30c67110 .functor AND 1, L_0000010b30c671f0, v0000010b30e4b910_0, C4<1>, C4<1>;
L_0000010b30c677a0 .functor AND 1, L_0000010b30c67110, v0000010b30e4bd70_0, C4<1>, C4<1>;
L_0000010b30c676c0 .functor OR 1, L_0000010b30c67420, L_0000010b30c677a0, C4<0>, C4<0>;
L_0000010b30c609d0 .functor AND 1, v0000010b30d90c00_0, v0000010b30d90f20_0, C4<1>, C4<1>;
L_0000010b30c61450 .functor AND 1, v0000010b30d91740_0, v0000010b30d90980_0, C4<1>, C4<1>;
L_0000010b30c616f0 .functor AND 1, v0000010b30d90480_0, v0000010b30e4bb90_0, C4<1>, C4<1>;
L_0000010b30c61140 .functor XOR 1, v0000010b30d92460_0, v0000010b30e4d2b0_0, C4<0>, C4<0>;
L_0000010b30c60180 .functor AND 1, L_0000010b30c616f0, L_0000010b30c61140, C4<1>, C4<1>;
L_0000010b30c61760 .functor AND 1, v0000010b30d90520_0, v0000010b30e4c270_0, C4<1>, C4<1>;
L_0000010b30c61290 .functor XOR 1, v0000010b30d91060_0, v0000010b30e4dad0_0, C4<0>, C4<0>;
L_0000010b30c61370 .functor AND 1, L_0000010b30c61760, L_0000010b30c61290, C4<1>, C4<1>;
L_0000010b30c617d0 .functor OR 1, v0000010b30d91ec0_0, v0000010b30d90840_0, C4<0>, C4<0>;
L_0000010b30c602d0 .functor AND 1, v0000010b30d90840_0, v0000010b30e4bb90_0, C4<1>, C4<1>;
L_0000010b30c60260 .functor AND 1, v0000010b30d90a20_0, v0000010b30e4c270_0, C4<1>, C4<1>;
L_0000010b30c61a00 .functor AND 1, L_0000010b30c60260, L_0000010b30f20a30, C4<1>, C4<1>;
L_0000010b30c61a70 .functor OR 1, L_0000010b30c602d0, L_0000010b30c61a00, C4<0>, C4<0>;
L_0000010b30c60340 .functor AND 1, v0000010b30d91ec0_0, v0000010b30e4bb90_0, C4<1>, C4<1>;
L_0000010b30c603b0 .functor AND 1, v0000010b30d92140_0, v0000010b30e4c270_0, C4<1>, C4<1>;
L_0000010b30c61ae0 .functor AND 1, L_0000010b30c603b0, L_0000010b30f1eff0, C4<1>, C4<1>;
L_0000010b30c61b50 .functor OR 1, L_0000010b30c60340, L_0000010b30c61ae0, C4<0>, C4<0>;
L_0000010b30c63520 .functor BUFZ 1, L_0000010b30c62410, C4<0>, C4<0>, C4<0>;
L_0000010b30c62f00 .functor OR 1, L_0000010b30f20e90, L_0000010b30f21bb0, C4<0>, C4<0>;
L_0000010b30c62790 .functor OR 1, L_0000010b30f21430, L_0000010b30f21110, C4<0>, C4<0>;
L_0000010b30c62090 .functor BUFZ 1, v0000010b30d90f20_0, C4<0>, C4<0>, C4<0>;
L_0000010b30c63130 .functor BUFZ 1, v0000010b30d90980_0, C4<0>, C4<0>, C4<0>;
L_0000010b30c63360 .functor BUFZ 1, v0000010b30d92780_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e6aac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da6c80_0 .net/2u *"_ivl_10", 1 0, L_0000010b30e6aac0;  1 drivers
v0000010b30daa560_0 .net *"_ivl_101", 0 0, L_0000010b30edd180;  1 drivers
v0000010b30da9160_0 .net *"_ivl_103", 0 0, L_0000010b30c670a0;  1 drivers
v0000010b30dab5a0_0 .net *"_ivl_105", 0 0, L_0000010b30edfe80;  1 drivers
v0000010b30daa600_0 .net *"_ivl_107", 0 0, L_0000010b30ee0060;  1 drivers
v0000010b30daa880_0 .net *"_ivl_111", 0 0, L_0000010b30ee07e0;  1 drivers
v0000010b30daa6a0_0 .net *"_ivl_113", 0 0, L_0000010b30c67650;  1 drivers
v0000010b30da9200_0 .net *"_ivl_115", 0 0, L_0000010b30ee1000;  1 drivers
v0000010b30daa740_0 .net *"_ivl_117", 0 0, L_0000010b30c673b0;  1 drivers
v0000010b30daa920_0 .net *"_ivl_119", 0 0, L_0000010b30ee0100;  1 drivers
v0000010b30da92a0_0 .net *"_ivl_121", 0 0, L_0000010b30ee13c0;  1 drivers
v0000010b30daa9c0_0 .net *"_ivl_125", 0 0, L_0000010b30c679d0;  1 drivers
v0000010b30daace0_0 .net *"_ivl_127", 0 0, L_0000010b30c67ce0;  1 drivers
v0000010b30daae20_0 .net *"_ivl_131", 0 0, L_0000010b30c67180;  1 drivers
v0000010b30da93e0_0 .net *"_ivl_133", 0 0, L_0000010b30c67b90;  1 drivers
v0000010b30da9480_0 .net *"_ivl_135", 0 0, L_0000010b30c671f0;  1 drivers
v0000010b30da9520_0 .net *"_ivl_137", 0 0, L_0000010b30c67110;  1 drivers
L_0000010b30e6ab08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da95c0_0 .net/2u *"_ivl_14", 1 0, L_0000010b30e6ab08;  1 drivers
v0000010b30dad800_0 .net *"_ivl_157", 0 0, L_0000010b30c616f0;  1 drivers
v0000010b30dac720_0 .net *"_ivl_158", 0 0, L_0000010b30c61140;  1 drivers
v0000010b30dac180_0 .net *"_ivl_163", 0 0, L_0000010b30c61760;  1 drivers
v0000010b30dac540_0 .net *"_ivl_164", 0 0, L_0000010b30c61290;  1 drivers
v0000010b30dac220_0 .net *"_ivl_169", 0 0, L_0000010b30c617d0;  1 drivers
v0000010b30dadb20_0 .net *"_ivl_171", 17 0, L_0000010b30f1f4f0;  1 drivers
v0000010b30dada80_0 .net *"_ivl_173", 17 0, L_0000010b30f1fe50;  1 drivers
v0000010b30dade40_0 .net *"_ivl_179", 0 0, L_0000010b30c602d0;  1 drivers
L_0000010b30e6ab50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad580_0 .net/2u *"_ivl_18", 1 0, L_0000010b30e6ab50;  1 drivers
v0000010b30dacc20_0 .net *"_ivl_181", 0 0, L_0000010b30c60260;  1 drivers
v0000010b30dabbe0_0 .net *"_ivl_183", 0 0, L_0000010b30f20a30;  1 drivers
v0000010b30dac900_0 .net *"_ivl_185", 0 0, L_0000010b30c61a00;  1 drivers
v0000010b30dac2c0_0 .net *"_ivl_189", 0 0, L_0000010b30c60340;  1 drivers
v0000010b30dac680_0 .net *"_ivl_191", 0 0, L_0000010b30c603b0;  1 drivers
v0000010b30dabfa0_0 .net *"_ivl_193", 0 0, L_0000010b30f1eff0;  1 drivers
v0000010b30dabc80_0 .net *"_ivl_195", 0 0, L_0000010b30c61ae0;  1 drivers
L_0000010b30e6cec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dadbc0_0 .net/2u *"_ivl_198", 1 0, L_0000010b30e6cec0;  1 drivers
L_0000010b30e6aa30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30dadc60_0 .net/2u *"_ivl_2", 1 0, L_0000010b30e6aa30;  1 drivers
L_0000010b30e6cf08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad940_0 .net/2u *"_ivl_202", 1 0, L_0000010b30e6cf08;  1 drivers
L_0000010b30e6cf50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad9e0_0 .net/2u *"_ivl_206", 1 0, L_0000010b30e6cf50;  1 drivers
L_0000010b30e6cf98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac400_0 .net/2u *"_ivl_210", 1 0, L_0000010b30e6cf98;  1 drivers
L_0000010b30e6cfe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dadd00_0 .net/2u *"_ivl_214", 1 0, L_0000010b30e6cfe0;  1 drivers
L_0000010b30e6d028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac860_0 .net/2u *"_ivl_218", 1 0, L_0000010b30e6d028;  1 drivers
L_0000010b30e6ab98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac360_0 .net/2u *"_ivl_22", 1 0, L_0000010b30e6ab98;  1 drivers
L_0000010b30e6d070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac4a0_0 .net/2u *"_ivl_222", 1 0, L_0000010b30e6d070;  1 drivers
L_0000010b30e6d0b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad300_0 .net/2u *"_ivl_226", 1 0, L_0000010b30e6d0b8;  1 drivers
L_0000010b30e6d148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad8a0_0 .net/2u *"_ivl_234", 1 0, L_0000010b30e6d148;  1 drivers
L_0000010b30e6d190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dacf40_0 .net/2u *"_ivl_238", 1 0, L_0000010b30e6d190;  1 drivers
L_0000010b30e6d388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac0e0_0 .net/2u *"_ivl_242", 1 0, L_0000010b30e6d388;  1 drivers
L_0000010b30e6d3d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac040_0 .net/2u *"_ivl_246", 1 0, L_0000010b30e6d3d0;  1 drivers
L_0000010b30e6d5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac7c0_0 .net/2u *"_ivl_252", 1 0, L_0000010b30e6d5c8;  1 drivers
v0000010b30dadf80_0 .net *"_ivl_254", 0 0, L_0000010b30f20e90;  1 drivers
L_0000010b30e6d610 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac5e0_0 .net/2u *"_ivl_256", 1 0, L_0000010b30e6d610;  1 drivers
v0000010b30dadda0_0 .net *"_ivl_258", 0 0, L_0000010b30f21bb0;  1 drivers
L_0000010b30e6abe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30daccc0_0 .net/2u *"_ivl_26", 1 0, L_0000010b30e6abe0;  1 drivers
L_0000010b30e6d658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dac9a0_0 .net/2u *"_ivl_262", 1 0, L_0000010b30e6d658;  1 drivers
v0000010b30daca40_0 .net *"_ivl_264", 0 0, L_0000010b30f21430;  1 drivers
L_0000010b30e6d6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dacae0_0 .net/2u *"_ivl_266", 1 0, L_0000010b30e6d6a0;  1 drivers
v0000010b30dabf00_0 .net *"_ivl_268", 0 0, L_0000010b30f21110;  1 drivers
L_0000010b30e6ac28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dadee0_0 .net/2u *"_ivl_31", 1 0, L_0000010b30e6ac28;  1 drivers
L_0000010b30e6ac70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30dae020_0 .net/2u *"_ivl_35", 1 0, L_0000010b30e6ac70;  1 drivers
L_0000010b30e6acb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30dabe60_0 .net/2u *"_ivl_39", 1 0, L_0000010b30e6acb8;  1 drivers
L_0000010b30e6ad00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dab8c0_0 .net/2u *"_ivl_43", 1 0, L_0000010b30e6ad00;  1 drivers
L_0000010b30e6ad48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dacb80_0 .net/2u *"_ivl_47", 1 0, L_0000010b30e6ad48;  1 drivers
L_0000010b30e6ad90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dacd60_0 .net/2u *"_ivl_51", 1 0, L_0000010b30e6ad90;  1 drivers
L_0000010b30e6add8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dace00_0 .net/2u *"_ivl_55", 1 0, L_0000010b30e6add8;  1 drivers
L_0000010b30e6ae20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dabd20_0 .net/2u *"_ivl_59", 1 0, L_0000010b30e6ae20;  1 drivers
L_0000010b30e6aa78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dad1c0_0 .net/2u *"_ivl_6", 1 0, L_0000010b30e6aa78;  1 drivers
L_0000010b30e6ae68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dacea0_0 .net/2u *"_ivl_64", 1 0, L_0000010b30e6ae68;  1 drivers
v0000010b30dad260_0 .net *"_ivl_71", 1 0, L_0000010b30eda020;  1 drivers
v0000010b30dab960_0 .net *"_ivl_72", 11 0, L_0000010b30eda980;  1 drivers
v0000010b30dabdc0_0 .net *"_ivl_77", 1 0, L_0000010b30edebc0;  1 drivers
v0000010b30dad3a0_0 .net *"_ivl_78", 11 0, L_0000010b30edcb40;  1 drivers
v0000010b30dacfe0_0 .net *"_ivl_83", 0 0, L_0000010b30c67570;  1 drivers
v0000010b30dad080_0 .net *"_ivl_85", 0 0, L_0000010b30edcdc0;  1 drivers
L_0000010b30e6aef8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30dad120_0 .net/2u *"_ivl_90", 1 0, L_0000010b30e6aef8;  1 drivers
L_0000010b30e6af40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30dad440_0 .net/2u *"_ivl_92", 1 0, L_0000010b30e6af40;  1 drivers
L_0000010b30e6af88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30daba00_0 .net/2u *"_ivl_94", 1 0, L_0000010b30e6af88;  1 drivers
v0000010b30dad4e0_0 .net *"_ivl_96", 1 0, L_0000010b30edce60;  1 drivers
v0000010b30dad620_0 .var "alu_a_op1", 53 0;
v0000010b30dad6c0_0 .var "alu_a_op2", 53 0;
v0000010b30dad760_0 .var "alu_b_op1", 53 0;
v0000010b30dabaa0_0 .var "alu_b_op2", 53 0;
v0000010b30dabb40_0 .net "alu_carry_a", 1 0, L_0000010b30f130b0;  1 drivers
v0000010b30dafba0_0 .net "alu_carry_b", 1 0, L_0000010b30f1e870;  1 drivers
v0000010b30dafb00_0 .net "alu_neg_a", 0 0, L_0000010b30f12bb0;  1 drivers
v0000010b30dae5c0_0 .net "alu_neg_b", 0 0, L_0000010b30f1f130;  1 drivers
v0000010b30dae840_0 .net "alu_result_a", 53 0, v0000010b30d5bdf0_0;  1 drivers
v0000010b30daed40_0 .net "alu_result_b", 53 0, v0000010b30d9c0a0_0;  1 drivers
v0000010b30daf600_0 .net "alu_zero_a", 0 0, L_0000010b30c60f10;  1 drivers
v0000010b30daf9c0_0 .net "alu_zero_b", 0 0, L_0000010b30c61060;  1 drivers
v0000010b30daf6a0_0 .net "branch_carry_a", 1 0, L_0000010b30edd680;  1 drivers
v0000010b30daf740_0 .net "branch_carry_b", 1 0, L_0000010b30edcd20;  1 drivers
v0000010b30daf4c0_0 .net "branch_offset_a", 15 0, L_0000010b30edad40;  1 drivers
v0000010b30daec00_0 .net "branch_offset_b", 15 0, L_0000010b30eddb80;  1 drivers
v0000010b30dafa60_0 .net "branch_target_a", 15 0, L_0000010b30ede080;  1 drivers
v0000010b30dae980_0 .net "branch_target_b", 15 0, L_0000010b30edca00;  1 drivers
v0000010b30dae660_0 .net "clk", 0 0, o0000010b30de01f8;  alias, 0 drivers
v0000010b30dae8e0_0 .net "const_one", 15 0, L_0000010b30ed67e0;  1 drivers
v0000010b30daea20_0 .net "const_two", 15 0, L_0000010b30ed6380;  1 drivers
L_0000010b30e6aeb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30dafc40_0 .net "const_zero_trit", 1 0, L_0000010b30e6aeb0;  1 drivers
v0000010b30daf7e0_0 .var/i "cycle_count", 31 0;
v0000010b30dae340_0 .net "dbg_reg_data", 53 0, L_0000010b30ee3580;  alias, 1 drivers
v0000010b30daeca0_0 .net "dbg_reg_idx", 3 0, L_0000010b30f22fb0;  1 drivers
v0000010b30daefc0_0 .net "dec_alu_op_a", 2 0, v0000010b30d9f020_0;  1 drivers
v0000010b30daede0_0 .net "dec_alu_op_b", 2 0, v0000010b30da0ec0_0;  1 drivers
v0000010b30daf880_0 .net "dec_alu_src_a", 0 0, v0000010b30d9dd60_0;  1 drivers
v0000010b30dae200_0 .net "dec_alu_src_b", 0 0, v0000010b30da1460_0;  1 drivers
v0000010b30daeac0_0 .net "dec_branch_a", 0 0, v0000010b30d9d720_0;  1 drivers
v0000010b30dafec0_0 .net "dec_branch_b", 0 0, v0000010b30d9f8e0_0;  1 drivers
v0000010b30daff60_0 .net "dec_branch_type_a", 1 0, v0000010b30d9ee40_0;  1 drivers
v0000010b30dafce0_0 .net "dec_branch_type_b", 1 0, v0000010b30d9f3e0_0;  1 drivers
v0000010b30dae160_0 .net "dec_halt_a", 0 0, v0000010b30d9ce60_0;  1 drivers
v0000010b30daf100_0 .net "dec_halt_b", 0 0, v0000010b30d9f980_0;  1 drivers
v0000010b30daeb60_0 .net "dec_jump_a", 0 0, v0000010b30d9cc80_0;  1 drivers
v0000010b30dae700_0 .net "dec_jump_b", 0 0, v0000010b30d9fa20_0;  1 drivers
v0000010b30dae480_0 .net "dec_mem_read_a", 0 0, v0000010b30d9eb20_0;  1 drivers
v0000010b30daee80_0 .net "dec_mem_read_b", 0 0, v0000010b30d9fac0_0;  1 drivers
v0000010b30dae7a0_0 .net "dec_mem_write_a", 0 0, v0000010b30d9cf00_0;  1 drivers
v0000010b30dafe20_0 .net "dec_mem_write_b", 0 0, v0000010b30da13c0_0;  1 drivers
v0000010b30daef20_0 .net "dec_opcode_a", 5 0, L_0000010b30ee10a0;  1 drivers
v0000010b30daf060_0 .net "dec_opcode_b", 5 0, L_0000010b30edf0c0;  1 drivers
v0000010b30dae3e0_0 .net "dec_rd_a", 3 0, L_0000010b30ee1320;  1 drivers
v0000010b30dae0c0_0 .net "dec_rd_b", 3 0, L_0000010b30ee0c40;  1 drivers
v0000010b30dafd80_0 .net "dec_reg_write_a", 0 0, v0000010b30d9dfe0_0;  1 drivers
v0000010b30daf1a0_0 .net "dec_reg_write_b", 0 0, v0000010b30da3b20_0;  1 drivers
v0000010b30daf240_0 .net "dec_rs1_a", 3 0, L_0000010b30edfac0;  1 drivers
v0000010b30dae2a0_0 .net "dec_rs1_a_3t", 5 0, L_0000010b30f1e910;  1 drivers
v0000010b30daf2e0_0 .net "dec_rs1_b", 3 0, L_0000010b30ee0ec0;  1 drivers
v0000010b30daf380_0 .net "dec_rs1_b_3t", 5 0, L_0000010b30f1f310;  1 drivers
v0000010b30daf920_0 .net "dec_rs2_a_3t", 5 0, L_0000010b30f1e9b0;  1 drivers
v0000010b30dae520_0 .net "dec_rs2_b_3t", 5 0, L_0000010b30f1f8b0;  1 drivers
v0000010b30daf420_0 .net "dec_rs2_imm_a", 3 0, L_0000010b30ee04c0;  1 drivers
v0000010b30daf560_0 .net "dec_rs2_imm_b", 3 0, L_0000010b30ee02e0;  1 drivers
v0000010b30d91380_0 .net "dmem_addr", 17 0, L_0000010b30f20710;  alias, 1 drivers
v0000010b30d914c0_0 .net "dmem_rdata", 53 0, v0000010b30e50870_0;  alias, 1 drivers
v0000010b30d919c0_0 .net "dmem_re", 0 0, L_0000010b30c61b50;  alias, 1 drivers
v0000010b30d902a0_0 .net "dmem_wdata", 53 0, L_0000010b30f20210;  alias, 1 drivers
v0000010b30d90660_0 .net "dmem_we", 0 0, L_0000010b30c61a70;  alias, 1 drivers
v0000010b30d90340_0 .var "ex_wb_mem_data_a", 53 0;
v0000010b30d926e0_0 .var "ex_wb_mem_data_b", 53 0;
v0000010b30d903e0_0 .var "ex_wb_mem_read_a", 0 0;
v0000010b30d91600_0 .var "ex_wb_mem_read_b", 0 0;
v0000010b30d90200_0 .var "ex_wb_rd_a", 3 0;
v0000010b30d90ca0_0 .net "ex_wb_rd_a_3t", 5 0, L_0000010b30f1fdb0;  1 drivers
v0000010b30d91420_0 .var "ex_wb_rd_b", 3 0;
v0000010b30d91240_0 .net "ex_wb_rd_b_3t", 5 0, L_0000010b30f20350;  1 drivers
v0000010b30d90c00_0 .var "ex_wb_reg_write_a", 0 0;
v0000010b30d91740_0 .var "ex_wb_reg_write_b", 0 0;
v0000010b30d917e0_0 .var "ex_wb_result_a", 53 0;
v0000010b30d912e0_0 .var "ex_wb_result_b", 53 0;
v0000010b30d90f20_0 .var "ex_wb_valid_a", 0 0;
v0000010b30d90980_0 .var "ex_wb_valid_b", 0 0;
v0000010b30d900c0_0 .net "forward_a_rs1", 1 0, L_0000010b30f21390;  1 drivers
v0000010b30d908e0_0 .net "forward_a_rs2", 1 0, L_0000010b30f22150;  1 drivers
v0000010b30d90d40_0 .net "forward_b_rs1", 1 0, L_0000010b30f21b10;  1 drivers
v0000010b30d91560_0 .net "forward_b_rs2", 1 0, L_0000010b30f23050;  1 drivers
v0000010b30d90700_0 .net "fwd_a_out", 0 0, L_0000010b30c62f00;  alias, 1 drivers
v0000010b30d92000_0 .net "fwd_b_out", 0 0, L_0000010b30c62790;  alias, 1 drivers
v0000010b30d92780_0 .var "halt_reg", 0 0;
v0000010b30d90de0_0 .net "halted", 0 0, L_0000010b30c63360;  alias, 1 drivers
v0000010b30d91880_0 .var "id_ex_alu_op_a", 2 0;
v0000010b30d916a0_0 .var "id_ex_alu_op_b", 2 0;
v0000010b30d907a0_0 .var "id_ex_alu_src_a", 0 0;
v0000010b30d90ac0_0 .var "id_ex_alu_src_b", 0 0;
v0000010b30d90480_0 .var "id_ex_branch_a", 0 0;
v0000010b30d90520_0 .var "id_ex_branch_b", 0 0;
v0000010b30d91c40_0 .var "id_ex_branch_type_a", 1 0;
v0000010b30d90e80_0 .var "id_ex_branch_type_b", 1 0;
v0000010b30d91920_0 .net "id_ex_flush_a", 0 0, L_0000010b30c62b80;  1 drivers
v0000010b30d92280_0 .var "id_ex_imm_a", 3 0;
v0000010b30d90fc0_0 .var "id_ex_imm_b", 3 0;
v0000010b30d92820_0 .var "id_ex_jump_a", 0 0;
v0000010b30d920a0_0 .var "id_ex_jump_b", 0 0;
v0000010b30d91ec0_0 .var "id_ex_mem_read_a", 0 0;
v0000010b30d92140_0 .var "id_ex_mem_read_b", 0 0;
v0000010b30d90840_0 .var "id_ex_mem_write_a", 0 0;
v0000010b30d90a20_0 .var "id_ex_mem_write_b", 0 0;
v0000010b30d90160_0 .var "id_ex_pc_a", 15 0;
v0000010b30d91f60_0 .var "id_ex_pc_b", 15 0;
v0000010b30d92460_0 .var "id_ex_predict_a", 0 0;
v0000010b30d91060_0 .var "id_ex_predict_b", 0 0;
v0000010b30d905c0_0 .var "id_ex_rd_a", 3 0;
v0000010b30d91100_0 .net "id_ex_rd_a_3t", 5 0, L_0000010b30f1f1d0;  1 drivers
v0000010b30d91a60_0 .var "id_ex_rd_b", 3 0;
v0000010b30d911a0_0 .net "id_ex_rd_b_3t", 5 0, L_0000010b30f20170;  1 drivers
v0000010b30d91d80_0 .var "id_ex_reg_write_a", 0 0;
v0000010b30d90b60_0 .var "id_ex_reg_write_b", 0 0;
v0000010b30d91b00_0 .var "id_ex_rs1_a", 3 0;
v0000010b30d91ba0_0 .net "id_ex_rs1_a_3t", 5 0, L_0000010b30f205d0;  1 drivers
v0000010b30d923c0_0 .var "id_ex_rs1_b", 3 0;
v0000010b30d91ce0_0 .net "id_ex_rs1_b_3t", 5 0, L_0000010b30f232d0;  1 drivers
v0000010b30d91e20_0 .var "id_ex_rs1_data_a", 53 0;
v0000010b30d921e0_0 .var "id_ex_rs1_data_b", 53 0;
v0000010b30d92320_0 .net "id_ex_rs2_a_3t", 5 0, L_0000010b30f20cb0;  1 drivers
v0000010b30d92500_0 .net "id_ex_rs2_b_3t", 5 0, L_0000010b30f21890;  1 drivers
v0000010b30d925a0_0 .var "id_ex_rs2_data_a", 53 0;
v0000010b30d92640_0 .var "id_ex_rs2_data_b", 53 0;
v0000010b30e4bb90_0 .var "id_ex_valid_a", 0 0;
v0000010b30e4c270_0 .var "id_ex_valid_b", 0 0;
v0000010b30e4be10_0 .var "if_id_instr_a", 17 0;
v0000010b30e4d7b0_0 .var "if_id_instr_b", 17 0;
v0000010b30e4c8b0_0 .var "if_id_pc_a", 15 0;
v0000010b30e4dcb0_0 .var "if_id_pc_b", 15 0;
v0000010b30e4ddf0_0 .net "if_id_stall_a", 0 0, L_0000010b30c62c60;  1 drivers
v0000010b30e4b910_0 .var "if_id_valid_a", 0 0;
v0000010b30e4bd70_0 .var "if_id_valid_b", 0 0;
v0000010b30e4b9b0_0 .net "imem_addr", 15 0, L_0000010b30c67c70;  alias, 1 drivers
v0000010b30e4beb0_0 .net "imem_data", 35 0, v0000010b30e4fe70_0;  alias, 1 drivers
v0000010b30e4cb30_0 .net "imm_sign_trit_a", 1 0, L_0000010b30ee2680;  1 drivers
v0000010b30e4cdb0_0 .net "imm_sign_trit_b", 1 0, L_0000010b30ee3260;  1 drivers
v0000010b30e4e070_0 .net "interslot_raw_hazard", 0 0, L_0000010b30c67420;  1 drivers
v0000010b30e4cd10_0 .net "ipc_out", 1 0, L_0000010b30edd0e0;  alias, 1 drivers
v0000010b30e4d210_0 .net "issue_both", 0 0, L_0000010b30c678f0;  1 drivers
v0000010b30e4baf0_0 .net "mem_forward_data_a", 53 0, L_0000010b30ee1280;  1 drivers
v0000010b30e4bf50_0 .var "mem_op_was_slot_a", 0 0;
v0000010b30e4bc30_0 .net "memory_conflict", 0 0, L_0000010b30c677a0;  1 drivers
v0000010b30e4c090_0 .net "mispredicted_a", 0 0, L_0000010b30c60180;  1 drivers
v0000010b30e4c130_0 .net "mispredicted_b", 0 0, L_0000010b30c61370;  1 drivers
v0000010b30e4bcd0_0 .var "next_pc", 15 0;
v0000010b30e4d850_0 .var "pc", 15 0;
v0000010b30e4c310_0 .net "pc_carry_1", 1 0, L_0000010b30ed9e40;  1 drivers
v0000010b30e4cc70_0 .net "pc_carry_2", 1 0, L_0000010b30edaf20;  1 drivers
v0000010b30e4ca90_0 .net "pc_out", 15 0, L_0000010b30c672d0;  alias, 1 drivers
v0000010b30e4c450_0 .net "pc_plus_one", 15 0, L_0000010b30ed94e0;  1 drivers
v0000010b30e4cf90_0 .net "pc_plus_two", 15 0, L_0000010b30edbd80;  1 drivers
v0000010b30e4cbd0_0 .net "pc_stall", 0 0, L_0000010b30c62410;  1 drivers
v0000010b30e4d670_0 .net "predict_taken_a", 0 0, L_0000010b30c613e0;  1 drivers
v0000010b30e4c3b0_0 .net "predict_taken_b", 0 0, L_0000010b30c60ce0;  1 drivers
v0000010b30e4d8f0_0 .net "rf_rs1_a_data", 53 0, L_0000010b30ee27c0;  1 drivers
v0000010b30e4c1d0_0 .net "rf_rs1_b_data", 53 0, L_0000010b30ee2360;  1 drivers
v0000010b30e4bff0_0 .net "rf_rs2_a_data", 53 0, L_0000010b30ee1a00;  1 drivers
v0000010b30e4c770_0 .net "rf_rs2_b_data", 53 0, L_0000010b30ee2540;  1 drivers
v0000010b30e4d710_0 .net "rf_wr_data_a", 53 0, L_0000010b30ee25e0;  1 drivers
v0000010b30e4c6d0_0 .net "rf_wr_data_b", 53 0, L_0000010b30ee0880;  1 drivers
v0000010b30e4c4f0_0 .net "rf_wr_en_a", 0 0, L_0000010b30c609d0;  1 drivers
v0000010b30e4c950_0 .net "rf_wr_en_b", 0 0, L_0000010b30c61450;  1 drivers
v0000010b30e4c590_0 .net "rst_n", 0 0, o0000010b30de0408;  alias, 0 drivers
v0000010b30e4c810_0 .net "slot_a_writes_slot_b_rs1", 0 0, L_0000010b30c67340;  1 drivers
v0000010b30e4c630_0 .net "slot_a_writes_slot_b_rs2", 0 0, L_0000010b30c67260;  1 drivers
v0000010b30e4c9f0_0 .net "slot_b_stall", 0 0, L_0000010b30c676c0;  1 drivers
v0000010b30e4ce50_0 .net "stall_out", 0 0, L_0000010b30c63520;  alias, 1 drivers
v0000010b30e4d2b0_0 .var "take_branch_a", 0 0;
v0000010b30e4dad0_0 .var "take_branch_b", 0 0;
v0000010b30e4d990_0 .net "valid_out_a", 0 0, L_0000010b30c62090;  alias, 1 drivers
v0000010b30e4d350_0 .net "valid_out_b", 0 0, L_0000010b30c63130;  alias, 1 drivers
E_0000010b30b679f0/0 .event anyedge, v0000010b30d90520_0, v0000010b30e4c270_0, v0000010b30d90e80_0, v0000010b30d9a480_0;
E_0000010b30b679f0/1 .event anyedge, v0000010b30d9b060_0;
E_0000010b30b679f0 .event/or E_0000010b30b679f0/0, E_0000010b30b679f0/1;
E_0000010b30b680b0/0 .event anyedge, v0000010b30d90480_0, v0000010b30e4bb90_0, v0000010b30d91c40_0, v0000010b30d5b7b0_0;
E_0000010b30b680b0/1 .event anyedge, v0000010b30d5c2f0_0;
E_0000010b30b680b0 .event/or E_0000010b30b680b0/0, E_0000010b30b680b0/1;
E_0000010b30b677f0/0 .event anyedge, v0000010b30d90ac0_0, v0000010b30e4cdb0_0, v0000010b30d90fc0_0, v0000010b30da5e20_0;
E_0000010b30b677f0/1 .event anyedge, v0000010b30e4baf0_0, v0000010b30d92640_0;
E_0000010b30b677f0 .event/or E_0000010b30b677f0/0, E_0000010b30b677f0/1;
E_0000010b30b67630 .event anyedge, v0000010b30da6000_0, v0000010b30e4baf0_0, v0000010b30d921e0_0;
E_0000010b30b67830/0 .event anyedge, v0000010b30d907a0_0, v0000010b30e4cb30_0, v0000010b30d92280_0, v0000010b30da22c0_0;
E_0000010b30b67830/1 .event anyedge, v0000010b30e4baf0_0, v0000010b30d925a0_0;
E_0000010b30b67830 .event/or E_0000010b30b67830/0, E_0000010b30b67830/1;
E_0000010b30b684b0 .event anyedge, v0000010b30da2680_0, v0000010b30e4baf0_0, v0000010b30d91e20_0;
E_0000010b30b67a30/0 .event anyedge, v0000010b30e4d2b0_0, v0000010b30d92820_0, v0000010b30d469f0_0, v0000010b30e4dad0_0;
E_0000010b30b67a30/1 .event anyedge, v0000010b30d920a0_0, v0000010b30d47850_0, v0000010b30e4d210_0, v0000010b30d4c990_0;
E_0000010b30b67a30/2 .event anyedge, v0000010b30d4b1d0_0;
E_0000010b30b67a30 .event/or E_0000010b30b67a30/0, E_0000010b30b67a30/1, E_0000010b30b67a30/2;
LS_0000010b30ed67e0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e6aa30, L_0000010b30e6aa78, L_0000010b30e6aac0, L_0000010b30e6ab08;
LS_0000010b30ed67e0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e6ab50, L_0000010b30e6ab98, L_0000010b30e6abe0, L_0000010b30e6ac28;
L_0000010b30ed67e0 .concat8 [ 8 8 0 0], LS_0000010b30ed67e0_0_0, LS_0000010b30ed67e0_0_4;
LS_0000010b30ed6380_0_0 .concat8 [ 2 2 2 2], L_0000010b30e6ac70, L_0000010b30e6acb8, L_0000010b30e6ad00, L_0000010b30e6ad48;
LS_0000010b30ed6380_0_4 .concat8 [ 2 2 2 2], L_0000010b30e6ad90, L_0000010b30e6add8, L_0000010b30e6ae20, L_0000010b30e6ae68;
L_0000010b30ed6380 .concat8 [ 8 8 0 0], LS_0000010b30ed6380_0_0, LS_0000010b30ed6380_0_4;
L_0000010b30eda020 .part v0000010b30d92280_0, 2, 2;
LS_0000010b30eda980_0_0 .concat [ 2 2 2 2], L_0000010b30eda020, L_0000010b30eda020, L_0000010b30eda020, L_0000010b30eda020;
LS_0000010b30eda980_0_4 .concat [ 2 2 0 0], L_0000010b30eda020, L_0000010b30eda020;
L_0000010b30eda980 .concat [ 8 4 0 0], LS_0000010b30eda980_0_0, LS_0000010b30eda980_0_4;
L_0000010b30edad40 .concat [ 4 12 0 0], v0000010b30d92280_0, L_0000010b30eda980;
L_0000010b30edebc0 .part v0000010b30d90fc0_0, 2, 2;
LS_0000010b30edcb40_0_0 .concat [ 2 2 2 2], L_0000010b30edebc0, L_0000010b30edebc0, L_0000010b30edebc0, L_0000010b30edebc0;
LS_0000010b30edcb40_0_4 .concat [ 2 2 0 0], L_0000010b30edebc0, L_0000010b30edebc0;
L_0000010b30edcb40 .concat [ 8 4 0 0], LS_0000010b30edcb40_0_0, LS_0000010b30edcb40_0_4;
L_0000010b30eddb80 .concat [ 4 12 0 0], v0000010b30d90fc0_0, L_0000010b30edcb40;
L_0000010b30edcdc0 .reduce/nor L_0000010b30c676c0;
L_0000010b30edce60 .functor MUXZ 2, L_0000010b30e6af88, L_0000010b30e6af40, v0000010b30e4b910_0, C4<>;
L_0000010b30edd0e0 .functor MUXZ 2, L_0000010b30edce60, L_0000010b30e6aef8, L_0000010b30c678f0, C4<>;
L_0000010b30edd180 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.addr_eq_2t, 1, L_0000010b30ee1320, L_0000010b30ee0ec0 (v0000010b30d43570_0, v0000010b30d43610_0) S_0000010b30d3d1c0;
L_0000010b30edfe80 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.is_r0_2t, 1, L_0000010b30ee1320 (v0000010b30d48430_0) S_0000010b30d75230;
L_0000010b30ee0060 .reduce/nor L_0000010b30edfe80;
L_0000010b30ee07e0 .reduce/nor v0000010b30da1460_0;
L_0000010b30ee1000 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.addr_eq_2t, 1, L_0000010b30ee1320, L_0000010b30ee02e0 (v0000010b30d43570_0, v0000010b30d43610_0) S_0000010b30d3d1c0;
L_0000010b30ee0100 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.is_r0_2t, 1, L_0000010b30ee1320 (v0000010b30d48430_0) S_0000010b30d75230;
L_0000010b30ee13c0 .reduce/nor L_0000010b30ee0100;
L_0000010b30ee25e0 .functor MUXZ 54, v0000010b30d917e0_0, v0000010b30d90340_0, v0000010b30d903e0_0, C4<>;
L_0000010b30ee0880 .functor MUXZ 54, v0000010b30d912e0_0, v0000010b30d926e0_0, v0000010b30d91600_0, C4<>;
L_0000010b30ee1280 .functor MUXZ 54, v0000010b30d917e0_0, v0000010b30d90340_0, v0000010b30d903e0_0, C4<>;
L_0000010b30ee2680 .part v0000010b30d92280_0, 2, 2;
L_0000010b30ee3260 .part v0000010b30d90fc0_0, 2, 2;
L_0000010b30f1f4f0 .part v0000010b30d5bdf0_0, 0, 18;
L_0000010b30f1fe50 .part v0000010b30d9c0a0_0, 0, 18;
L_0000010b30f20710 .functor MUXZ 18, L_0000010b30f1fe50, L_0000010b30f1f4f0, L_0000010b30c617d0, C4<>;
L_0000010b30f20210 .functor MUXZ 54, v0000010b30d92640_0, v0000010b30d925a0_0, v0000010b30d90840_0, C4<>;
L_0000010b30f20a30 .reduce/nor v0000010b30d90840_0;
L_0000010b30f1eff0 .reduce/nor v0000010b30d91ec0_0;
L_0000010b30f1e910 .concat [ 4 2 0 0], L_0000010b30edfac0, L_0000010b30e6cec0;
L_0000010b30f1e9b0 .concat [ 4 2 0 0], L_0000010b30ee04c0, L_0000010b30e6cf08;
L_0000010b30f1f1d0 .concat [ 4 2 0 0], v0000010b30d905c0_0, L_0000010b30e6cf50;
L_0000010b30f1fdb0 .concat [ 4 2 0 0], v0000010b30d90200_0, L_0000010b30e6cf98;
L_0000010b30f1f310 .concat [ 4 2 0 0], L_0000010b30ee0ec0, L_0000010b30e6cfe0;
L_0000010b30f1f8b0 .concat [ 4 2 0 0], L_0000010b30ee02e0, L_0000010b30e6d028;
L_0000010b30f20170 .concat [ 4 2 0 0], v0000010b30d91a60_0, L_0000010b30e6d070;
L_0000010b30f20350 .concat [ 4 2 0 0], v0000010b30d91420_0, L_0000010b30e6d0b8;
L_0000010b30f20530 .reduce/nor v0000010b30d9dd60_0;
L_0000010b30f205d0 .concat [ 4 2 0 0], v0000010b30d91b00_0, L_0000010b30e6d148;
L_0000010b30f20cb0 .concat [ 4 2 0 0], v0000010b30d92280_0, L_0000010b30e6d190;
L_0000010b30f232d0 .concat [ 4 2 0 0], v0000010b30d923c0_0, L_0000010b30e6d388;
L_0000010b30f21890 .concat [ 4 2 0 0], v0000010b30d90fc0_0, L_0000010b30e6d3d0;
L_0000010b30f20e90 .cmp/ne 2, L_0000010b30f21390, L_0000010b30e6d5c8;
L_0000010b30f21bb0 .cmp/ne 2, L_0000010b30f22150, L_0000010b30e6d610;
L_0000010b30f21430 .cmp/ne 2, L_0000010b30f21b10, L_0000010b30e6d658;
L_0000010b30f21110 .cmp/ne 2, L_0000010b30f23050, L_0000010b30e6d6a0;
S_0000010b30d3d1c0 .scope autofunction.vec4.s1, "addr_eq_2t" "addr_eq_2t" 5 274, 5 274 0, S_0000010b30d3b730;
 .timescale -9 -12;
v0000010b30d43570_0 .var "a", 3 0;
; Variable addr_eq_2t is vec4 return value of scope S_0000010b30d3d1c0
v0000010b30d43610_0 .var "b", 3 0;
TD_ternary_cpu_system.u_cpu.addr_eq_2t ;
    %load/vec4 v0000010b30d43570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30d43610_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_24.113, 4;
    %load/vec4 v0000010b30d43570_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30d43610_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.113;
    %ret/vec4 0, 0, 1;  Assign to addr_eq_2t (store_vec4_to_lval)
    %disable/flow S_0000010b30d3d1c0;
    %end;
S_0000010b30d3b0f0 .scope module, "branch_adder_a" "ternary_adder_8trit_cla" 5 183, 6 22 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d46db0_0 .net "a", 15 0, v0000010b30d90160_0;  1 drivers
v0000010b30d45e10_0 .net "b", 15 0, L_0000010b30edad40;  alias, 1 drivers
v0000010b30d454b0_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d45eb0_0 .net "cout", 1 0, L_0000010b30edd680;  alias, 1 drivers
v0000010b30d45f50_0 .net "sum", 15 0, L_0000010b30ede080;  alias, 1 drivers
S_0000010b30d3d800 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d3b0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b67cb0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c67500 .functor BUFZ 2, L_0000010b30e6aeb0, C4<00>, C4<00>, C4<00>;
v0000010b30d44b50_0 .net *"_ivl_61", 1 0, L_0000010b30c67500;  1 drivers
v0000010b30d461d0_0 .net "a", 15 0, v0000010b30d90160_0;  alias, 1 drivers
v0000010b30d46c70_0 .net "b", 15 0, L_0000010b30edad40;  alias, 1 drivers
v0000010b30d44c90_0 .net "carry", 17 0, L_0000010b30ede800;  1 drivers
v0000010b30d466d0_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d459b0_0 .net "cout", 1 0, L_0000010b30edd680;  alias, 1 drivers
v0000010b30d469f0_0 .net "sum", 15 0, L_0000010b30ede080;  alias, 1 drivers
L_0000010b30edab60 .part v0000010b30d90160_0, 0, 2;
L_0000010b30edb7e0 .part L_0000010b30edad40, 0, 2;
L_0000010b30edac00 .part L_0000010b30ede800, 0, 2;
L_0000010b30edb420 .part v0000010b30d90160_0, 2, 2;
L_0000010b30edb4c0 .part L_0000010b30edad40, 2, 2;
L_0000010b30eda2a0 .part L_0000010b30ede800, 2, 2;
L_0000010b30eda340 .part v0000010b30d90160_0, 4, 2;
L_0000010b30edc000 .part L_0000010b30edad40, 4, 2;
L_0000010b30edae80 .part L_0000010b30ede800, 4, 2;
L_0000010b30edc0a0 .part v0000010b30d90160_0, 6, 2;
L_0000010b30edb060 .part L_0000010b30edad40, 6, 2;
L_0000010b30edbce0 .part L_0000010b30ede800, 6, 2;
L_0000010b30edb240 .part v0000010b30d90160_0, 8, 2;
L_0000010b30edb2e0 .part L_0000010b30edad40, 8, 2;
L_0000010b30edb560 .part L_0000010b30ede800, 8, 2;
L_0000010b30eda480 .part v0000010b30d90160_0, 10, 2;
L_0000010b30eda520 .part L_0000010b30edad40, 10, 2;
L_0000010b30edb880 .part L_0000010b30ede800, 10, 2;
L_0000010b30edb920 .part v0000010b30d90160_0, 12, 2;
L_0000010b30edc500 .part L_0000010b30edad40, 12, 2;
L_0000010b30edb9c0 .part L_0000010b30ede800, 12, 2;
L_0000010b30edd860 .part v0000010b30d90160_0, 14, 2;
L_0000010b30ede3a0 .part L_0000010b30edad40, 14, 2;
L_0000010b30ededa0 .part L_0000010b30ede800, 14, 2;
LS_0000010b30ede080_0_0 .concat8 [ 2 2 2 2], L_0000010b30edafc0, L_0000010b30eda200, L_0000010b30edc640, L_0000010b30edba60;
LS_0000010b30ede080_0_4 .concat8 [ 2 2 2 2], L_0000010b30edc1e0, L_0000010b30edc460, L_0000010b30eda5c0, L_0000010b30edbc40;
L_0000010b30ede080 .concat8 [ 8 8 0 0], LS_0000010b30ede080_0_0, LS_0000010b30ede080_0_4;
LS_0000010b30ede800_0_0 .concat8 [ 2 2 2 2], L_0000010b30c67500, L_0000010b30edb1a0, L_0000010b30edbec0, L_0000010b30edaca0;
LS_0000010b30ede800_0_4 .concat8 [ 2 2 2 2], L_0000010b30edb6a0, L_0000010b30edc140, L_0000010b30edc320, L_0000010b30edc5a0;
LS_0000010b30ede800_0_8 .concat8 [ 2 0 0 0], L_0000010b30edbba0;
L_0000010b30ede800 .concat8 [ 8 8 2 0], LS_0000010b30ede800_0_0, LS_0000010b30ede800_0_4, LS_0000010b30ede800_0_8;
L_0000010b30edd680 .part L_0000010b30ede800, 16, 2;
S_0000010b30d3eac0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b676f0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d3d350 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3eac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d43750_0 .net "a", 1 0, L_0000010b30edab60;  1 drivers
v0000010b30d437f0_0 .net "b", 1 0, L_0000010b30edb7e0;  1 drivers
v0000010b30d439d0_0 .net "cin", 1 0, L_0000010b30edac00;  1 drivers
v0000010b30d43a70_0 .net "cout", 1 0, L_0000010b30edb1a0;  1 drivers
v0000010b30d43bb0_0 .net "result", 3 0, L_0000010b30eda160;  1 drivers
v0000010b30d43c50_0 .net "sum", 1 0, L_0000010b30edafc0;  1 drivers
L_0000010b30eda160 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edab60, L_0000010b30edb7e0, L_0000010b30edac00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edb1a0 .part L_0000010b30eda160, 2, 2;
L_0000010b30edafc0 .part L_0000010b30eda160, 0, 2;
S_0000010b30d3d4e0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b67870 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d3d990 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d45cd0_0 .net "a", 1 0, L_0000010b30edb420;  1 drivers
v0000010b30d45730_0 .net "b", 1 0, L_0000010b30edb4c0;  1 drivers
v0000010b30d45050_0 .net "cin", 1 0, L_0000010b30eda2a0;  1 drivers
v0000010b30d45af0_0 .net "cout", 1 0, L_0000010b30edbec0;  1 drivers
v0000010b30d457d0_0 .net "result", 3 0, L_0000010b30edc3c0;  1 drivers
v0000010b30d455f0_0 .net "sum", 1 0, L_0000010b30eda200;  1 drivers
L_0000010b30edc3c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edb420, L_0000010b30edb4c0, L_0000010b30eda2a0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edbec0 .part L_0000010b30edc3c0, 2, 2;
L_0000010b30eda200 .part L_0000010b30edc3c0, 0, 2;
S_0000010b30d3b8c0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b678b0 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d3de40 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d3b8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d45a50_0 .net "a", 1 0, L_0000010b30eda340;  1 drivers
v0000010b30d45870_0 .net "b", 1 0, L_0000010b30edc000;  1 drivers
v0000010b30d46bd0_0 .net "cin", 1 0, L_0000010b30edae80;  1 drivers
v0000010b30d450f0_0 .net "cout", 1 0, L_0000010b30edaca0;  1 drivers
v0000010b30d46270_0 .net "result", 3 0, L_0000010b30edbf60;  1 drivers
v0000010b30d44ab0_0 .net "sum", 1 0, L_0000010b30edc640;  1 drivers
L_0000010b30edbf60 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30eda340, L_0000010b30edc000, L_0000010b30edae80 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edaca0 .part L_0000010b30edbf60, 2, 2;
L_0000010b30edc640 .part L_0000010b30edbf60, 0, 2;
S_0000010b30d737a0 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b67b70 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d75870 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d737a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d45ff0_0 .net "a", 1 0, L_0000010b30edc0a0;  1 drivers
v0000010b30d470d0_0 .net "b", 1 0, L_0000010b30edb060;  1 drivers
v0000010b30d44fb0_0 .net "cin", 1 0, L_0000010b30edbce0;  1 drivers
v0000010b30d47030_0 .net "cout", 1 0, L_0000010b30edb6a0;  1 drivers
v0000010b30d452d0_0 .net "result", 3 0, L_0000010b30edb380;  1 drivers
v0000010b30d45190_0 .net "sum", 1 0, L_0000010b30edba60;  1 drivers
L_0000010b30edb380 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edc0a0, L_0000010b30edb060, L_0000010b30edbce0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edb6a0 .part L_0000010b30edb380, 2, 2;
L_0000010b30edba60 .part L_0000010b30edb380, 0, 2;
S_0000010b30d750a0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b67d30 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d75a00 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d750a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d46810_0 .net "a", 1 0, L_0000010b30edb240;  1 drivers
v0000010b30d44dd0_0 .net "b", 1 0, L_0000010b30edb2e0;  1 drivers
v0000010b30d44a10_0 .net "cin", 1 0, L_0000010b30edb560;  1 drivers
v0000010b30d46090_0 .net "cout", 1 0, L_0000010b30edc140;  1 drivers
v0000010b30d46130_0 .net "result", 3 0, L_0000010b30eda660;  1 drivers
v0000010b30d464f0_0 .net "sum", 1 0, L_0000010b30edc1e0;  1 drivers
L_0000010b30eda660 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edb240, L_0000010b30edb2e0, L_0000010b30edb560 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edc140 .part L_0000010b30eda660, 2, 2;
L_0000010b30edc1e0 .part L_0000010b30eda660, 0, 2;
S_0000010b30d748d0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b680f0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d761d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d748d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d468b0_0 .net "a", 1 0, L_0000010b30eda480;  1 drivers
v0000010b30d45b90_0 .net "b", 1 0, L_0000010b30eda520;  1 drivers
v0000010b30d46950_0 .net "cin", 1 0, L_0000010b30edb880;  1 drivers
v0000010b30d45550_0 .net "cout", 1 0, L_0000010b30edc320;  1 drivers
v0000010b30d46310_0 .net "result", 3 0, L_0000010b30edb600;  1 drivers
v0000010b30d46630_0 .net "sum", 1 0, L_0000010b30edc460;  1 drivers
L_0000010b30edb600 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30eda480, L_0000010b30eda520, L_0000010b30edb880 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edc320 .part L_0000010b30edb600, 2, 2;
L_0000010b30edc460 .part L_0000010b30edb600, 0, 2;
S_0000010b30d75550 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b678f0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d73610 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d75550;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d46b30_0 .net "a", 1 0, L_0000010b30edb920;  1 drivers
v0000010b30d46770_0 .net "b", 1 0, L_0000010b30edc500;  1 drivers
v0000010b30d44bf0_0 .net "cin", 1 0, L_0000010b30edb9c0;  1 drivers
v0000010b30d46590_0 .net "cout", 1 0, L_0000010b30edc5a0;  1 drivers
v0000010b30d45c30_0 .net "result", 3 0, L_0000010b30edb740;  1 drivers
v0000010b30d45910_0 .net "sum", 1 0, L_0000010b30eda5c0;  1 drivers
L_0000010b30edb740 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edb920, L_0000010b30edc500, L_0000010b30edb9c0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edc5a0 .part L_0000010b30edb740, 2, 2;
L_0000010b30eda5c0 .part L_0000010b30edb740, 0, 2;
S_0000010b30d75b90 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d3d800;
 .timescale 0 0;
P_0000010b30b68070 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d73930 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d75b90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d45690_0 .net "a", 1 0, L_0000010b30edd860;  1 drivers
v0000010b30d45410_0 .net "b", 1 0, L_0000010b30ede3a0;  1 drivers
v0000010b30d45d70_0 .net "cin", 1 0, L_0000010b30ededa0;  1 drivers
v0000010b30d44970_0 .net "cout", 1 0, L_0000010b30edbba0;  1 drivers
v0000010b30d45230_0 .net "result", 3 0, L_0000010b30edbb00;  1 drivers
v0000010b30d45370_0 .net "sum", 1 0, L_0000010b30edbc40;  1 drivers
L_0000010b30edbb00 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edd860, L_0000010b30ede3a0, L_0000010b30ededa0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edbba0 .part L_0000010b30edbb00, 2, 2;
L_0000010b30edbc40 .part L_0000010b30edbb00, 0, 2;
S_0000010b30d75d20 .scope module, "branch_adder_b" "ternary_adder_8trit_cla" 5 200, 6 22 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d495b0_0 .net "a", 15 0, v0000010b30d91f60_0;  1 drivers
v0000010b30d47990_0 .net "b", 15 0, L_0000010b30eddb80;  alias, 1 drivers
v0000010b30d47a30_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d478f0_0 .net "cout", 1 0, L_0000010b30edcd20;  alias, 1 drivers
v0000010b30d48390_0 .net "sum", 15 0, L_0000010b30edca00;  alias, 1 drivers
S_0000010b30d74740 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d75d20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b67e30 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c67490 .functor BUFZ 2, L_0000010b30e6aeb0, C4<00>, C4<00>, C4<00>;
v0000010b30d47710_0 .net *"_ivl_61", 1 0, L_0000010b30c67490;  1 drivers
v0000010b30d48c50_0 .net "a", 15 0, v0000010b30d91f60_0;  alias, 1 drivers
v0000010b30d49290_0 .net "b", 15 0, L_0000010b30eddb80;  alias, 1 drivers
v0000010b30d49510_0 .net "carry", 17 0, L_0000010b30edcc80;  1 drivers
v0000010b30d47e90_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d48d90_0 .net "cout", 1 0, L_0000010b30edcd20;  alias, 1 drivers
v0000010b30d47850_0 .net "sum", 15 0, L_0000010b30edca00;  alias, 1 drivers
L_0000010b30ede120 .part v0000010b30d91f60_0, 0, 2;
L_0000010b30edcf00 .part L_0000010b30eddb80, 0, 2;
L_0000010b30ede4e0 .part L_0000010b30edcc80, 0, 2;
L_0000010b30ede1c0 .part v0000010b30d91f60_0, 2, 2;
L_0000010b30ede8a0 .part L_0000010b30eddb80, 2, 2;
L_0000010b30eddea0 .part L_0000010b30edcc80, 2, 2;
L_0000010b30edd540 .part v0000010b30d91f60_0, 4, 2;
L_0000010b30edd5e0 .part L_0000010b30eddb80, 4, 2;
L_0000010b30edd220 .part L_0000010b30edcc80, 4, 2;
L_0000010b30edd7c0 .part v0000010b30d91f60_0, 6, 2;
L_0000010b30edeee0 .part L_0000010b30eddb80, 6, 2;
L_0000010b30eddc20 .part L_0000010b30edcc80, 6, 2;
L_0000010b30edea80 .part v0000010b30d91f60_0, 8, 2;
L_0000010b30eddae0 .part L_0000010b30eddb80, 8, 2;
L_0000010b30eddcc0 .part L_0000010b30edcc80, 8, 2;
L_0000010b30ede940 .part v0000010b30d91f60_0, 10, 2;
L_0000010b30ede300 .part L_0000010b30eddb80, 10, 2;
L_0000010b30eddf40 .part L_0000010b30edcc80, 10, 2;
L_0000010b30edcaa0 .part v0000010b30d91f60_0, 12, 2;
L_0000010b30edd040 .part L_0000010b30eddb80, 12, 2;
L_0000010b30edc960 .part L_0000010b30edcc80, 12, 2;
L_0000010b30ede760 .part v0000010b30d91f60_0, 14, 2;
L_0000010b30ede9e0 .part L_0000010b30eddb80, 14, 2;
L_0000010b30eded00 .part L_0000010b30edcc80, 14, 2;
LS_0000010b30edca00_0_0 .concat8 [ 2 2 2 2], L_0000010b30edcbe0, L_0000010b30edd400, L_0000010b30edd2c0, L_0000010b30ede580;
LS_0000010b30edca00_0_4 .concat8 [ 2 2 2 2], L_0000010b30edec60, L_0000010b30edc8c0, L_0000010b30ede440, L_0000010b30ede6c0;
L_0000010b30edca00 .concat8 [ 8 8 0 0], LS_0000010b30edca00_0_0, LS_0000010b30edca00_0_4;
LS_0000010b30edcc80_0_0 .concat8 [ 2 2 2 2], L_0000010b30c67490, L_0000010b30ede260, L_0000010b30edcfa0, L_0000010b30edd720;
LS_0000010b30edcc80_0_4 .concat8 [ 2 2 2 2], L_0000010b30edc820, L_0000010b30edda40, L_0000010b30edde00, L_0000010b30edee40;
LS_0000010b30edcc80_0_8 .concat8 [ 2 0 0 0], L_0000010b30edeb20;
L_0000010b30edcc80 .concat8 [ 8 8 2 0], LS_0000010b30edcc80_0_0, LS_0000010b30edcc80_0_4, LS_0000010b30edcc80_0_8;
L_0000010b30edcd20 .part L_0000010b30edcc80, 16, 2;
S_0000010b30d73ac0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b674f0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d74a60 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d73ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d46a90_0 .net "a", 1 0, L_0000010b30ede120;  1 drivers
v0000010b30d46d10_0 .net "b", 1 0, L_0000010b30edcf00;  1 drivers
v0000010b30d463b0_0 .net "cin", 1 0, L_0000010b30ede4e0;  1 drivers
v0000010b30d46450_0 .net "cout", 1 0, L_0000010b30ede260;  1 drivers
v0000010b30d46e50_0 .net "result", 3 0, L_0000010b30edd4a0;  1 drivers
v0000010b30d46ef0_0 .net "sum", 1 0, L_0000010b30edcbe0;  1 drivers
L_0000010b30edd4a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ede120, L_0000010b30edcf00, L_0000010b30ede4e0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ede260 .part L_0000010b30edd4a0, 2, 2;
L_0000010b30edcbe0 .part L_0000010b30edd4a0, 0, 2;
S_0000010b30d72b20 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b67530 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d73c50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d72b20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d46f90_0 .net "a", 1 0, L_0000010b30ede1c0;  1 drivers
v0000010b30d44f10_0 .net "b", 1 0, L_0000010b30ede8a0;  1 drivers
v0000010b30d44d30_0 .net "cin", 1 0, L_0000010b30eddea0;  1 drivers
v0000010b30d44e70_0 .net "cout", 1 0, L_0000010b30edcfa0;  1 drivers
v0000010b30d486b0_0 .net "result", 3 0, L_0000010b30edd360;  1 drivers
v0000010b30d47ad0_0 .net "sum", 1 0, L_0000010b30edd400;  1 drivers
L_0000010b30edd360 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ede1c0, L_0000010b30ede8a0, L_0000010b30eddea0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edcfa0 .part L_0000010b30edd360, 2, 2;
L_0000010b30edd400 .part L_0000010b30edd360, 0, 2;
S_0000010b30d76360 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b67f70 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d74bf0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d76360;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d48070_0 .net "a", 1 0, L_0000010b30edd540;  1 drivers
v0000010b30d49010_0 .net "b", 1 0, L_0000010b30edd5e0;  1 drivers
v0000010b30d475d0_0 .net "cin", 1 0, L_0000010b30edd220;  1 drivers
v0000010b30d47210_0 .net "cout", 1 0, L_0000010b30edd720;  1 drivers
v0000010b30d47170_0 .net "result", 3 0, L_0000010b30edef80;  1 drivers
v0000010b30d48930_0 .net "sum", 1 0, L_0000010b30edd2c0;  1 drivers
L_0000010b30edef80 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edd540, L_0000010b30edd5e0, L_0000010b30edd220 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edd720 .part L_0000010b30edef80, 2, 2;
L_0000010b30edd2c0 .part L_0000010b30edef80, 0, 2;
S_0000010b30d74d80 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b67570 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d756e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d74d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d489d0_0 .net "a", 1 0, L_0000010b30edd7c0;  1 drivers
v0000010b30d490b0_0 .net "b", 1 0, L_0000010b30edeee0;  1 drivers
v0000010b30d48250_0 .net "cin", 1 0, L_0000010b30eddc20;  1 drivers
v0000010b30d49150_0 .net "cout", 1 0, L_0000010b30edc820;  1 drivers
v0000010b30d47b70_0 .net "result", 3 0, L_0000010b30edd900;  1 drivers
v0000010b30d48b10_0 .net "sum", 1 0, L_0000010b30ede580;  1 drivers
L_0000010b30edd900 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edd7c0, L_0000010b30edeee0, L_0000010b30eddc20 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edc820 .part L_0000010b30edd900, 2, 2;
L_0000010b30ede580 .part L_0000010b30edd900, 0, 2;
S_0000010b30d753c0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b681b0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d75eb0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d753c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d493d0_0 .net "a", 1 0, L_0000010b30edea80;  1 drivers
v0000010b30d47fd0_0 .net "b", 1 0, L_0000010b30eddae0;  1 drivers
v0000010b30d48e30_0 .net "cin", 1 0, L_0000010b30eddcc0;  1 drivers
v0000010b30d47cb0_0 .net "cout", 1 0, L_0000010b30edda40;  1 drivers
v0000010b30d48cf0_0 .net "result", 3 0, L_0000010b30edd9a0;  1 drivers
v0000010b30d47f30_0 .net "sum", 1 0, L_0000010b30edec60;  1 drivers
L_0000010b30edd9a0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edea80, L_0000010b30eddae0, L_0000010b30eddcc0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edda40 .part L_0000010b30edd9a0, 2, 2;
L_0000010b30edec60 .part L_0000010b30edd9a0, 0, 2;
S_0000010b30d73160 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b681f0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d76040 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d73160;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d49330_0 .net "a", 1 0, L_0000010b30ede940;  1 drivers
v0000010b30d48110_0 .net "b", 1 0, L_0000010b30ede300;  1 drivers
v0000010b30d472b0_0 .net "cin", 1 0, L_0000010b30eddf40;  1 drivers
v0000010b30d48a70_0 .net "cout", 1 0, L_0000010b30edde00;  1 drivers
v0000010b30d47350_0 .net "result", 3 0, L_0000010b30eddd60;  1 drivers
v0000010b30d487f0_0 .net "sum", 1 0, L_0000010b30edc8c0;  1 drivers
L_0000010b30eddd60 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ede940, L_0000010b30ede300, L_0000010b30eddf40 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edde00 .part L_0000010b30eddd60, 2, 2;
L_0000010b30edc8c0 .part L_0000010b30eddd60, 0, 2;
S_0000010b30d73de0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b67930 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d74f10 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d73de0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d47df0_0 .net "a", 1 0, L_0000010b30edcaa0;  1 drivers
v0000010b30d481b0_0 .net "b", 1 0, L_0000010b30edd040;  1 drivers
v0000010b30d48bb0_0 .net "cin", 1 0, L_0000010b30edc960;  1 drivers
v0000010b30d482f0_0 .net "cout", 1 0, L_0000010b30edee40;  1 drivers
v0000010b30d48750_0 .net "result", 3 0, L_0000010b30eddfe0;  1 drivers
v0000010b30d47c10_0 .net "sum", 1 0, L_0000010b30ede440;  1 drivers
L_0000010b30eddfe0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edcaa0, L_0000010b30edd040, L_0000010b30edc960 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edee40 .part L_0000010b30eddfe0, 2, 2;
L_0000010b30ede440 .part L_0000010b30eddfe0, 0, 2;
S_0000010b30d745b0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d74740;
 .timescale 0 0;
P_0000010b30b67df0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d764f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d745b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d491f0_0 .net "a", 1 0, L_0000010b30ede760;  1 drivers
v0000010b30d498d0_0 .net "b", 1 0, L_0000010b30ede9e0;  1 drivers
v0000010b30d49470_0 .net "cin", 1 0, L_0000010b30eded00;  1 drivers
v0000010b30d48f70_0 .net "cout", 1 0, L_0000010b30edeb20;  1 drivers
v0000010b30d47d50_0 .net "result", 3 0, L_0000010b30ede620;  1 drivers
v0000010b30d473f0_0 .net "sum", 1 0, L_0000010b30ede6c0;  1 drivers
L_0000010b30ede620 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ede760, L_0000010b30ede9e0, L_0000010b30eded00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30edeb20 .part L_0000010b30ede620, 2, 2;
L_0000010b30ede6c0 .part L_0000010b30ede620, 0, 2;
S_0000010b30d75230 .scope autofunction.vec4.s1, "is_r0_2t" "is_r0_2t" 5 279, 5 279 0, S_0000010b30d3b730;
 .timescale -9 -12;
v0000010b30d48430_0 .var "addr", 3 0;
; Variable is_r0_2t is vec4 return value of scope S_0000010b30d75230
TD_ternary_cpu_system.u_cpu.is_r0_2t ;
    %load/vec4 v0000010b30d48430_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_25.114, 4;
    %load/vec4 v0000010b30d48430_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_25.114;
    %ret/vec4 0, 0, 1;  Assign to is_r0_2t (store_vec4_to_lval)
    %disable/flow S_0000010b30d75230;
    %end;
S_0000010b30d73f70 .scope module, "pc_incrementer_1" "ternary_adder_8trit_cla" 5 157, 6 22 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4ab90_0 .net "a", 15 0, v0000010b30e4d850_0;  1 drivers
v0000010b30d4ac30_0 .net "b", 15 0, L_0000010b30ed67e0;  alias, 1 drivers
v0000010b30d4b950_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d4b3b0_0 .net "cout", 1 0, L_0000010b30ed9e40;  alias, 1 drivers
v0000010b30d4aff0_0 .net "sum", 15 0, L_0000010b30ed94e0;  alias, 1 drivers
S_0000010b30d74100 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d73f70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b67cf0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c67960 .functor BUFZ 2, L_0000010b30e6aeb0, C4<00>, C4<00>, C4<00>;
v0000010b30d4a870_0 .net *"_ivl_61", 1 0, L_0000010b30c67960;  1 drivers
v0000010b30d4b6d0_0 .net "a", 15 0, v0000010b30e4d850_0;  alias, 1 drivers
v0000010b30d4aa50_0 .net "b", 15 0, L_0000010b30ed67e0;  alias, 1 drivers
v0000010b30d4b310_0 .net "carry", 17 0, L_0000010b30ed9b20;  1 drivers
v0000010b30d4aaf0_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d4af50_0 .net "cout", 1 0, L_0000010b30ed9e40;  alias, 1 drivers
v0000010b30d4b1d0_0 .net "sum", 15 0, L_0000010b30ed94e0;  alias, 1 drivers
L_0000010b30ed5c00 .part v0000010b30e4d850_0, 0, 2;
L_0000010b30ed5ac0 .part L_0000010b30ed67e0, 0, 2;
L_0000010b30ed5200 .part L_0000010b30ed9b20, 0, 2;
L_0000010b30ed6ce0 .part v0000010b30e4d850_0, 2, 2;
L_0000010b30ed6420 .part L_0000010b30ed67e0, 2, 2;
L_0000010b30ed52a0 .part L_0000010b30ed9b20, 2, 2;
L_0000010b30ed6a60 .part v0000010b30e4d850_0, 4, 2;
L_0000010b30ed6b00 .part L_0000010b30ed67e0, 4, 2;
L_0000010b30ed6c40 .part L_0000010b30ed9b20, 4, 2;
L_0000010b30ed7500 .part v0000010b30e4d850_0, 6, 2;
L_0000010b30ed9080 .part L_0000010b30ed67e0, 6, 2;
L_0000010b30ed7e60 .part L_0000010b30ed9b20, 6, 2;
L_0000010b30ed8ae0 .part v0000010b30e4d850_0, 8, 2;
L_0000010b30ed8c20 .part L_0000010b30ed67e0, 8, 2;
L_0000010b30ed89a0 .part L_0000010b30ed9b20, 8, 2;
L_0000010b30ed8220 .part v0000010b30e4d850_0, 10, 2;
L_0000010b30ed8a40 .part L_0000010b30ed67e0, 10, 2;
L_0000010b30ed8e00 .part L_0000010b30ed9b20, 10, 2;
L_0000010b30ed84a0 .part v0000010b30e4d850_0, 12, 2;
L_0000010b30ed9f80 .part L_0000010b30ed67e0, 12, 2;
L_0000010b30ed8cc0 .part L_0000010b30ed9b20, 12, 2;
L_0000010b30ed8720 .part v0000010b30e4d850_0, 14, 2;
L_0000010b30ed8f40 .part L_0000010b30ed67e0, 14, 2;
L_0000010b30ed8900 .part L_0000010b30ed9b20, 14, 2;
LS_0000010b30ed94e0_0_0 .concat8 [ 2 2 2 2], L_0000010b30ed7140, L_0000010b30ed7320, L_0000010b30ed6ba0, L_0000010b30ed7460;
LS_0000010b30ed94e0_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed8680, L_0000010b30ed8d60, L_0000010b30ed8180, L_0000010b30ed7b40;
L_0000010b30ed94e0 .concat8 [ 8 8 0 0], LS_0000010b30ed94e0_0_0, LS_0000010b30ed94e0_0_4;
LS_0000010b30ed9b20_0_0 .concat8 [ 2 2 2 2], L_0000010b30c67960, L_0000010b30ed5d40, L_0000010b30ed69c0, L_0000010b30ed6920;
LS_0000010b30ed9b20_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed6e20, L_0000010b30ed9300, L_0000010b30ed7fa0, L_0000010b30ed8b80;
LS_0000010b30ed9b20_0_8 .concat8 [ 2 0 0 0], L_0000010b30ed9bc0;
L_0000010b30ed9b20 .concat8 [ 8 8 2 0], LS_0000010b30ed9b20_0_0, LS_0000010b30ed9b20_0_4, LS_0000010b30ed9b20_0_8;
L_0000010b30ed9e40 .part L_0000010b30ed9b20, 16, 2;
S_0000010b30d74290 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67bb0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d72800 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d74290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d48570_0 .net "a", 1 0, L_0000010b30ed5c00;  1 drivers
v0000010b30d49650_0 .net "b", 1 0, L_0000010b30ed5ac0;  1 drivers
v0000010b30d47490_0 .net "cin", 1 0, L_0000010b30ed5200;  1 drivers
v0000010b30d47530_0 .net "cout", 1 0, L_0000010b30ed5d40;  1 drivers
v0000010b30d48610_0 .net "result", 3 0, L_0000010b30ed50c0;  1 drivers
v0000010b30d48ed0_0 .net "sum", 1 0, L_0000010b30ed7140;  1 drivers
L_0000010b30ed50c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed5c00, L_0000010b30ed5ac0, L_0000010b30ed5200 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed5d40 .part L_0000010b30ed50c0, 2, 2;
L_0000010b30ed7140 .part L_0000010b30ed50c0, 0, 2;
S_0000010b30d732f0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b682b0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d72cb0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d732f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d48890_0 .net "a", 1 0, L_0000010b30ed6ce0;  1 drivers
v0000010b30d47670_0 .net "b", 1 0, L_0000010b30ed6420;  1 drivers
v0000010b30d496f0_0 .net "cin", 1 0, L_0000010b30ed52a0;  1 drivers
v0000010b30d49790_0 .net "cout", 1 0, L_0000010b30ed69c0;  1 drivers
v0000010b30d49830_0 .net "result", 3 0, L_0000010b30ed7280;  1 drivers
v0000010b30d477b0_0 .net "sum", 1 0, L_0000010b30ed7320;  1 drivers
L_0000010b30ed7280 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed6ce0, L_0000010b30ed6420, L_0000010b30ed52a0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed69c0 .part L_0000010b30ed7280, 2, 2;
L_0000010b30ed7320 .part L_0000010b30ed7280, 0, 2;
S_0000010b30d72fd0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67bf0 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d72990 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d72fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4a230_0 .net "a", 1 0, L_0000010b30ed6a60;  1 drivers
v0000010b30d4a2d0_0 .net "b", 1 0, L_0000010b30ed6b00;  1 drivers
v0000010b30d49b50_0 .net "cin", 1 0, L_0000010b30ed6c40;  1 drivers
v0000010b30d4ad70_0 .net "cout", 1 0, L_0000010b30ed6920;  1 drivers
v0000010b30d4b270_0 .net "result", 3 0, L_0000010b30ed5340;  1 drivers
v0000010b30d4b130_0 .net "sum", 1 0, L_0000010b30ed6ba0;  1 drivers
L_0000010b30ed5340 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed6a60, L_0000010b30ed6b00, L_0000010b30ed6c40 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed6920 .part L_0000010b30ed5340, 2, 2;
L_0000010b30ed6ba0 .part L_0000010b30ed5340, 0, 2;
S_0000010b30d72e40 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67c30 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d73480 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d72e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4b590_0 .net "a", 1 0, L_0000010b30ed7500;  1 drivers
v0000010b30d4bc70_0 .net "b", 1 0, L_0000010b30ed9080;  1 drivers
v0000010b30d4a9b0_0 .net "cin", 1 0, L_0000010b30ed7e60;  1 drivers
v0000010b30d4a4b0_0 .net "cout", 1 0, L_0000010b30ed6e20;  1 drivers
v0000010b30d49fb0_0 .net "result", 3 0, L_0000010b30ed6d80;  1 drivers
v0000010b30d49970_0 .net "sum", 1 0, L_0000010b30ed7460;  1 drivers
L_0000010b30ed6d80 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed7500, L_0000010b30ed9080, L_0000010b30ed7e60 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed6e20 .part L_0000010b30ed6d80, 2, 2;
L_0000010b30ed7460 .part L_0000010b30ed6d80, 0, 2;
S_0000010b30d74420 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67c70 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d796f0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d74420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d49f10_0 .net "a", 1 0, L_0000010b30ed8ae0;  1 drivers
v0000010b30d4a050_0 .net "b", 1 0, L_0000010b30ed8c20;  1 drivers
v0000010b30d4b810_0 .net "cin", 1 0, L_0000010b30ed89a0;  1 drivers
v0000010b30d49bf0_0 .net "cout", 1 0, L_0000010b30ed9300;  1 drivers
v0000010b30d4a370_0 .net "result", 3 0, L_0000010b30ed8ea0;  1 drivers
v0000010b30d4a0f0_0 .net "sum", 1 0, L_0000010b30ed8680;  1 drivers
L_0000010b30ed8ea0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed8ae0, L_0000010b30ed8c20, L_0000010b30ed89a0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed9300 .part L_0000010b30ed8ea0, 2, 2;
L_0000010b30ed8680 .part L_0000010b30ed8ea0, 0, 2;
S_0000010b30d793d0 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67e70 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d78750 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d793d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d49a10_0 .net "a", 1 0, L_0000010b30ed8220;  1 drivers
v0000010b30d4a910_0 .net "b", 1 0, L_0000010b30ed8a40;  1 drivers
v0000010b30d4b8b0_0 .net "cin", 1 0, L_0000010b30ed8e00;  1 drivers
v0000010b30d49ab0_0 .net "cout", 1 0, L_0000010b30ed7fa0;  1 drivers
v0000010b30d4a190_0 .net "result", 3 0, L_0000010b30ed8fe0;  1 drivers
v0000010b30d4b630_0 .net "sum", 1 0, L_0000010b30ed8d60;  1 drivers
L_0000010b30ed8fe0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed8220, L_0000010b30ed8a40, L_0000010b30ed8e00 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed7fa0 .part L_0000010b30ed8fe0, 2, 2;
L_0000010b30ed8d60 .part L_0000010b30ed8fe0, 0, 2;
S_0000010b30d7a820 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b682f0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d76b30 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7a820;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d49c90_0 .net "a", 1 0, L_0000010b30ed84a0;  1 drivers
v0000010b30d4a410_0 .net "b", 1 0, L_0000010b30ed9f80;  1 drivers
v0000010b30d4aeb0_0 .net "cin", 1 0, L_0000010b30ed8cc0;  1 drivers
v0000010b30d4a550_0 .net "cout", 1 0, L_0000010b30ed8b80;  1 drivers
v0000010b30d4acd0_0 .net "result", 3 0, L_0000010b30ed80e0;  1 drivers
v0000010b30d4a730_0 .net "sum", 1 0, L_0000010b30ed8180;  1 drivers
L_0000010b30ed80e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed84a0, L_0000010b30ed9f80, L_0000010b30ed8cc0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed8b80 .part L_0000010b30ed80e0, 2, 2;
L_0000010b30ed8180 .part L_0000010b30ed80e0, 0, 2;
S_0000010b30d79a10 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d74100;
 .timescale 0 0;
P_0000010b30b67db0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d79880 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d79a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4ae10_0 .net "a", 1 0, L_0000010b30ed8720;  1 drivers
v0000010b30d4bef0_0 .net "b", 1 0, L_0000010b30ed8f40;  1 drivers
v0000010b30d4a5f0_0 .net "cin", 1 0, L_0000010b30ed8900;  1 drivers
v0000010b30d49d30_0 .net "cout", 1 0, L_0000010b30ed9bc0;  1 drivers
v0000010b30d4a690_0 .net "result", 3 0, L_0000010b30ed96c0;  1 drivers
v0000010b30d4a7d0_0 .net "sum", 1 0, L_0000010b30ed7b40;  1 drivers
L_0000010b30ed96c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed8720, L_0000010b30ed8f40, L_0000010b30ed8900 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed9bc0 .part L_0000010b30ed96c0, 2, 2;
L_0000010b30ed7b40 .part L_0000010b30ed96c0, 0, 2;
S_0000010b30d79ba0 .scope module, "pc_incrementer_2" "ternary_adder_8trit_cla" 5 166, 6 22 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4cb70_0 .net "a", 15 0, v0000010b30e4d850_0;  alias, 1 drivers
v0000010b30d4e1f0_0 .net "b", 15 0, L_0000010b30ed6380;  alias, 1 drivers
v0000010b30d4ccb0_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d4d070_0 .net "cout", 1 0, L_0000010b30edaf20;  alias, 1 drivers
v0000010b30d4e290_0 .net "sum", 15 0, L_0000010b30edbd80;  alias, 1 drivers
S_0000010b30d77ad0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d79ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b68330 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c67f80 .functor BUFZ 2, L_0000010b30e6aeb0, C4<00>, C4<00>, C4<00>;
v0000010b30d4c8f0_0 .net *"_ivl_61", 1 0, L_0000010b30c67f80;  1 drivers
v0000010b30d4c530_0 .net "a", 15 0, v0000010b30e4d850_0;  alias, 1 drivers
v0000010b30d4c670_0 .net "b", 15 0, L_0000010b30ed6380;  alias, 1 drivers
v0000010b30d4d390_0 .net "carry", 17 0, L_0000010b30edbe20;  1 drivers
v0000010b30d4ded0_0 .net "cin", 1 0, L_0000010b30e6aeb0;  alias, 1 drivers
v0000010b30d4e150_0 .net "cout", 1 0, L_0000010b30edaf20;  alias, 1 drivers
v0000010b30d4c990_0 .net "sum", 15 0, L_0000010b30edbd80;  alias, 1 drivers
L_0000010b30ed9120 .part v0000010b30e4d850_0, 0, 2;
L_0000010b30ed9a80 .part L_0000010b30ed6380, 0, 2;
L_0000010b30ed91c0 .part L_0000010b30edbe20, 0, 2;
L_0000010b30ed87c0 .part v0000010b30e4d850_0, 2, 2;
L_0000010b30ed9440 .part L_0000010b30ed6380, 2, 2;
L_0000010b30ed9580 .part L_0000010b30edbe20, 2, 2;
L_0000010b30ed98a0 .part v0000010b30e4d850_0, 4, 2;
L_0000010b30ed8400 .part L_0000010b30ed6380, 4, 2;
L_0000010b30ed9940 .part L_0000010b30edbe20, 4, 2;
L_0000010b30ed8540 .part v0000010b30e4d850_0, 6, 2;
L_0000010b30ed9ee0 .part L_0000010b30ed6380, 6, 2;
L_0000010b30ed7820 .part L_0000010b30edbe20, 6, 2;
L_0000010b30ed7a00 .part v0000010b30e4d850_0, 8, 2;
L_0000010b30ed8040 .part L_0000010b30ed6380, 8, 2;
L_0000010b30ed7aa0 .part L_0000010b30edbe20, 8, 2;
L_0000010b30ed7d20 .part v0000010b30e4d850_0, 10, 2;
L_0000010b30ed7dc0 .part L_0000010b30ed6380, 10, 2;
L_0000010b30edc280 .part L_0000010b30edbe20, 10, 2;
L_0000010b30eda700 .part v0000010b30e4d850_0, 12, 2;
L_0000010b30edade0 .part L_0000010b30ed6380, 12, 2;
L_0000010b30edc6e0 .part L_0000010b30edbe20, 12, 2;
L_0000010b30edaa20 .part v0000010b30e4d850_0, 14, 2;
L_0000010b30eda0c0 .part L_0000010b30ed6380, 14, 2;
L_0000010b30edc780 .part L_0000010b30edbe20, 14, 2;
LS_0000010b30edbd80_0_0 .concat8 [ 2 2 2 2], L_0000010b30ed8360, L_0000010b30ed93a0, L_0000010b30ed9800, L_0000010b30ed9da0;
LS_0000010b30edbd80_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed7960, L_0000010b30ed7c80, L_0000010b30eda8e0, L_0000010b30eda3e0;
L_0000010b30edbd80 .concat8 [ 8 8 0 0], LS_0000010b30edbd80_0_0, LS_0000010b30edbd80_0_4;
LS_0000010b30edbe20_0_0 .concat8 [ 2 2 2 2], L_0000010b30c67f80, L_0000010b30ed7f00, L_0000010b30ed9260, L_0000010b30ed9760;
LS_0000010b30edbe20_0_4 .concat8 [ 2 2 2 2], L_0000010b30ed9d00, L_0000010b30ed78c0, L_0000010b30ed7be0, L_0000010b30eda840;
LS_0000010b30edbe20_0_8 .concat8 [ 2 0 0 0], L_0000010b30eda7a0;
L_0000010b30edbe20 .concat8 [ 8 8 2 0], LS_0000010b30edbe20_0_0, LS_0000010b30edbe20_0_4, LS_0000010b30edbe20_0_8;
L_0000010b30edaf20 .part L_0000010b30edbe20, 16, 2;
S_0000010b30d77940 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b67eb0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d76810 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d77940;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4c030_0 .net "a", 1 0, L_0000010b30ed9120;  1 drivers
v0000010b30d4b090_0 .net "b", 1 0, L_0000010b30ed9a80;  1 drivers
v0000010b30d4b450_0 .net "cin", 1 0, L_0000010b30ed91c0;  1 drivers
v0000010b30d4b4f0_0 .net "cout", 1 0, L_0000010b30ed7f00;  1 drivers
v0000010b30d4b770_0 .net "result", 3 0, L_0000010b30ed82c0;  1 drivers
v0000010b30d4bb30_0 .net "sum", 1 0, L_0000010b30ed8360;  1 drivers
L_0000010b30ed82c0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed9120, L_0000010b30ed9a80, L_0000010b30ed91c0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed7f00 .part L_0000010b30ed82c0, 2, 2;
L_0000010b30ed8360 .part L_0000010b30ed82c0, 0, 2;
S_0000010b30d79560 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b67ef0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d79d30 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d79560;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4b9f0_0 .net "a", 1 0, L_0000010b30ed87c0;  1 drivers
v0000010b30d4ba90_0 .net "b", 1 0, L_0000010b30ed9440;  1 drivers
v0000010b30d4bbd0_0 .net "cin", 1 0, L_0000010b30ed9580;  1 drivers
v0000010b30d4bd10_0 .net "cout", 1 0, L_0000010b30ed9260;  1 drivers
v0000010b30d49e70_0 .net "result", 3 0, L_0000010b30ed9c60;  1 drivers
v0000010b30d4bdb0_0 .net "sum", 1 0, L_0000010b30ed93a0;  1 drivers
L_0000010b30ed9c60 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed87c0, L_0000010b30ed9440, L_0000010b30ed9580 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed9260 .part L_0000010b30ed9c60, 2, 2;
L_0000010b30ed93a0 .part L_0000010b30ed9c60, 0, 2;
S_0000010b30d77df0 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b683b0 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d79ec0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d77df0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4be50_0 .net "a", 1 0, L_0000010b30ed98a0;  1 drivers
v0000010b30d4bf90_0 .net "b", 1 0, L_0000010b30ed8400;  1 drivers
v0000010b30d49dd0_0 .net "cin", 1 0, L_0000010b30ed9940;  1 drivers
v0000010b30d4c0d0_0 .net "cout", 1 0, L_0000010b30ed9760;  1 drivers
v0000010b30d4c850_0 .net "result", 3 0, L_0000010b30ed9620;  1 drivers
v0000010b30d4cc10_0 .net "sum", 1 0, L_0000010b30ed9800;  1 drivers
L_0000010b30ed9620 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed98a0, L_0000010b30ed8400, L_0000010b30ed9940 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed9760 .part L_0000010b30ed9620, 2, 2;
L_0000010b30ed9800 .part L_0000010b30ed9620, 0, 2;
S_0000010b30d78a70 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b67f30 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d7a1e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d78a70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4d110_0 .net "a", 1 0, L_0000010b30ed8540;  1 drivers
v0000010b30d4e0b0_0 .net "b", 1 0, L_0000010b30ed9ee0;  1 drivers
v0000010b30d4c170_0 .net "cin", 1 0, L_0000010b30ed7820;  1 drivers
v0000010b30d4d930_0 .net "cout", 1 0, L_0000010b30ed9d00;  1 drivers
v0000010b30d4dd90_0 .net "result", 3 0, L_0000010b30ed99e0;  1 drivers
v0000010b30d4c350_0 .net "sum", 1 0, L_0000010b30ed9da0;  1 drivers
L_0000010b30ed99e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed8540, L_0000010b30ed9ee0, L_0000010b30ed7820 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed9d00 .part L_0000010b30ed99e0, 2, 2;
L_0000010b30ed9da0 .part L_0000010b30ed99e0, 0, 2;
S_0000010b30d7a050 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b683f0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d76cc0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7a050;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4d250_0 .net "a", 1 0, L_0000010b30ed7a00;  1 drivers
v0000010b30d4e010_0 .net "b", 1 0, L_0000010b30ed8040;  1 drivers
v0000010b30d4cd50_0 .net "cin", 1 0, L_0000010b30ed7aa0;  1 drivers
v0000010b30d4dc50_0 .net "cout", 1 0, L_0000010b30ed78c0;  1 drivers
v0000010b30d4de30_0 .net "result", 3 0, L_0000010b30ed8860;  1 drivers
v0000010b30d4d7f0_0 .net "sum", 1 0, L_0000010b30ed7960;  1 drivers
L_0000010b30ed8860 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed7a00, L_0000010b30ed8040, L_0000010b30ed7aa0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed78c0 .part L_0000010b30ed8860, 2, 2;
L_0000010b30ed7960 .part L_0000010b30ed8860, 0, 2;
S_0000010b30d7a370 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b68030 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d78c00 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7a370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4df70_0 .net "a", 1 0, L_0000010b30ed7d20;  1 drivers
v0000010b30d4c3f0_0 .net "b", 1 0, L_0000010b30ed7dc0;  1 drivers
v0000010b30d4dcf0_0 .net "cin", 1 0, L_0000010b30edc280;  1 drivers
v0000010b30d4cf30_0 .net "cout", 1 0, L_0000010b30ed7be0;  1 drivers
v0000010b30d4cfd0_0 .net "result", 3 0, L_0000010b30ed85e0;  1 drivers
v0000010b30d4e3d0_0 .net "sum", 1 0, L_0000010b30ed7c80;  1 drivers
L_0000010b30ed85e0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30ed7d20, L_0000010b30ed7dc0, L_0000010b30edc280 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30ed7be0 .part L_0000010b30ed85e0, 2, 2;
L_0000010b30ed7c80 .part L_0000010b30ed85e0, 0, 2;
S_0000010b30d7a500 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b68430 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d78d90 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7a500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4d570_0 .net "a", 1 0, L_0000010b30eda700;  1 drivers
v0000010b30d4d750_0 .net "b", 1 0, L_0000010b30edade0;  1 drivers
v0000010b30d4c2b0_0 .net "cin", 1 0, L_0000010b30edc6e0;  1 drivers
v0000010b30d4c7b0_0 .net "cout", 1 0, L_0000010b30eda840;  1 drivers
v0000010b30d4d2f0_0 .net "result", 3 0, L_0000010b30edb100;  1 drivers
v0000010b30d4cdf0_0 .net "sum", 1 0, L_0000010b30eda8e0;  1 drivers
L_0000010b30edb100 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30eda700, L_0000010b30edade0, L_0000010b30edc6e0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30eda840 .part L_0000010b30edb100, 2, 2;
L_0000010b30eda8e0 .part L_0000010b30edb100, 0, 2;
S_0000010b30d7a690 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d77ad0;
 .timescale 0 0;
P_0000010b30b686b0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d76e50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7a690;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d4c5d0_0 .net "a", 1 0, L_0000010b30edaa20;  1 drivers
v0000010b30d4ca30_0 .net "b", 1 0, L_0000010b30eda0c0;  1 drivers
v0000010b30d4cad0_0 .net "cin", 1 0, L_0000010b30edc780;  1 drivers
v0000010b30d4c490_0 .net "cout", 1 0, L_0000010b30eda7a0;  1 drivers
v0000010b30d4d6b0_0 .net "result", 3 0, L_0000010b30edaac0;  1 drivers
v0000010b30d4da70_0 .net "sum", 1 0, L_0000010b30eda3e0;  1 drivers
L_0000010b30edaac0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30edaa20, L_0000010b30eda0c0, L_0000010b30edc780 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30eda7a0 .part L_0000010b30edaac0, 2, 2;
L_0000010b30eda3e0 .part L_0000010b30edaac0, 0, 2;
S_0000010b30d77c60 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 5 879, 5 879 0, S_0000010b30d3b730;
 .timescale -9 -12;
v0000010b30d4d1b0_0 .var "addr", 3 0;
; Variable trit2_to_index is bool return value of scope S_0000010b30d77c60
v0000010b30d4db10_0 .var/2s "val0", 31 0;
v0000010b30d4e330_0 .var/2s "val1", 31 0;
TD_ternary_cpu_system.u_cpu.trit2_to_index ;
    %load/vec4 v0000010b30d4d1b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.115, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.116, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.117, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4db10_0, 0, 32;
    %jmp T_26.119;
T_26.115 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4db10_0, 0, 32;
    %jmp T_26.119;
T_26.116 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d4db10_0, 0, 32;
    %jmp T_26.119;
T_26.117 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30d4db10_0, 0, 32;
    %jmp T_26.119;
T_26.119 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d4d1b0_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.120, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.121, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.122, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4e330_0, 0, 32;
    %jmp T_26.124;
T_26.120 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4e330_0, 0, 32;
    %jmp T_26.124;
T_26.121 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30d4e330_0, 0, 32;
    %jmp T_26.124;
T_26.122 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000010b30d4e330_0, 0, 32;
    %jmp T_26.124;
T_26.124 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30d4db10_0;
    %load/vec4 v0000010b30d4e330_0;
    %add;
    %cast2;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_0000010b30d77c60;
    %end;
S_0000010b30d7a9b0 .scope module, "u_alu_a" "ternary_alu" 5 639, 9 14 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_0000010b30c6c930 .param/l "OP_ADD" 1 9 29, C4<000>;
P_0000010b30c6c968 .param/l "OP_CMP" 1 9 36, C4<111>;
P_0000010b30c6c9a0 .param/l "OP_MAX" 1 9 33, C4<100>;
P_0000010b30c6c9d8 .param/l "OP_MIN" 1 9 32, C4<011>;
P_0000010b30c6ca10 .param/l "OP_NEG" 1 9 31, C4<010>;
P_0000010b30c6ca48 .param/l "OP_SHL" 1 9 34, C4<101>;
P_0000010b30c6ca80 .param/l "OP_SHR" 1 9 35, C4<110>;
P_0000010b30c6cab8 .param/l "OP_SUB" 1 9 30, C4<001>;
P_0000010b30c6caf0 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_0000010b30c60730 .functor OR 1, L_0000010b30f10f90, L_0000010b30f0fa50, C4<0>, C4<0>;
L_0000010b30c600a0 .functor OR 1, L_0000010b30f13150, L_0000010b30f142d0, C4<0>, C4<0>;
L_0000010b30c60f80 .functor OR 1, L_0000010b30c600a0, L_0000010b30f12e30, C4<0>, C4<0>;
L_0000010b30c60f10 .functor BUFZ 1, v0000010b30d5bb70_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c968 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d58d30_0 .net/2u *"_ivl_386", 2 0, L_0000010b30e6c968;  1 drivers
v0000010b30d58dd0_0 .net *"_ivl_388", 0 0, L_0000010b30f10f90;  1 drivers
L_0000010b30e6c9b0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d590f0_0 .net/2u *"_ivl_390", 2 0, L_0000010b30e6c9b0;  1 drivers
v0000010b30d59190_0 .net *"_ivl_392", 0 0, L_0000010b30f0fa50;  1 drivers
v0000010b30d5bd50_0 .net *"_ivl_395", 0 0, L_0000010b30c60730;  1 drivers
v0000010b30d5d1f0_0 .net *"_ivl_396", 53 0, L_0000010b30f11030;  1 drivers
L_0000010b30e6c9f8 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d5d3d0_0 .net *"_ivl_403", 37 0, L_0000010b30e6c9f8;  1 drivers
v0000010b30d5d470_0 .net *"_ivl_408", 51 0, L_0000010b30f11d50;  1 drivers
v0000010b30d5b5d0_0 .net *"_ivl_412", 51 0, L_0000010b30f13bf0;  1 drivers
L_0000010b30e6ca88 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000010b30d5b210_0 .net/2u *"_ivl_415", 2 0, L_0000010b30e6ca88;  1 drivers
v0000010b30d5b170_0 .net *"_ivl_417", 0 0, L_0000010b30f13150;  1 drivers
L_0000010b30e6cad0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d5b670_0 .net/2u *"_ivl_419", 2 0, L_0000010b30e6cad0;  1 drivers
v0000010b30d5c6b0_0 .net *"_ivl_421", 0 0, L_0000010b30f142d0;  1 drivers
v0000010b30d5cd90_0 .net *"_ivl_424", 0 0, L_0000010b30c600a0;  1 drivers
L_0000010b30e6cb18 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d5c1b0_0 .net/2u *"_ivl_425", 2 0, L_0000010b30e6cb18;  1 drivers
v0000010b30d5bfd0_0 .net *"_ivl_427", 0 0, L_0000010b30f12e30;  1 drivers
v0000010b30d5b350_0 .net *"_ivl_430", 0 0, L_0000010b30c60f80;  1 drivers
L_0000010b30e6cb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d5c750_0 .net/2u *"_ivl_431", 1 0, L_0000010b30e6cb60;  1 drivers
v0000010b30d5cf70_0 .net *"_ivl_438", 1 0, L_0000010b30f13790;  1 drivers
L_0000010b30e6cba8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d5b3f0_0 .net/2u *"_ivl_439", 1 0, L_0000010b30e6cba8;  1 drivers
v0000010b30d5b710_0 .net "a", 53 0, v0000010b30dad620_0;  1 drivers
v0000010b30d5d010_0 .net "add_carry", 1 0, L_0000010b30f10ef0;  1 drivers
v0000010b30d5b8f0_0 .net "add_result", 53 0, L_0000010b30f112b0;  1 drivers
v0000010b30d5bb70_0 .var "all_zero", 0 0;
v0000010b30d5d0b0_0 .net "b", 53 0, v0000010b30dad6c0_0;  1 drivers
v0000010b30d5bc10_0 .net "b_negated", 53 0, L_0000010b30ec3be0;  1 drivers
v0000010b30d5c4d0_0 .net "carry", 1 0, L_0000010b30f130b0;  alias, 1 drivers
L_0000010b30e6c920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d5ba30_0 .net "const_zero_trit", 1 0, L_0000010b30e6c920;  1 drivers
v0000010b30d5c570_0 .net "max_result", 53 0, L_0000010b30f10b30;  1 drivers
v0000010b30d5c7f0_0 .net "min_result", 53 0, L_0000010b30f0cdf0;  1 drivers
v0000010b30d5c2f0_0 .net "neg_flag", 0 0, L_0000010b30f12bb0;  alias, 1 drivers
v0000010b30d5ced0_0 .net "neg_result", 53 0, L_0000010b30f0f410;  1 drivers
v0000010b30d5bad0_0 .net "op", 2 0, v0000010b30d91880_0;  1 drivers
v0000010b30d5bdf0_0 .var "result", 53 0;
L_0000010b30e6ca40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d5d290_0 .net "shift_insert", 1 0, L_0000010b30e6ca40;  1 drivers
v0000010b30d5d510_0 .net "shl_result", 53 0, L_0000010b30f14410;  1 drivers
v0000010b30d5d5b0_0 .net "shr_result", 53 0, L_0000010b30f131f0;  1 drivers
v0000010b30d5b7b0_0 .net "zero_flag", 0 0, L_0000010b30c60f10;  alias, 1 drivers
E_0000010b30b687b0 .event anyedge, v0000010b30d5bdf0_0;
E_0000010b30b68a70/0 .event anyedge, v0000010b30d5bad0_0, v0000010b30d5b8f0_0, v0000010b30d5ced0_0, v0000010b30d5c7f0_0;
E_0000010b30b68a70/1 .event anyedge, v0000010b30d5c570_0, v0000010b30d5d510_0, v0000010b30d5d5b0_0;
E_0000010b30b68a70 .event/or E_0000010b30b68a70/0, E_0000010b30b68a70/1;
L_0000010b30ee2220 .part v0000010b30dad6c0_0, 0, 2;
L_0000010b30ee2c20 .part v0000010b30dad6c0_0, 2, 2;
L_0000010b30ee22c0 .part v0000010b30dad6c0_0, 4, 2;
L_0000010b30ee3120 .part v0000010b30dad6c0_0, 6, 2;
L_0000010b30ee3620 .part v0000010b30dad6c0_0, 8, 2;
L_0000010b30ee1aa0 .part v0000010b30dad6c0_0, 10, 2;
L_0000010b30ec4f40 .part v0000010b30dad6c0_0, 12, 2;
L_0000010b30ec4900 .part v0000010b30dad6c0_0, 14, 2;
L_0000010b30ec3fa0 .part v0000010b30dad6c0_0, 16, 2;
L_0000010b30ec5080 .part v0000010b30dad6c0_0, 18, 2;
L_0000010b30ec4ea0 .part v0000010b30dad6c0_0, 20, 2;
L_0000010b30ec4c20 .part v0000010b30dad6c0_0, 22, 2;
L_0000010b30ec4e00 .part v0000010b30dad6c0_0, 24, 2;
L_0000010b30ec4fe0 .part v0000010b30dad6c0_0, 26, 2;
L_0000010b30ec49a0 .part v0000010b30dad6c0_0, 28, 2;
L_0000010b30ec4ae0 .part v0000010b30dad6c0_0, 30, 2;
L_0000010b30ec51c0 .part v0000010b30dad6c0_0, 32, 2;
L_0000010b30ec4720 .part v0000010b30dad6c0_0, 34, 2;
L_0000010b30ec5a80 .part v0000010b30dad6c0_0, 36, 2;
L_0000010b30ec54e0 .part v0000010b30dad6c0_0, 38, 2;
L_0000010b30ec4220 .part v0000010b30dad6c0_0, 40, 2;
L_0000010b30ec5580 .part v0000010b30dad6c0_0, 42, 2;
L_0000010b30ec58a0 .part v0000010b30dad6c0_0, 44, 2;
L_0000010b30ec5b20 .part v0000010b30dad6c0_0, 46, 2;
L_0000010b30ec47c0 .part v0000010b30dad6c0_0, 48, 2;
L_0000010b30ec42c0 .part v0000010b30dad6c0_0, 50, 2;
LS_0000010b30ec3be0_0_0 .concat8 [ 2 2 2 2], L_0000010b30ee2ea0, L_0000010b30ee2f40, L_0000010b30ee2fe0, L_0000010b30ee3300;
LS_0000010b30ec3be0_0_4 .concat8 [ 2 2 2 2], L_0000010b30ee1960, L_0000010b30ec4cc0, L_0000010b30ec5e40, L_0000010b30ec3f00;
LS_0000010b30ec3be0_0_8 .concat8 [ 2 2 2 2], L_0000010b30ec4a40, L_0000010b30ec4d60, L_0000010b30ec3820, L_0000010b30ec4680;
LS_0000010b30ec3be0_0_12 .concat8 [ 2 2 2 2], L_0000010b30ec5620, L_0000010b30ec3a00, L_0000010b30ec56c0, L_0000010b30ec5120;
LS_0000010b30ec3be0_0_16 .concat8 [ 2 2 2 2], L_0000010b30ec5440, L_0000010b30ec5760, L_0000010b30ec59e0, L_0000010b30ec4b80;
LS_0000010b30ec3be0_0_20 .concat8 [ 2 2 2 2], L_0000010b30ec45e0, L_0000010b30ec5800, L_0000010b30ec40e0, L_0000010b30ec5940;
LS_0000010b30ec3be0_0_24 .concat8 [ 2 2 2 0], L_0000010b30ec5bc0, L_0000010b30ec4860, L_0000010b30ec5d00;
LS_0000010b30ec3be0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ec3be0_0_0, LS_0000010b30ec3be0_0_4, LS_0000010b30ec3be0_0_8, LS_0000010b30ec3be0_0_12;
LS_0000010b30ec3be0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ec3be0_0_16, LS_0000010b30ec3be0_0_20, LS_0000010b30ec3be0_0_24;
L_0000010b30ec3be0 .concat8 [ 32 22 0 0], LS_0000010b30ec3be0_1_0, LS_0000010b30ec3be0_1_4;
L_0000010b30ec5c60 .part v0000010b30dad6c0_0, 52, 2;
L_0000010b30ec44a0 .part v0000010b30dad620_0, 0, 2;
L_0000010b30ec5da0 .part v0000010b30dad620_0, 0, 2;
L_0000010b30ec5ee0 .part v0000010b30dad6c0_0, 0, 2;
L_0000010b30ec5f80 .part v0000010b30dad620_0, 0, 2;
L_0000010b30ec5300 .part v0000010b30dad6c0_0, 0, 2;
L_0000010b30ec3e60 .part v0000010b30dad620_0, 2, 2;
L_0000010b30ec3960 .part v0000010b30dad620_0, 2, 2;
L_0000010b30ec3aa0 .part v0000010b30dad6c0_0, 2, 2;
L_0000010b30ec3c80 .part v0000010b30dad620_0, 2, 2;
L_0000010b30ec3d20 .part v0000010b30dad6c0_0, 2, 2;
L_0000010b30ec3dc0 .part v0000010b30dad620_0, 4, 2;
L_0000010b30ec4360 .part v0000010b30dad620_0, 4, 2;
L_0000010b30ec4400 .part v0000010b30dad6c0_0, 4, 2;
L_0000010b30ec8640 .part v0000010b30dad620_0, 4, 2;
L_0000010b30ec7ce0 .part v0000010b30dad6c0_0, 4, 2;
L_0000010b30ec86e0 .part v0000010b30dad620_0, 6, 2;
L_0000010b30ec7a60 .part v0000010b30dad620_0, 6, 2;
L_0000010b30ec7ba0 .part v0000010b30dad6c0_0, 6, 2;
L_0000010b30ec8780 .part v0000010b30dad620_0, 6, 2;
L_0000010b30ec6660 .part v0000010b30dad6c0_0, 6, 2;
L_0000010b30ec62a0 .part v0000010b30dad620_0, 8, 2;
L_0000010b30ec6ac0 .part v0000010b30dad620_0, 8, 2;
L_0000010b30ec83c0 .part v0000010b30dad6c0_0, 8, 2;
L_0000010b30ec6340 .part v0000010b30dad620_0, 8, 2;
L_0000010b30ec7d80 .part v0000010b30dad6c0_0, 8, 2;
L_0000010b30ec7240 .part v0000010b30dad620_0, 10, 2;
L_0000010b30ec7560 .part v0000010b30dad620_0, 10, 2;
L_0000010b30ec8280 .part v0000010b30dad6c0_0, 10, 2;
L_0000010b30ec6c00 .part v0000010b30dad620_0, 10, 2;
L_0000010b30ec7ec0 .part v0000010b30dad6c0_0, 10, 2;
L_0000010b30ec7f60 .part v0000010b30dad620_0, 12, 2;
L_0000010b30ec7c40 .part v0000010b30dad620_0, 12, 2;
L_0000010b30ec71a0 .part v0000010b30dad6c0_0, 12, 2;
L_0000010b30ec6700 .part v0000010b30dad620_0, 12, 2;
L_0000010b30ec6ca0 .part v0000010b30dad6c0_0, 12, 2;
L_0000010b30ec8460 .part v0000010b30dad620_0, 14, 2;
L_0000010b30ec6f20 .part v0000010b30dad620_0, 14, 2;
L_0000010b30ec8000 .part v0000010b30dad6c0_0, 14, 2;
L_0000010b30ec65c0 .part v0000010b30dad620_0, 14, 2;
L_0000010b30ec8500 .part v0000010b30dad6c0_0, 14, 2;
L_0000010b30ec8140 .part v0000010b30dad620_0, 16, 2;
L_0000010b30ec6de0 .part v0000010b30dad620_0, 16, 2;
L_0000010b30ec7060 .part v0000010b30dad6c0_0, 16, 2;
L_0000010b30ec63e0 .part v0000010b30dad620_0, 16, 2;
L_0000010b30ec7100 .part v0000010b30dad6c0_0, 16, 2;
L_0000010b30ec72e0 .part v0000010b30dad620_0, 18, 2;
L_0000010b30ec7e20 .part v0000010b30dad620_0, 18, 2;
L_0000010b30ec80a0 .part v0000010b30dad6c0_0, 18, 2;
L_0000010b30ec81e0 .part v0000010b30dad620_0, 18, 2;
L_0000010b30ec6480 .part v0000010b30dad6c0_0, 18, 2;
L_0000010b30ec7420 .part v0000010b30dad620_0, 20, 2;
L_0000010b30ec85a0 .part v0000010b30dad620_0, 20, 2;
L_0000010b30ec79c0 .part v0000010b30dad6c0_0, 20, 2;
L_0000010b30f0acd0 .part v0000010b30dad620_0, 20, 2;
L_0000010b30f0ad70 .part v0000010b30dad6c0_0, 20, 2;
L_0000010b30f0af50 .part v0000010b30dad620_0, 22, 2;
L_0000010b30f0c170 .part v0000010b30dad620_0, 22, 2;
L_0000010b30f0b090 .part v0000010b30dad6c0_0, 22, 2;
L_0000010b30f0c2b0 .part v0000010b30dad620_0, 22, 2;
L_0000010b30f0aeb0 .part v0000010b30dad6c0_0, 22, 2;
L_0000010b30f0ab90 .part v0000010b30dad620_0, 24, 2;
L_0000010b30f0c210 .part v0000010b30dad620_0, 24, 2;
L_0000010b30f0b310 .part v0000010b30dad6c0_0, 24, 2;
L_0000010b30f0b630 .part v0000010b30dad620_0, 24, 2;
L_0000010b30f0bf90 .part v0000010b30dad6c0_0, 24, 2;
L_0000010b30f0ac30 .part v0000010b30dad620_0, 26, 2;
L_0000010b30f0c670 .part v0000010b30dad620_0, 26, 2;
L_0000010b30f0a690 .part v0000010b30dad6c0_0, 26, 2;
L_0000010b30f0aff0 .part v0000010b30dad620_0, 26, 2;
L_0000010b30f0c030 .part v0000010b30dad6c0_0, 26, 2;
L_0000010b30f0a550 .part v0000010b30dad620_0, 28, 2;
L_0000010b30f0b1d0 .part v0000010b30dad620_0, 28, 2;
L_0000010b30f0b810 .part v0000010b30dad6c0_0, 28, 2;
L_0000010b30f0c350 .part v0000010b30dad620_0, 28, 2;
L_0000010b30f0b270 .part v0000010b30dad6c0_0, 28, 2;
L_0000010b30f0b450 .part v0000010b30dad620_0, 30, 2;
L_0000010b30f0c530 .part v0000010b30dad620_0, 30, 2;
L_0000010b30f0a5f0 .part v0000010b30dad6c0_0, 30, 2;
L_0000010b30f0bef0 .part v0000010b30dad620_0, 30, 2;
L_0000010b30f0b4f0 .part v0000010b30dad6c0_0, 30, 2;
L_0000010b30f0b6d0 .part v0000010b30dad620_0, 32, 2;
L_0000010b30f0b590 .part v0000010b30dad620_0, 32, 2;
L_0000010b30f0ccb0 .part v0000010b30dad6c0_0, 32, 2;
L_0000010b30f0b9f0 .part v0000010b30dad620_0, 32, 2;
L_0000010b30f0ba90 .part v0000010b30dad6c0_0, 32, 2;
L_0000010b30f0bb30 .part v0000010b30dad620_0, 34, 2;
L_0000010b30f0a9b0 .part v0000010b30dad620_0, 34, 2;
L_0000010b30f0aa50 .part v0000010b30dad6c0_0, 34, 2;
L_0000010b30f0bdb0 .part v0000010b30dad620_0, 34, 2;
L_0000010b30f0cad0 .part v0000010b30dad6c0_0, 34, 2;
L_0000010b30f0aaf0 .part v0000010b30dad620_0, 36, 2;
L_0000010b30f0bd10 .part v0000010b30dad620_0, 36, 2;
L_0000010b30f0be50 .part v0000010b30dad6c0_0, 36, 2;
L_0000010b30f0ea10 .part v0000010b30dad620_0, 36, 2;
L_0000010b30f0efb0 .part v0000010b30dad6c0_0, 36, 2;
L_0000010b30f0d4d0 .part v0000010b30dad620_0, 38, 2;
L_0000010b30f0cf30 .part v0000010b30dad620_0, 38, 2;
L_0000010b30f0d9d0 .part v0000010b30dad6c0_0, 38, 2;
L_0000010b30f0d570 .part v0000010b30dad620_0, 38, 2;
L_0000010b30f0ce90 .part v0000010b30dad6c0_0, 38, 2;
L_0000010b30f0d250 .part v0000010b30dad620_0, 40, 2;
L_0000010b30f0e790 .part v0000010b30dad620_0, 40, 2;
L_0000010b30f0d110 .part v0000010b30dad6c0_0, 40, 2;
L_0000010b30f0d2f0 .part v0000010b30dad620_0, 40, 2;
L_0000010b30f0df70 .part v0000010b30dad6c0_0, 40, 2;
L_0000010b30f0e290 .part v0000010b30dad620_0, 42, 2;
L_0000010b30f0e330 .part v0000010b30dad620_0, 42, 2;
L_0000010b30f0e3d0 .part v0000010b30dad6c0_0, 42, 2;
L_0000010b30f0e470 .part v0000010b30dad620_0, 42, 2;
L_0000010b30f0e010 .part v0000010b30dad6c0_0, 42, 2;
L_0000010b30f0f2d0 .part v0000010b30dad620_0, 44, 2;
L_0000010b30f0d610 .part v0000010b30dad620_0, 44, 2;
L_0000010b30f0d6b0 .part v0000010b30dad6c0_0, 44, 2;
L_0000010b30f0d750 .part v0000010b30dad620_0, 44, 2;
L_0000010b30f0e0b0 .part v0000010b30dad6c0_0, 44, 2;
L_0000010b30f0e5b0 .part v0000010b30dad620_0, 46, 2;
L_0000010b30f0eab0 .part v0000010b30dad620_0, 46, 2;
L_0000010b30f0d930 .part v0000010b30dad6c0_0, 46, 2;
L_0000010b30f0da70 .part v0000010b30dad620_0, 46, 2;
L_0000010b30f0ef10 .part v0000010b30dad6c0_0, 46, 2;
L_0000010b30f0e150 .part v0000010b30dad620_0, 48, 2;
L_0000010b30f0ded0 .part v0000010b30dad620_0, 48, 2;
L_0000010b30f0e830 .part v0000010b30dad6c0_0, 48, 2;
L_0000010b30f0db10 .part v0000010b30dad620_0, 48, 2;
L_0000010b30f0dc50 .part v0000010b30dad6c0_0, 48, 2;
L_0000010b30f0dcf0 .part v0000010b30dad620_0, 50, 2;
L_0000010b30f0dd90 .part v0000010b30dad620_0, 50, 2;
L_0000010b30f0eb50 .part v0000010b30dad6c0_0, 50, 2;
L_0000010b30f0ee70 .part v0000010b30dad620_0, 50, 2;
L_0000010b30f0f190 .part v0000010b30dad6c0_0, 50, 2;
LS_0000010b30f0f410_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec5260, L_0000010b30ec38c0, L_0000010b30ec4180, L_0000010b30ec8320;
LS_0000010b30f0f410_0_4 .concat8 [ 2 2 2 2], L_0000010b30ec6a20, L_0000010b30ec6e80, L_0000010b30ec6b60, L_0000010b30ec6d40;
LS_0000010b30f0f410_0_8 .concat8 [ 2 2 2 2], L_0000010b30ec6fc0, L_0000010b30ec77e0, L_0000010b30ec7740, L_0000010b30f0b770;
LS_0000010b30f0f410_0_12 .concat8 [ 2 2 2 2], L_0000010b30f0c710, L_0000010b30f0ae10, L_0000010b30f0a910, L_0000010b30f0b950;
LS_0000010b30f0f410_0_16 .concat8 [ 2 2 2 2], L_0000010b30f0c5d0, L_0000010b30f0bbd0, L_0000010b30f0bc70, L_0000010b30f0de30;
LS_0000010b30f0f410_0_20 .concat8 [ 2 2 2 2], L_0000010b30f0d7f0, L_0000010b30f0f050, L_0000010b30f0d390, L_0000010b30f0e650;
LS_0000010b30f0f410_0_24 .concat8 [ 2 2 2 0], L_0000010b30f0d070, L_0000010b30f0f0f0, L_0000010b30f0cd50;
LS_0000010b30f0f410_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f0f410_0_0, LS_0000010b30f0f410_0_4, LS_0000010b30f0f410_0_8, LS_0000010b30f0f410_0_12;
LS_0000010b30f0f410_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f0f410_0_16, LS_0000010b30f0f410_0_20, LS_0000010b30f0f410_0_24;
L_0000010b30f0f410 .concat8 [ 32 22 0 0], LS_0000010b30f0f410_1_0, LS_0000010b30f0f410_1_4;
L_0000010b30f0f4b0 .part v0000010b30dad620_0, 52, 2;
LS_0000010b30f0cdf0_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec4540, L_0000010b30ec3b40, L_0000010b30ec6980, L_0000010b30ec7600;
LS_0000010b30f0cdf0_0_4 .concat8 [ 2 2 2 2], L_0000010b30ec7880, L_0000010b30ec7920, L_0000010b30ec68e0, L_0000010b30ec67a0;
LS_0000010b30f0cdf0_0_8 .concat8 [ 2 2 2 2], L_0000010b30ec6520, L_0000010b30ec74c0, L_0000010b30f0c0d0, L_0000010b30f0c990;
LS_0000010b30f0cdf0_0_12 .concat8 [ 2 2 2 2], L_0000010b30f0c490, L_0000010b30f0a870, L_0000010b30f0c8f0, L_0000010b30f0a730;
LS_0000010b30f0cdf0_0_16 .concat8 [ 2 2 2 2], L_0000010b30f0b8b0, L_0000010b30f0ca30, L_0000010b30f0d890, L_0000010b30f0f370;
LS_0000010b30f0cdf0_0_20 .concat8 [ 2 2 2 2], L_0000010b30f0d430, L_0000010b30f0d1b0, L_0000010b30f0cfd0, L_0000010b30f0ebf0;
LS_0000010b30f0cdf0_0_24 .concat8 [ 2 2 2 0], L_0000010b30f0dbb0, L_0000010b30f0ed30, L_0000010b30f0fff0;
LS_0000010b30f0cdf0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f0cdf0_0_0, LS_0000010b30f0cdf0_0_4, LS_0000010b30f0cdf0_0_8, LS_0000010b30f0cdf0_0_12;
LS_0000010b30f0cdf0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f0cdf0_0_16, LS_0000010b30f0cdf0_0_20, LS_0000010b30f0cdf0_0_24;
L_0000010b30f0cdf0 .concat8 [ 32 22 0 0], LS_0000010b30f0cdf0_1_0, LS_0000010b30f0cdf0_1_4;
L_0000010b30f0ff50 .part v0000010b30dad620_0, 52, 2;
L_0000010b30f113f0 .part v0000010b30dad6c0_0, 52, 2;
LS_0000010b30f10b30_0_0 .concat8 [ 2 2 2 2], L_0000010b30ec53a0, L_0000010b30ec4040, L_0000010b30ec6200, L_0000010b30ec7b00;
LS_0000010b30f10b30_0_4 .concat8 [ 2 2 2 2], L_0000010b30ec6020, L_0000010b30ec60c0, L_0000010b30ec6160, L_0000010b30ec6840;
LS_0000010b30f10b30_0_8 .concat8 [ 2 2 2 2], L_0000010b30ec76a0, L_0000010b30ec7380, L_0000010b30f0a7d0, L_0000010b30f0c3f0;
LS_0000010b30f10b30_0_12 .concat8 [ 2 2 2 2], L_0000010b30f0b3b0, L_0000010b30f0b130, L_0000010b30f0c7b0, L_0000010b30f0cc10;
LS_0000010b30f10b30_0_16 .concat8 [ 2 2 2 2], L_0000010b30f0c850, L_0000010b30f0cb70, L_0000010b30f0e6f0, L_0000010b30f0e1f0;
LS_0000010b30f10b30_0_20 .concat8 [ 2 2 2 2], L_0000010b30f0e8d0, L_0000010b30f0e510, L_0000010b30f0e970, L_0000010b30f0ec90;
LS_0000010b30f10b30_0_24 .concat8 [ 2 2 2 0], L_0000010b30f0edd0, L_0000010b30f0f230, L_0000010b30f0f870;
LS_0000010b30f10b30_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f10b30_0_0, LS_0000010b30f10b30_0_4, LS_0000010b30f10b30_0_8, LS_0000010b30f10b30_0_12;
LS_0000010b30f10b30_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f10b30_0_16, LS_0000010b30f10b30_0_20, LS_0000010b30f10b30_0_24;
L_0000010b30f10b30 .concat8 [ 32 22 0 0], LS_0000010b30f10b30_1_0, LS_0000010b30f10b30_1_4;
L_0000010b30f0faf0 .part v0000010b30dad620_0, 52, 2;
L_0000010b30f108b0 .part v0000010b30dad6c0_0, 52, 2;
L_0000010b30f0f7d0 .part v0000010b30dad620_0, 0, 16;
L_0000010b30f10f90 .cmp/eq 3, v0000010b30d91880_0, L_0000010b30e6c968;
L_0000010b30f0fa50 .cmp/eq 3, v0000010b30d91880_0, L_0000010b30e6c9b0;
L_0000010b30f11030 .functor MUXZ 54, v0000010b30dad6c0_0, L_0000010b30ec3be0, L_0000010b30c60730, C4<>;
L_0000010b30f11170 .part L_0000010b30f11030, 0, 16;
L_0000010b30f112b0 .concat [ 16 38 0 0], L_0000010b30f11210, L_0000010b30e6c9f8;
L_0000010b30f11d50 .part v0000010b30dad620_0, 0, 52;
L_0000010b30f14410 .concat [ 2 52 0 0], L_0000010b30e6ca40, L_0000010b30f11d50;
L_0000010b30f13bf0 .part v0000010b30dad620_0, 2, 52;
L_0000010b30f131f0 .concat [ 52 2 0 0], L_0000010b30f13bf0, L_0000010b30e6ca40;
L_0000010b30f13150 .cmp/eq 3, v0000010b30d91880_0, L_0000010b30e6ca88;
L_0000010b30f142d0 .cmp/eq 3, v0000010b30d91880_0, L_0000010b30e6cad0;
L_0000010b30f12e30 .cmp/eq 3, v0000010b30d91880_0, L_0000010b30e6cb18;
L_0000010b30f130b0 .functor MUXZ 2, L_0000010b30e6cb60, L_0000010b30f10ef0, L_0000010b30c60f80, C4<>;
L_0000010b30f13790 .part v0000010b30d5bdf0_0, 52, 2;
L_0000010b30f12bb0 .cmp/eq 2, L_0000010b30f13790, L_0000010b30e6cba8;
S_0000010b30d769a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 97, 9 97 0, S_0000010b30d7a9b0;
 .timescale 0 0;
v0000010b30d4ce90_0 .var/2s "k", 31 0;
S_0000010b30d78f20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 109, 9 109 0, S_0000010b30d7a9b0;
 .timescale 0 0;
v0000010b30d4d430_0 .var/2s "j", 31 0;
S_0000010b30d79240 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69430 .param/l "i" 0 9 72, +C4<00>;
v0000010b30d4e470_0 .net *"_ivl_0", 1 0, L_0000010b30ec44a0;  1 drivers
v0000010b30d4e510_0 .net *"_ivl_10", 1 0, L_0000010b30ec53a0;  1 drivers
v0000010b30d4d4d0_0 .net *"_ivl_2", 1 0, L_0000010b30ec5260;  1 drivers
v0000010b30d4d610_0 .net *"_ivl_3", 1 0, L_0000010b30ec5da0;  1 drivers
v0000010b30d4d890_0 .net *"_ivl_4", 1 0, L_0000010b30ec5ee0;  1 drivers
v0000010b30d4e5b0_0 .net *"_ivl_6", 1 0, L_0000010b30ec4540;  1 drivers
v0000010b30d4c210_0 .net *"_ivl_7", 1 0, L_0000010b30ec5f80;  1 drivers
v0000010b30d4e650_0 .net *"_ivl_8", 1 0, L_0000010b30ec5300;  1 drivers
L_0000010b30ec5260 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec44a0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec4540 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec5da0, L_0000010b30ec5ee0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec53a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec5f80, L_0000010b30ec5300 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d77300 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68ff0 .param/l "i" 0 9 72, +C4<01>;
v0000010b30d4d9d0_0 .net *"_ivl_0", 1 0, L_0000010b30ec3e60;  1 drivers
v0000010b30d4dbb0_0 .net *"_ivl_10", 1 0, L_0000010b30ec4040;  1 drivers
v0000010b30d4e6f0_0 .net *"_ivl_2", 1 0, L_0000010b30ec38c0;  1 drivers
v0000010b30d4e790_0 .net *"_ivl_3", 1 0, L_0000010b30ec3960;  1 drivers
v0000010b30d4e830_0 .net *"_ivl_4", 1 0, L_0000010b30ec3aa0;  1 drivers
v0000010b30d4e8d0_0 .net *"_ivl_6", 1 0, L_0000010b30ec3b40;  1 drivers
v0000010b30d4feb0_0 .net *"_ivl_7", 1 0, L_0000010b30ec3c80;  1 drivers
v0000010b30d4ebf0_0 .net *"_ivl_8", 1 0, L_0000010b30ec3d20;  1 drivers
L_0000010b30ec38c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec3e60 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec3b40 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec3960, L_0000010b30ec3aa0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec4040 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec3c80, L_0000010b30ec3d20 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7aff0 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68a30 .param/l "i" 0 9 72, +C4<010>;
v0000010b30d50630_0 .net *"_ivl_0", 1 0, L_0000010b30ec3dc0;  1 drivers
v0000010b30d506d0_0 .net *"_ivl_10", 1 0, L_0000010b30ec6200;  1 drivers
v0000010b30d4f5f0_0 .net *"_ivl_2", 1 0, L_0000010b30ec4180;  1 drivers
v0000010b30d51030_0 .net *"_ivl_3", 1 0, L_0000010b30ec4360;  1 drivers
v0000010b30d4f690_0 .net *"_ivl_4", 1 0, L_0000010b30ec4400;  1 drivers
v0000010b30d4fd70_0 .net *"_ivl_6", 1 0, L_0000010b30ec6980;  1 drivers
v0000010b30d4f730_0 .net *"_ivl_7", 1 0, L_0000010b30ec8640;  1 drivers
v0000010b30d50090_0 .net *"_ivl_8", 1 0, L_0000010b30ec7ce0;  1 drivers
L_0000010b30ec4180 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec3dc0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec6980 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec4360, L_0000010b30ec4400 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec6200 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec8640, L_0000010b30ec7ce0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d78110 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68770 .param/l "i" 0 9 72, +C4<011>;
v0000010b30d4ed30_0 .net *"_ivl_0", 1 0, L_0000010b30ec86e0;  1 drivers
v0000010b30d4fb90_0 .net *"_ivl_10", 1 0, L_0000010b30ec7b00;  1 drivers
v0000010b30d4f910_0 .net *"_ivl_2", 1 0, L_0000010b30ec8320;  1 drivers
v0000010b30d50bd0_0 .net *"_ivl_3", 1 0, L_0000010b30ec7a60;  1 drivers
v0000010b30d4edd0_0 .net *"_ivl_4", 1 0, L_0000010b30ec7ba0;  1 drivers
v0000010b30d4ea10_0 .net *"_ivl_6", 1 0, L_0000010b30ec7600;  1 drivers
v0000010b30d4e970_0 .net *"_ivl_7", 1 0, L_0000010b30ec8780;  1 drivers
v0000010b30d4f050_0 .net *"_ivl_8", 1 0, L_0000010b30ec6660;  1 drivers
L_0000010b30ec8320 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec86e0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec7600 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec7a60, L_0000010b30ec7ba0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec7b00 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec8780, L_0000010b30ec6660 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d77f80 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68b70 .param/l "i" 0 9 72, +C4<0100>;
v0000010b30d4fe10_0 .net *"_ivl_0", 1 0, L_0000010b30ec62a0;  1 drivers
v0000010b30d4ff50_0 .net *"_ivl_10", 1 0, L_0000010b30ec6020;  1 drivers
v0000010b30d50270_0 .net *"_ivl_2", 1 0, L_0000010b30ec6a20;  1 drivers
v0000010b30d50130_0 .net *"_ivl_3", 1 0, L_0000010b30ec6ac0;  1 drivers
v0000010b30d4eb50_0 .net *"_ivl_4", 1 0, L_0000010b30ec83c0;  1 drivers
v0000010b30d4f0f0_0 .net *"_ivl_6", 1 0, L_0000010b30ec7880;  1 drivers
v0000010b30d4f370_0 .net *"_ivl_7", 1 0, L_0000010b30ec6340;  1 drivers
v0000010b30d4eab0_0 .net *"_ivl_8", 1 0, L_0000010b30ec7d80;  1 drivers
L_0000010b30ec6a20 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec62a0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec7880 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec6ac0, L_0000010b30ec83c0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec6020 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec6340, L_0000010b30ec7d80 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d782a0 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68f30 .param/l "i" 0 9 72, +C4<0101>;
v0000010b30d50770_0 .net *"_ivl_0", 1 0, L_0000010b30ec7240;  1 drivers
v0000010b30d4fff0_0 .net *"_ivl_10", 1 0, L_0000010b30ec60c0;  1 drivers
v0000010b30d508b0_0 .net *"_ivl_2", 1 0, L_0000010b30ec6e80;  1 drivers
v0000010b30d4f230_0 .net *"_ivl_3", 1 0, L_0000010b30ec7560;  1 drivers
v0000010b30d50810_0 .net *"_ivl_4", 1 0, L_0000010b30ec8280;  1 drivers
v0000010b30d4efb0_0 .net *"_ivl_6", 1 0, L_0000010b30ec7920;  1 drivers
v0000010b30d4f7d0_0 .net *"_ivl_7", 1 0, L_0000010b30ec6c00;  1 drivers
v0000010b30d50950_0 .net *"_ivl_8", 1 0, L_0000010b30ec7ec0;  1 drivers
L_0000010b30ec6e80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec7240 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec7920 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec7560, L_0000010b30ec8280 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec60c0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec6c00, L_0000010b30ec7ec0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d78430 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68570 .param/l "i" 0 9 72, +C4<0110>;
v0000010b30d4fa50_0 .net *"_ivl_0", 1 0, L_0000010b30ec7f60;  1 drivers
v0000010b30d4f870_0 .net *"_ivl_10", 1 0, L_0000010b30ec6160;  1 drivers
v0000010b30d50c70_0 .net *"_ivl_2", 1 0, L_0000010b30ec6b60;  1 drivers
v0000010b30d4f190_0 .net *"_ivl_3", 1 0, L_0000010b30ec7c40;  1 drivers
v0000010b30d50310_0 .net *"_ivl_4", 1 0, L_0000010b30ec71a0;  1 drivers
v0000010b30d4ec90_0 .net *"_ivl_6", 1 0, L_0000010b30ec68e0;  1 drivers
v0000010b30d50b30_0 .net *"_ivl_7", 1 0, L_0000010b30ec6700;  1 drivers
v0000010b30d4f550_0 .net *"_ivl_8", 1 0, L_0000010b30ec6ca0;  1 drivers
L_0000010b30ec6b60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec7f60 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec68e0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec7c40, L_0000010b30ec71a0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec6160 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec6700, L_0000010b30ec6ca0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7ab40 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68db0 .param/l "i" 0 9 72, +C4<0111>;
v0000010b30d503b0_0 .net *"_ivl_0", 1 0, L_0000010b30ec8460;  1 drivers
v0000010b30d4ee70_0 .net *"_ivl_10", 1 0, L_0000010b30ec6840;  1 drivers
v0000010b30d4f9b0_0 .net *"_ivl_2", 1 0, L_0000010b30ec6d40;  1 drivers
v0000010b30d4f2d0_0 .net *"_ivl_3", 1 0, L_0000010b30ec6f20;  1 drivers
v0000010b30d4faf0_0 .net *"_ivl_4", 1 0, L_0000010b30ec8000;  1 drivers
v0000010b30d50450_0 .net *"_ivl_6", 1 0, L_0000010b30ec67a0;  1 drivers
v0000010b30d501d0_0 .net *"_ivl_7", 1 0, L_0000010b30ec65c0;  1 drivers
v0000010b30d4fcd0_0 .net *"_ivl_8", 1 0, L_0000010b30ec8500;  1 drivers
L_0000010b30ec6d40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec8460 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec67a0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec6f20, L_0000010b30ec8000 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec6840 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec65c0, L_0000010b30ec8500 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d785c0 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68b30 .param/l "i" 0 9 72, +C4<01000>;
v0000010b30d504f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec8140;  1 drivers
v0000010b30d4fc30_0 .net *"_ivl_10", 1 0, L_0000010b30ec76a0;  1 drivers
v0000010b30d50590_0 .net *"_ivl_2", 1 0, L_0000010b30ec6fc0;  1 drivers
v0000010b30d50d10_0 .net *"_ivl_3", 1 0, L_0000010b30ec6de0;  1 drivers
v0000010b30d509f0_0 .net *"_ivl_4", 1 0, L_0000010b30ec7060;  1 drivers
v0000010b30d50a90_0 .net *"_ivl_6", 1 0, L_0000010b30ec6520;  1 drivers
v0000010b30d50db0_0 .net *"_ivl_7", 1 0, L_0000010b30ec63e0;  1 drivers
v0000010b30d50e50_0 .net *"_ivl_8", 1 0, L_0000010b30ec7100;  1 drivers
L_0000010b30ec6fc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec8140 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec6520 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec6de0, L_0000010b30ec7060 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec76a0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec63e0, L_0000010b30ec7100 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7acd0 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68730 .param/l "i" 0 9 72, +C4<01001>;
v0000010b30d50ef0_0 .net *"_ivl_0", 1 0, L_0000010b30ec72e0;  1 drivers
v0000010b30d4ef10_0 .net *"_ivl_10", 1 0, L_0000010b30ec7380;  1 drivers
v0000010b30d4f410_0 .net *"_ivl_2", 1 0, L_0000010b30ec77e0;  1 drivers
v0000010b30d50f90_0 .net *"_ivl_3", 1 0, L_0000010b30ec7e20;  1 drivers
v0000010b30d510d0_0 .net *"_ivl_4", 1 0, L_0000010b30ec80a0;  1 drivers
v0000010b30d4f4b0_0 .net *"_ivl_6", 1 0, L_0000010b30ec74c0;  1 drivers
v0000010b30d52a70_0 .net *"_ivl_7", 1 0, L_0000010b30ec81e0;  1 drivers
v0000010b30d51850_0 .net *"_ivl_8", 1 0, L_0000010b30ec6480;  1 drivers
L_0000010b30ec77e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec72e0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30ec74c0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec7e20, L_0000010b30ec80a0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30ec7380 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30ec81e0, L_0000010b30ec6480 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d76fe0 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68bb0 .param/l "i" 0 9 72, +C4<01010>;
v0000010b30d51170_0 .net *"_ivl_0", 1 0, L_0000010b30ec7420;  1 drivers
v0000010b30d527f0_0 .net *"_ivl_10", 1 0, L_0000010b30f0a7d0;  1 drivers
v0000010b30d538d0_0 .net *"_ivl_2", 1 0, L_0000010b30ec7740;  1 drivers
v0000010b30d517b0_0 .net *"_ivl_3", 1 0, L_0000010b30ec85a0;  1 drivers
v0000010b30d52070_0 .net *"_ivl_4", 1 0, L_0000010b30ec79c0;  1 drivers
v0000010b30d51c10_0 .net *"_ivl_6", 1 0, L_0000010b30f0c0d0;  1 drivers
v0000010b30d51d50_0 .net *"_ivl_7", 1 0, L_0000010b30f0acd0;  1 drivers
v0000010b30d51df0_0 .net *"_ivl_8", 1 0, L_0000010b30f0ad70;  1 drivers
L_0000010b30ec7740 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec7420 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0c0d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30ec85a0, L_0000010b30ec79c0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0a7d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0acd0, L_0000010b30f0ad70 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d77620 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69030 .param/l "i" 0 9 72, +C4<01011>;
v0000010b30d51f30_0 .net *"_ivl_0", 1 0, L_0000010b30f0af50;  1 drivers
v0000010b30d52f70_0 .net *"_ivl_10", 1 0, L_0000010b30f0c3f0;  1 drivers
v0000010b30d53790_0 .net *"_ivl_2", 1 0, L_0000010b30f0b770;  1 drivers
v0000010b30d535b0_0 .net *"_ivl_3", 1 0, L_0000010b30f0c170;  1 drivers
v0000010b30d51ad0_0 .net *"_ivl_4", 1 0, L_0000010b30f0b090;  1 drivers
v0000010b30d531f0_0 .net *"_ivl_6", 1 0, L_0000010b30f0c990;  1 drivers
v0000010b30d52cf0_0 .net *"_ivl_7", 1 0, L_0000010b30f0c2b0;  1 drivers
v0000010b30d51210_0 .net *"_ivl_8", 1 0, L_0000010b30f0aeb0;  1 drivers
L_0000010b30f0b770 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0af50 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0c990 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0c170, L_0000010b30f0b090 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0c3f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0c2b0, L_0000010b30f0aeb0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7ae60 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b685b0 .param/l "i" 0 9 72, +C4<01100>;
v0000010b30d53830_0 .net *"_ivl_0", 1 0, L_0000010b30f0ab90;  1 drivers
v0000010b30d51e90_0 .net *"_ivl_10", 1 0, L_0000010b30f0b3b0;  1 drivers
v0000010b30d52e30_0 .net *"_ivl_2", 1 0, L_0000010b30f0c710;  1 drivers
v0000010b30d52ed0_0 .net *"_ivl_3", 1 0, L_0000010b30f0c210;  1 drivers
v0000010b30d53470_0 .net *"_ivl_4", 1 0, L_0000010b30f0b310;  1 drivers
v0000010b30d52110_0 .net *"_ivl_6", 1 0, L_0000010b30f0c490;  1 drivers
v0000010b30d52890_0 .net *"_ivl_7", 1 0, L_0000010b30f0b630;  1 drivers
v0000010b30d513f0_0 .net *"_ivl_8", 1 0, L_0000010b30f0bf90;  1 drivers
L_0000010b30f0c710 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0ab90 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0c490 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0c210, L_0000010b30f0b310 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0b3b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0b630, L_0000010b30f0bf90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d788e0 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68df0 .param/l "i" 0 9 72, +C4<01101>;
v0000010b30d512b0_0 .net *"_ivl_0", 1 0, L_0000010b30f0ac30;  1 drivers
v0000010b30d518f0_0 .net *"_ivl_10", 1 0, L_0000010b30f0b130;  1 drivers
v0000010b30d51530_0 .net *"_ivl_2", 1 0, L_0000010b30f0ae10;  1 drivers
v0000010b30d52390_0 .net *"_ivl_3", 1 0, L_0000010b30f0c670;  1 drivers
v0000010b30d521b0_0 .net *"_ivl_4", 1 0, L_0000010b30f0a690;  1 drivers
v0000010b30d53010_0 .net *"_ivl_6", 1 0, L_0000010b30f0a870;  1 drivers
v0000010b30d52250_0 .net *"_ivl_7", 1 0, L_0000010b30f0aff0;  1 drivers
v0000010b30d53510_0 .net *"_ivl_8", 1 0, L_0000010b30f0c030;  1 drivers
L_0000010b30f0ae10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0ac30 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0a870 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0c670, L_0000010b30f0a690 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0b130 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0aff0, L_0000010b30f0c030 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b180 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b686f0 .param/l "i" 0 9 72, +C4<01110>;
v0000010b30d51a30_0 .net *"_ivl_0", 1 0, L_0000010b30f0a550;  1 drivers
v0000010b30d51b70_0 .net *"_ivl_10", 1 0, L_0000010b30f0c7b0;  1 drivers
v0000010b30d51350_0 .net *"_ivl_2", 1 0, L_0000010b30f0a910;  1 drivers
v0000010b30d52570_0 .net *"_ivl_3", 1 0, L_0000010b30f0b1d0;  1 drivers
v0000010b30d52b10_0 .net *"_ivl_4", 1 0, L_0000010b30f0b810;  1 drivers
v0000010b30d52930_0 .net *"_ivl_6", 1 0, L_0000010b30f0c8f0;  1 drivers
v0000010b30d51490_0 .net *"_ivl_7", 1 0, L_0000010b30f0c350;  1 drivers
v0000010b30d515d0_0 .net *"_ivl_8", 1 0, L_0000010b30f0b270;  1 drivers
L_0000010b30f0a910 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0a550 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0c8f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0b1d0, L_0000010b30f0b810 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0c7b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0c350, L_0000010b30f0b270 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d77490 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69130 .param/l "i" 0 9 72, +C4<01111>;
v0000010b30d51fd0_0 .net *"_ivl_0", 1 0, L_0000010b30f0b450;  1 drivers
v0000010b30d52c50_0 .net *"_ivl_10", 1 0, L_0000010b30f0cc10;  1 drivers
v0000010b30d524d0_0 .net *"_ivl_2", 1 0, L_0000010b30f0b950;  1 drivers
v0000010b30d52d90_0 .net *"_ivl_3", 1 0, L_0000010b30f0c530;  1 drivers
v0000010b30d530b0_0 .net *"_ivl_4", 1 0, L_0000010b30f0a5f0;  1 drivers
v0000010b30d51cb0_0 .net *"_ivl_6", 1 0, L_0000010b30f0a730;  1 drivers
v0000010b30d53150_0 .net *"_ivl_7", 1 0, L_0000010b30f0bef0;  1 drivers
v0000010b30d533d0_0 .net *"_ivl_8", 1 0, L_0000010b30f0b4f0;  1 drivers
L_0000010b30f0b950 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0b450 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0a730 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0c530, L_0000010b30f0a5f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0cc10 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0bef0, L_0000010b30f0b4f0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d790b0 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68d70 .param/l "i" 0 9 72, +C4<010000>;
v0000010b30d522f0_0 .net *"_ivl_0", 1 0, L_0000010b30f0b6d0;  1 drivers
v0000010b30d52bb0_0 .net *"_ivl_10", 1 0, L_0000010b30f0c850;  1 drivers
v0000010b30d53290_0 .net *"_ivl_2", 1 0, L_0000010b30f0c5d0;  1 drivers
v0000010b30d529d0_0 .net *"_ivl_3", 1 0, L_0000010b30f0b590;  1 drivers
v0000010b30d52430_0 .net *"_ivl_4", 1 0, L_0000010b30f0ccb0;  1 drivers
v0000010b30d52610_0 .net *"_ivl_6", 1 0, L_0000010b30f0b8b0;  1 drivers
v0000010b30d526b0_0 .net *"_ivl_7", 1 0, L_0000010b30f0b9f0;  1 drivers
v0000010b30d51670_0 .net *"_ivl_8", 1 0, L_0000010b30f0ba90;  1 drivers
L_0000010b30f0c5d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0b6d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0b8b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0b590, L_0000010b30f0ccb0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0c850 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0b9f0, L_0000010b30f0ba90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d77170 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69170 .param/l "i" 0 9 72, +C4<010001>;
v0000010b30d51710_0 .net *"_ivl_0", 1 0, L_0000010b30f0bb30;  1 drivers
v0000010b30d53330_0 .net *"_ivl_10", 1 0, L_0000010b30f0cb70;  1 drivers
v0000010b30d52750_0 .net *"_ivl_2", 1 0, L_0000010b30f0bbd0;  1 drivers
v0000010b30d51990_0 .net *"_ivl_3", 1 0, L_0000010b30f0a9b0;  1 drivers
v0000010b30d53650_0 .net *"_ivl_4", 1 0, L_0000010b30f0aa50;  1 drivers
v0000010b30d536f0_0 .net *"_ivl_6", 1 0, L_0000010b30f0ca30;  1 drivers
v0000010b30d55950_0 .net *"_ivl_7", 1 0, L_0000010b30f0bdb0;  1 drivers
v0000010b30d55630_0 .net *"_ivl_8", 1 0, L_0000010b30f0cad0;  1 drivers
L_0000010b30f0bbd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0bb30 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0ca30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0a9b0, L_0000010b30f0aa50 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0cb70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0bdb0, L_0000010b30f0cad0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b310 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69270 .param/l "i" 0 9 72, +C4<010010>;
v0000010b30d54910_0 .net *"_ivl_0", 1 0, L_0000010b30f0aaf0;  1 drivers
v0000010b30d53a10_0 .net *"_ivl_10", 1 0, L_0000010b30f0e6f0;  1 drivers
v0000010b30d551d0_0 .net *"_ivl_2", 1 0, L_0000010b30f0bc70;  1 drivers
v0000010b30d559f0_0 .net *"_ivl_3", 1 0, L_0000010b30f0bd10;  1 drivers
v0000010b30d54ff0_0 .net *"_ivl_4", 1 0, L_0000010b30f0be50;  1 drivers
v0000010b30d560d0_0 .net *"_ivl_6", 1 0, L_0000010b30f0d890;  1 drivers
v0000010b30d55d10_0 .net *"_ivl_7", 1 0, L_0000010b30f0ea10;  1 drivers
v0000010b30d558b0_0 .net *"_ivl_8", 1 0, L_0000010b30f0efb0;  1 drivers
L_0000010b30f0bc70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0aaf0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0d890 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0bd10, L_0000010b30f0be50 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0e6f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0ea10, L_0000010b30f0efb0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b4a0 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68e30 .param/l "i" 0 9 72, +C4<010011>;
v0000010b30d55b30_0 .net *"_ivl_0", 1 0, L_0000010b30f0d4d0;  1 drivers
v0000010b30d53c90_0 .net *"_ivl_10", 1 0, L_0000010b30f0e1f0;  1 drivers
v0000010b30d547d0_0 .net *"_ivl_2", 1 0, L_0000010b30f0de30;  1 drivers
v0000010b30d55a90_0 .net *"_ivl_3", 1 0, L_0000010b30f0cf30;  1 drivers
v0000010b30d55770_0 .net *"_ivl_4", 1 0, L_0000010b30f0d9d0;  1 drivers
v0000010b30d55f90_0 .net *"_ivl_6", 1 0, L_0000010b30f0f370;  1 drivers
v0000010b30d544b0_0 .net *"_ivl_7", 1 0, L_0000010b30f0d570;  1 drivers
v0000010b30d549b0_0 .net *"_ivl_8", 1 0, L_0000010b30f0ce90;  1 drivers
L_0000010b30f0de30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0d4d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0f370 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0cf30, L_0000010b30f0d9d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0e1f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0d570, L_0000010b30f0ce90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b630 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68970 .param/l "i" 0 9 72, +C4<010100>;
v0000010b30d54a50_0 .net *"_ivl_0", 1 0, L_0000010b30f0d250;  1 drivers
v0000010b30d55810_0 .net *"_ivl_10", 1 0, L_0000010b30f0e8d0;  1 drivers
v0000010b30d53bf0_0 .net *"_ivl_2", 1 0, L_0000010b30f0d7f0;  1 drivers
v0000010b30d53d30_0 .net *"_ivl_3", 1 0, L_0000010b30f0e790;  1 drivers
v0000010b30d54690_0 .net *"_ivl_4", 1 0, L_0000010b30f0d110;  1 drivers
v0000010b30d556d0_0 .net *"_ivl_6", 1 0, L_0000010b30f0d430;  1 drivers
v0000010b30d545f0_0 .net *"_ivl_7", 1 0, L_0000010b30f0d2f0;  1 drivers
v0000010b30d53b50_0 .net *"_ivl_8", 1 0, L_0000010b30f0df70;  1 drivers
L_0000010b30f0d7f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0d250 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0d430 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0e790, L_0000010b30f0d110 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0e8d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0d2f0, L_0000010b30f0df70 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b7c0 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69470 .param/l "i" 0 9 72, +C4<010101>;
v0000010b30d54eb0_0 .net *"_ivl_0", 1 0, L_0000010b30f0e290;  1 drivers
v0000010b30d542d0_0 .net *"_ivl_10", 1 0, L_0000010b30f0e510;  1 drivers
v0000010b30d54050_0 .net *"_ivl_2", 1 0, L_0000010b30f0f050;  1 drivers
v0000010b30d54410_0 .net *"_ivl_3", 1 0, L_0000010b30f0e330;  1 drivers
v0000010b30d53fb0_0 .net *"_ivl_4", 1 0, L_0000010b30f0e3d0;  1 drivers
v0000010b30d53dd0_0 .net *"_ivl_6", 1 0, L_0000010b30f0d1b0;  1 drivers
v0000010b30d54550_0 .net *"_ivl_7", 1 0, L_0000010b30f0e470;  1 drivers
v0000010b30d55bd0_0 .net *"_ivl_8", 1 0, L_0000010b30f0e010;  1 drivers
L_0000010b30f0f050 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0e290 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0d1b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0e330, L_0000010b30f0e3d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0e510 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0e470, L_0000010b30f0e010 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d777b0 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b692b0 .param/l "i" 0 9 72, +C4<010110>;
v0000010b30d55270_0 .net *"_ivl_0", 1 0, L_0000010b30f0f2d0;  1 drivers
v0000010b30d55e50_0 .net *"_ivl_10", 1 0, L_0000010b30f0e970;  1 drivers
v0000010b30d53e70_0 .net *"_ivl_2", 1 0, L_0000010b30f0d390;  1 drivers
v0000010b30d54230_0 .net *"_ivl_3", 1 0, L_0000010b30f0d610;  1 drivers
v0000010b30d54af0_0 .net *"_ivl_4", 1 0, L_0000010b30f0d6b0;  1 drivers
v0000010b30d54e10_0 .net *"_ivl_6", 1 0, L_0000010b30f0cfd0;  1 drivers
v0000010b30d53970_0 .net *"_ivl_7", 1 0, L_0000010b30f0d750;  1 drivers
v0000010b30d55c70_0 .net *"_ivl_8", 1 0, L_0000010b30f0e0b0;  1 drivers
L_0000010b30f0d390 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0f2d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0cfd0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0d610, L_0000010b30f0d6b0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0e970 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0d750, L_0000010b30f0e0b0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7b950 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68e70 .param/l "i" 0 9 72, +C4<010111>;
v0000010b30d55db0_0 .net *"_ivl_0", 1 0, L_0000010b30f0e5b0;  1 drivers
v0000010b30d53f10_0 .net *"_ivl_10", 1 0, L_0000010b30f0ec90;  1 drivers
v0000010b30d540f0_0 .net *"_ivl_2", 1 0, L_0000010b30f0e650;  1 drivers
v0000010b30d54f50_0 .net *"_ivl_3", 1 0, L_0000010b30f0eab0;  1 drivers
v0000010b30d54370_0 .net *"_ivl_4", 1 0, L_0000010b30f0d930;  1 drivers
v0000010b30d54cd0_0 .net *"_ivl_6", 1 0, L_0000010b30f0ebf0;  1 drivers
v0000010b30d54730_0 .net *"_ivl_7", 1 0, L_0000010b30f0da70;  1 drivers
v0000010b30d54d70_0 .net *"_ivl_8", 1 0, L_0000010b30f0ef10;  1 drivers
L_0000010b30f0e650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0e5b0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0ebf0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0eab0, L_0000010b30f0d930 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0ec90 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0da70, L_0000010b30f0ef10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7bae0 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68bf0 .param/l "i" 0 9 72, +C4<011000>;
v0000010b30d54870_0 .net *"_ivl_0", 1 0, L_0000010b30f0e150;  1 drivers
v0000010b30d55ef0_0 .net *"_ivl_10", 1 0, L_0000010b30f0edd0;  1 drivers
v0000010b30d54190_0 .net *"_ivl_2", 1 0, L_0000010b30f0d070;  1 drivers
v0000010b30d56030_0 .net *"_ivl_3", 1 0, L_0000010b30f0ded0;  1 drivers
v0000010b30d53ab0_0 .net *"_ivl_4", 1 0, L_0000010b30f0e830;  1 drivers
v0000010b30d54b90_0 .net *"_ivl_6", 1 0, L_0000010b30f0dbb0;  1 drivers
v0000010b30d554f0_0 .net *"_ivl_7", 1 0, L_0000010b30f0db10;  1 drivers
v0000010b30d54c30_0 .net *"_ivl_8", 1 0, L_0000010b30f0dc50;  1 drivers
L_0000010b30f0d070 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0e150 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0dbb0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0ded0, L_0000010b30f0e830 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0edd0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0db10, L_0000010b30f0dc50 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7c760 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68670 .param/l "i" 0 9 72, +C4<011001>;
v0000010b30d55090_0 .net *"_ivl_0", 1 0, L_0000010b30f0dcf0;  1 drivers
v0000010b30d55130_0 .net *"_ivl_10", 1 0, L_0000010b30f0f230;  1 drivers
v0000010b30d55310_0 .net *"_ivl_2", 1 0, L_0000010b30f0f0f0;  1 drivers
v0000010b30d553b0_0 .net *"_ivl_3", 1 0, L_0000010b30f0dd90;  1 drivers
v0000010b30d55450_0 .net *"_ivl_4", 1 0, L_0000010b30f0eb50;  1 drivers
v0000010b30d55590_0 .net *"_ivl_6", 1 0, L_0000010b30f0ed30;  1 drivers
v0000010b30d56d50_0 .net *"_ivl_7", 1 0, L_0000010b30f0ee70;  1 drivers
v0000010b30d57bb0_0 .net *"_ivl_8", 1 0, L_0000010b30f0f190;  1 drivers
L_0000010b30f0f0f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0dcf0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0ed30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0dd90, L_0000010b30f0eb50 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0f230 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0ee70, L_0000010b30f0f190 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7bc70 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 72, 9 72 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68eb0 .param/l "i" 0 9 72, +C4<011010>;
v0000010b30d588d0_0 .net *"_ivl_0", 1 0, L_0000010b30f0f4b0;  1 drivers
v0000010b30d567b0_0 .net *"_ivl_10", 1 0, L_0000010b30f0f870;  1 drivers
v0000010b30d58830_0 .net *"_ivl_2", 1 0, L_0000010b30f0cd50;  1 drivers
v0000010b30d577f0_0 .net *"_ivl_3", 1 0, L_0000010b30f0ff50;  1 drivers
v0000010b30d574d0_0 .net *"_ivl_4", 1 0, L_0000010b30f113f0;  1 drivers
v0000010b30d580b0_0 .net *"_ivl_6", 1 0, L_0000010b30f0fff0;  1 drivers
v0000010b30d576b0_0 .net *"_ivl_7", 1 0, L_0000010b30f0faf0;  1 drivers
v0000010b30d57b10_0 .net *"_ivl_8", 1 0, L_0000010b30f108b0;  1 drivers
L_0000010b30f0cd50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f0f4b0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f0fff0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f0ff50, L_0000010b30f113f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f0f870 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f0faf0, L_0000010b30f108b0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7be00 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b690f0 .param/l "i" 0 9 51, +C4<00>;
v0000010b30d58790_0 .net *"_ivl_0", 1 0, L_0000010b30ee2220;  1 drivers
v0000010b30d585b0_0 .net *"_ivl_2", 1 0, L_0000010b30ee2ea0;  1 drivers
L_0000010b30ee2ea0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee2220 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7bf90 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b691f0 .param/l "i" 0 9 51, +C4<01>;
v0000010b30d56ad0_0 .net *"_ivl_0", 1 0, L_0000010b30ee2c20;  1 drivers
v0000010b30d57570_0 .net *"_ivl_2", 1 0, L_0000010b30ee2f40;  1 drivers
L_0000010b30ee2f40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee2c20 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7c440 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69070 .param/l "i" 0 9 51, +C4<010>;
v0000010b30d56a30_0 .net *"_ivl_0", 1 0, L_0000010b30ee22c0;  1 drivers
v0000010b30d568f0_0 .net *"_ivl_2", 1 0, L_0000010b30ee2fe0;  1 drivers
L_0000010b30ee2fe0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee22c0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7c120 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b685f0 .param/l "i" 0 9 51, +C4<011>;
v0000010b30d56170_0 .net *"_ivl_0", 1 0, L_0000010b30ee3120;  1 drivers
v0000010b30d57890_0 .net *"_ivl_2", 1 0, L_0000010b30ee3300;  1 drivers
L_0000010b30ee3300 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee3120 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7c2b0 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b690b0 .param/l "i" 0 9 51, +C4<0100>;
v0000010b30d57930_0 .net *"_ivl_0", 1 0, L_0000010b30ee3620;  1 drivers
v0000010b30d56210_0 .net *"_ivl_2", 1 0, L_0000010b30ee1960;  1 drivers
L_0000010b30ee1960 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee3620 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7c5d0 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68ef0 .param/l "i" 0 9 51, +C4<0101>;
v0000010b30d57610_0 .net *"_ivl_0", 1 0, L_0000010b30ee1aa0;  1 drivers
v0000010b30d583d0_0 .net *"_ivl_2", 1 0, L_0000010b30ec4cc0;  1 drivers
L_0000010b30ec4cc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ee1aa0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7c8f0 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68f70 .param/l "i" 0 9 51, +C4<0110>;
v0000010b30d58650_0 .net *"_ivl_0", 1 0, L_0000010b30ec4f40;  1 drivers
v0000010b30d565d0_0 .net *"_ivl_2", 1 0, L_0000010b30ec5e40;  1 drivers
L_0000010b30ec5e40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4f40 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7ca80 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68c30 .param/l "i" 0 9 51, +C4<0111>;
v0000010b30d57750_0 .net *"_ivl_0", 1 0, L_0000010b30ec4900;  1 drivers
v0000010b30d579d0_0 .net *"_ivl_2", 1 0, L_0000010b30ec3f00;  1 drivers
L_0000010b30ec3f00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4900 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7dbb0 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b693f0 .param/l "i" 0 9 51, +C4<01000>;
v0000010b30d562b0_0 .net *"_ivl_0", 1 0, L_0000010b30ec3fa0;  1 drivers
v0000010b30d57cf0_0 .net *"_ivl_2", 1 0, L_0000010b30ec4a40;  1 drivers
L_0000010b30ec4a40 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec3fa0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7e1f0 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b692f0 .param/l "i" 0 9 51, +C4<01001>;
v0000010b30d571b0_0 .net *"_ivl_0", 1 0, L_0000010b30ec5080;  1 drivers
v0000010b30d56cb0_0 .net *"_ivl_2", 1 0, L_0000010b30ec4d60;  1 drivers
L_0000010b30ec4d60 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec5080 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7dd40 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b684f0 .param/l "i" 0 9 51, +C4<01010>;
v0000010b30d57a70_0 .net *"_ivl_0", 1 0, L_0000010b30ec4ea0;  1 drivers
v0000010b30d56850_0 .net *"_ivl_2", 1 0, L_0000010b30ec3820;  1 drivers
L_0000010b30ec3820 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4ea0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7e060 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b691b0 .param/l "i" 0 9 51, +C4<01011>;
v0000010b30d57250_0 .net *"_ivl_0", 1 0, L_0000010b30ec4c20;  1 drivers
v0000010b30d56710_0 .net *"_ivl_2", 1 0, L_0000010b30ec4680;  1 drivers
L_0000010b30ec4680 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4c20 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7cf30 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68530 .param/l "i" 0 9 51, +C4<01100>;
v0000010b30d57c50_0 .net *"_ivl_0", 1 0, L_0000010b30ec4e00;  1 drivers
v0000010b30d56b70_0 .net *"_ivl_2", 1 0, L_0000010b30ec5620;  1 drivers
L_0000010b30ec5620 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4e00 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d0c0 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68630 .param/l "i" 0 9 51, +C4<01101>;
v0000010b30d56990_0 .net *"_ivl_0", 1 0, L_0000010b30ec4fe0;  1 drivers
v0000010b30d56530_0 .net *"_ivl_2", 1 0, L_0000010b30ec3a00;  1 drivers
L_0000010b30ec3a00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4fe0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d700 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68c70 .param/l "i" 0 9 51, +C4<01110>;
v0000010b30d58010_0 .net *"_ivl_0", 1 0, L_0000010b30ec49a0;  1 drivers
v0000010b30d56670_0 .net *"_ivl_2", 1 0, L_0000010b30ec56c0;  1 drivers
L_0000010b30ec56c0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec49a0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7cc10 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b687f0 .param/l "i" 0 9 51, +C4<01111>;
v0000010b30d57d90_0 .net *"_ivl_0", 1 0, L_0000010b30ec4ae0;  1 drivers
v0000010b30d57e30_0 .net *"_ivl_2", 1 0, L_0000010b30ec5120;  1 drivers
L_0000010b30ec5120 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4ae0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d890 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68cb0 .param/l "i" 0 9 51, +C4<010000>;
v0000010b30d58470_0 .net *"_ivl_0", 1 0, L_0000010b30ec51c0;  1 drivers
v0000010b30d56350_0 .net *"_ivl_2", 1 0, L_0000010b30ec5440;  1 drivers
L_0000010b30ec5440 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec51c0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d570 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68830 .param/l "i" 0 9 51, +C4<010001>;
v0000010b30d563f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec4720;  1 drivers
v0000010b30d56490_0 .net *"_ivl_2", 1 0, L_0000010b30ec5760;  1 drivers
L_0000010b30ec5760 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4720 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7da20 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68fb0 .param/l "i" 0 9 51, +C4<010010>;
v0000010b30d57ed0_0 .net *"_ivl_0", 1 0, L_0000010b30ec5a80;  1 drivers
v0000010b30d57f70_0 .net *"_ivl_2", 1 0, L_0000010b30ec59e0;  1 drivers
L_0000010b30ec59e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec5a80 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7e380 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68870 .param/l "i" 0 9 51, +C4<010011>;
v0000010b30d56c10_0 .net *"_ivl_0", 1 0, L_0000010b30ec54e0;  1 drivers
v0000010b30d58150_0 .net *"_ivl_2", 1 0, L_0000010b30ec4b80;  1 drivers
L_0000010b30ec4b80 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec54e0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7cda0 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b688b0 .param/l "i" 0 9 51, +C4<010100>;
v0000010b30d581f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec4220;  1 drivers
v0000010b30d56df0_0 .net *"_ivl_2", 1 0, L_0000010b30ec45e0;  1 drivers
L_0000010b30ec45e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec4220 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7ded0 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b688f0 .param/l "i" 0 9 51, +C4<010101>;
v0000010b30d56e90_0 .net *"_ivl_0", 1 0, L_0000010b30ec5580;  1 drivers
v0000010b30d58290_0 .net *"_ivl_2", 1 0, L_0000010b30ec5800;  1 drivers
L_0000010b30ec5800 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec5580 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d250 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b68930 .param/l "i" 0 9 51, +C4<010110>;
v0000010b30d56f30_0 .net *"_ivl_0", 1 0, L_0000010b30ec58a0;  1 drivers
v0000010b30d56fd0_0 .net *"_ivl_2", 1 0, L_0000010b30ec40e0;  1 drivers
L_0000010b30ec40e0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec58a0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7e510 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69230 .param/l "i" 0 9 51, +C4<010111>;
v0000010b30d57070_0 .net *"_ivl_0", 1 0, L_0000010b30ec5b20;  1 drivers
v0000010b30d57110_0 .net *"_ivl_2", 1 0, L_0000010b30ec5940;  1 drivers
L_0000010b30ec5940 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec5b20 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7d3e0 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69330 .param/l "i" 0 9 51, +C4<011000>;
v0000010b30d572f0_0 .net *"_ivl_0", 1 0, L_0000010b30ec47c0;  1 drivers
v0000010b30d57390_0 .net *"_ivl_2", 1 0, L_0000010b30ec5bc0;  1 drivers
L_0000010b30ec5bc0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec47c0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7ff90 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b689b0 .param/l "i" 0 9 51, +C4<011001>;
v0000010b30d58330_0 .net *"_ivl_0", 1 0, L_0000010b30ec42c0;  1 drivers
v0000010b30d57430_0 .net *"_ivl_2", 1 0, L_0000010b30ec4860;  1 drivers
L_0000010b30ec4860 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec42c0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7f180 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 51, 9 51 0, S_0000010b30d7a9b0;
 .timescale 0 0;
P_0000010b30b69370 .param/l "i" 0 9 51, +C4<011010>;
v0000010b30d58510_0 .net *"_ivl_0", 1 0, L_0000010b30ec5c60;  1 drivers
v0000010b30d586f0_0 .net *"_ivl_2", 1 0, L_0000010b30ec5d00;  1 drivers
L_0000010b30ec5d00 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30ec5c60 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d7fae0 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 62, 6 22 0, S_0000010b30d7a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d5af90_0 .net "a", 15 0, L_0000010b30f0f7d0;  1 drivers
v0000010b30d58970_0 .net "b", 15 0, L_0000010b30f11170;  1 drivers
v0000010b30d58a10_0 .net "cin", 1 0, L_0000010b30e6c920;  alias, 1 drivers
v0000010b30d58ab0_0 .net "cout", 1 0, L_0000010b30f10ef0;  alias, 1 drivers
v0000010b30d58c90_0 .net "sum", 15 0, L_0000010b30f11210;  1 drivers
S_0000010b30d7f950 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d7fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b689f0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c60490 .functor BUFZ 2, L_0000010b30e6c920, C4<00>, C4<00>, C4<00>;
v0000010b30d5adb0_0 .net *"_ivl_61", 1 0, L_0000010b30c60490;  1 drivers
v0000010b30d5a310_0 .net "a", 15 0, L_0000010b30f0f7d0;  alias, 1 drivers
v0000010b30d5abd0_0 .net "b", 15 0, L_0000010b30f11170;  alias, 1 drivers
v0000010b30d5ac70_0 .net "carry", 17 0, L_0000010b30f11710;  1 drivers
v0000010b30d5ad10_0 .net "cin", 1 0, L_0000010b30e6c920;  alias, 1 drivers
v0000010b30d58b50_0 .net "cout", 1 0, L_0000010b30f10ef0;  alias, 1 drivers
v0000010b30d5ae50_0 .net "sum", 15 0, L_0000010b30f11210;  alias, 1 drivers
L_0000010b30f10e50 .part L_0000010b30f0f7d0, 0, 2;
L_0000010b30f0f690 .part L_0000010b30f11170, 0, 2;
L_0000010b30f11850 .part L_0000010b30f11710, 0, 2;
L_0000010b30f10bd0 .part L_0000010b30f0f7d0, 2, 2;
L_0000010b30f0fd70 .part L_0000010b30f11170, 2, 2;
L_0000010b30f0fe10 .part L_0000010b30f11710, 2, 2;
L_0000010b30f10090 .part L_0000010b30f0f7d0, 4, 2;
L_0000010b30f0f730 .part L_0000010b30f11170, 4, 2;
L_0000010b30f0f5f0 .part L_0000010b30f11710, 4, 2;
L_0000010b30f10130 .part L_0000010b30f0f7d0, 6, 2;
L_0000010b30f0fb90 .part L_0000010b30f11170, 6, 2;
L_0000010b30f11ad0 .part L_0000010b30f11710, 6, 2;
L_0000010b30f103b0 .part L_0000010b30f0f7d0, 8, 2;
L_0000010b30f11b70 .part L_0000010b30f11170, 8, 2;
L_0000010b30f10450 .part L_0000010b30f11710, 8, 2;
L_0000010b30f10630 .part L_0000010b30f0f7d0, 10, 2;
L_0000010b30f106d0 .part L_0000010b30f11170, 10, 2;
L_0000010b30f10770 .part L_0000010b30f11710, 10, 2;
L_0000010b30f11cb0 .part L_0000010b30f0f7d0, 12, 2;
L_0000010b30f11670 .part L_0000010b30f11170, 12, 2;
L_0000010b30f10810 .part L_0000010b30f11710, 12, 2;
L_0000010b30f109f0 .part L_0000010b30f0f7d0, 14, 2;
L_0000010b30f10a90 .part L_0000010b30f11170, 14, 2;
L_0000010b30f10c70 .part L_0000010b30f11710, 14, 2;
LS_0000010b30f11210_0_0 .concat8 [ 2 2 2 2], L_0000010b30f0fc30, L_0000010b30f11530, L_0000010b30f101d0, L_0000010b30f115d0;
LS_0000010b30f11210_0_4 .concat8 [ 2 2 2 2], L_0000010b30f0feb0, L_0000010b30f10590, L_0000010b30f10950, L_0000010b30f0f9b0;
L_0000010b30f11210 .concat8 [ 8 8 0 0], LS_0000010b30f11210_0_0, LS_0000010b30f11210_0_4;
LS_0000010b30f11710_0_0 .concat8 [ 2 2 2 2], L_0000010b30c60490, L_0000010b30f117b0, L_0000010b30f10db0, L_0000010b30f118f0;
LS_0000010b30f11710_0_4 .concat8 [ 2 2 2 2], L_0000010b30f10270, L_0000010b30f0f910, L_0000010b30f104f0, L_0000010b30f10d10;
LS_0000010b30f11710_0_8 .concat8 [ 2 0 0 0], L_0000010b30f11a30;
L_0000010b30f11710 .concat8 [ 8 8 2 0], LS_0000010b30f11710_0_0, LS_0000010b30f11710_0_4, LS_0000010b30f11710_0_8;
L_0000010b30f10ef0 .part L_0000010b30f11710, 16, 2;
S_0000010b30d81bb0 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b68ab0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d805d0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d81bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d5a8b0_0 .net "a", 1 0, L_0000010b30f10e50;  1 drivers
v0000010b30d595f0_0 .net "b", 1 0, L_0000010b30f0f690;  1 drivers
v0000010b30d59550_0 .net "cin", 1 0, L_0000010b30f11850;  1 drivers
v0000010b30d59050_0 .net "cout", 1 0, L_0000010b30f117b0;  1 drivers
v0000010b30d59d70_0 .net "result", 3 0, L_0000010b30f10310;  1 drivers
v0000010b30d59370_0 .net "sum", 1 0, L_0000010b30f0fc30;  1 drivers
L_0000010b30f10310 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f10e50, L_0000010b30f0f690, L_0000010b30f11850 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f117b0 .part L_0000010b30f10310, 2, 2;
L_0000010b30f0fc30 .part L_0000010b30f10310, 0, 2;
S_0000010b30d81ed0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b68cf0 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30d7f7c0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d81ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d594b0_0 .net "a", 1 0, L_0000010b30f10bd0;  1 drivers
v0000010b30d59a50_0 .net "b", 1 0, L_0000010b30f0fd70;  1 drivers
v0000010b30d5a810_0 .net "cin", 1 0, L_0000010b30f0fe10;  1 drivers
v0000010b30d58bf0_0 .net "cout", 1 0, L_0000010b30f10db0;  1 drivers
v0000010b30d5b030_0 .net "result", 3 0, L_0000010b30f0fcd0;  1 drivers
v0000010b30d59690_0 .net "sum", 1 0, L_0000010b30f11530;  1 drivers
L_0000010b30f0fcd0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f10bd0, L_0000010b30f0fd70, L_0000010b30f0fe10 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f10db0 .part L_0000010b30f0fcd0, 2, 2;
L_0000010b30f11530 .part L_0000010b30f0fcd0, 0, 2;
S_0000010b30d7f310 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b68d30 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30d81a20 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7f310;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d59230_0 .net "a", 1 0, L_0000010b30f10090;  1 drivers
v0000010b30d59730_0 .net "b", 1 0, L_0000010b30f0f730;  1 drivers
v0000010b30d58e70_0 .net "cin", 1 0, L_0000010b30f0f5f0;  1 drivers
v0000010b30d592d0_0 .net "cout", 1 0, L_0000010b30f118f0;  1 drivers
v0000010b30d5a3b0_0 .net "result", 3 0, L_0000010b30f11490;  1 drivers
v0000010b30d59e10_0 .net "sum", 1 0, L_0000010b30f101d0;  1 drivers
L_0000010b30f11490 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f10090, L_0000010b30f0f730, L_0000010b30f0f5f0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f118f0 .part L_0000010b30f11490, 2, 2;
L_0000010b30f101d0 .part L_0000010b30f11490, 0, 2;
S_0000010b30d81d40 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b693b0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30d82060 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d81d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d59ff0_0 .net "a", 1 0, L_0000010b30f10130;  1 drivers
v0000010b30d59eb0_0 .net "b", 1 0, L_0000010b30f0fb90;  1 drivers
v0000010b30d599b0_0 .net "cin", 1 0, L_0000010b30f11ad0;  1 drivers
v0000010b30d59f50_0 .net "cout", 1 0, L_0000010b30f10270;  1 drivers
v0000010b30d5b0d0_0 .net "result", 3 0, L_0000010b30f11c10;  1 drivers
v0000010b30d5a770_0 .net "sum", 1 0, L_0000010b30f115d0;  1 drivers
L_0000010b30f11c10 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f10130, L_0000010b30f0fb90, L_0000010b30f11ad0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f10270 .part L_0000010b30f11c10, 2, 2;
L_0000010b30f115d0 .part L_0000010b30f11c10, 0, 2;
S_0000010b30d821f0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b69bb0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30d82380 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d821f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d59b90_0 .net "a", 1 0, L_0000010b30f103b0;  1 drivers
v0000010b30d59410_0 .net "b", 1 0, L_0000010b30f11b70;  1 drivers
v0000010b30d59870_0 .net "cin", 1 0, L_0000010b30f10450;  1 drivers
v0000010b30d5a450_0 .net "cout", 1 0, L_0000010b30f0f910;  1 drivers
v0000010b30d5a6d0_0 .net "result", 3 0, L_0000010b30f11350;  1 drivers
v0000010b30d5a950_0 .net "sum", 1 0, L_0000010b30f0feb0;  1 drivers
L_0000010b30f11350 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f103b0, L_0000010b30f11b70, L_0000010b30f10450 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f0f910 .part L_0000010b30f11350, 2, 2;
L_0000010b30f0feb0 .part L_0000010b30f11350, 0, 2;
S_0000010b30d80120 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b6a0f0 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30d7ecd0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d80120;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d58f10_0 .net "a", 1 0, L_0000010b30f10630;  1 drivers
v0000010b30d597d0_0 .net "b", 1 0, L_0000010b30f106d0;  1 drivers
v0000010b30d5a090_0 .net "cin", 1 0, L_0000010b30f10770;  1 drivers
v0000010b30d5aef0_0 .net "cout", 1 0, L_0000010b30f104f0;  1 drivers
v0000010b30d58fb0_0 .net "result", 3 0, L_0000010b30f11990;  1 drivers
v0000010b30d5a630_0 .net "sum", 1 0, L_0000010b30f10590;  1 drivers
L_0000010b30f11990 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f10630, L_0000010b30f106d0, L_0000010b30f10770 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f104f0 .part L_0000010b30f11990, 2, 2;
L_0000010b30f10590 .part L_0000010b30f11990, 0, 2;
S_0000010b30d802b0 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b69ab0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30d82510 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d802b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d5a9f0_0 .net "a", 1 0, L_0000010b30f11cb0;  1 drivers
v0000010b30d59910_0 .net "b", 1 0, L_0000010b30f11670;  1 drivers
v0000010b30d5a270_0 .net "cin", 1 0, L_0000010b30f10810;  1 drivers
v0000010b30d5aa90_0 .net "cout", 1 0, L_0000010b30f10d10;  1 drivers
v0000010b30d5a130_0 .net "result", 3 0, L_0000010b30f110d0;  1 drivers
v0000010b30d5a4f0_0 .net "sum", 1 0, L_0000010b30f10950;  1 drivers
L_0000010b30f110d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f11cb0, L_0000010b30f11670, L_0000010b30f10810 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f10d10 .part L_0000010b30f110d0, 2, 2;
L_0000010b30f10950 .part L_0000010b30f110d0, 0, 2;
S_0000010b30d7f4a0 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d7f950;
 .timescale 0 0;
P_0000010b30b697b0 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30d826a0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d7f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d59af0_0 .net "a", 1 0, L_0000010b30f109f0;  1 drivers
v0000010b30d59cd0_0 .net "b", 1 0, L_0000010b30f10a90;  1 drivers
v0000010b30d59c30_0 .net "cin", 1 0, L_0000010b30f10c70;  1 drivers
v0000010b30d5a1d0_0 .net "cout", 1 0, L_0000010b30f11a30;  1 drivers
v0000010b30d5a590_0 .net "result", 3 0, L_0000010b30f0f550;  1 drivers
v0000010b30d5ab30_0 .net "sum", 1 0, L_0000010b30f0f9b0;  1 drivers
L_0000010b30f0f550 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f109f0, L_0000010b30f10a90, L_0000010b30f10c70 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f11a30 .part L_0000010b30f0f550, 2, 2;
L_0000010b30f0f9b0 .part L_0000010b30f0f550, 0, 2;
S_0000010b30d7f630 .scope module, "u_alu_b" "ternary_alu" 5 650, 9 14 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 54 "a";
    .port_info 1 /INPUT 54 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 54 "result";
    .port_info 4 /OUTPUT 2 "carry";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "neg_flag";
P_0000010b30c6cd40 .param/l "OP_ADD" 1 9 29, C4<000>;
P_0000010b30c6cd78 .param/l "OP_CMP" 1 9 36, C4<111>;
P_0000010b30c6cdb0 .param/l "OP_MAX" 1 9 33, C4<100>;
P_0000010b30c6cde8 .param/l "OP_MIN" 1 9 32, C4<011>;
P_0000010b30c6ce20 .param/l "OP_NEG" 1 9 31, C4<010>;
P_0000010b30c6ce58 .param/l "OP_SHL" 1 9 34, C4<101>;
P_0000010b30c6ce90 .param/l "OP_SHR" 1 9 35, C4<110>;
P_0000010b30c6cec8 .param/l "OP_SUB" 1 9 30, C4<001>;
P_0000010b30c6cf00 .param/l "WIDTH" 0 9 17, +C4<00000000000000000000000000011011>;
L_0000010b30c60110 .functor OR 1, L_0000010b30f20850, L_0000010b30f1fa90, C4<0>, C4<0>;
L_0000010b30c61680 .functor OR 1, L_0000010b30f1ef50, L_0000010b30f200d0, C4<0>, C4<0>;
L_0000010b30c60ff0 .functor OR 1, L_0000010b30c61680, L_0000010b30f20030, C4<0>, C4<0>;
L_0000010b30c61060 .functor BUFZ 1, v0000010b30d9b7e0_0, C4<0>, C4<0>, C4<0>;
L_0000010b30e6cc38 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d994e0_0 .net/2u *"_ivl_386", 2 0, L_0000010b30e6cc38;  1 drivers
v0000010b30d99580_0 .net *"_ivl_388", 0 0, L_0000010b30f20850;  1 drivers
L_0000010b30e6cc80 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d99da0_0 .net/2u *"_ivl_390", 2 0, L_0000010b30e6cc80;  1 drivers
v0000010b30d99620_0 .net *"_ivl_392", 0 0, L_0000010b30f1fa90;  1 drivers
v0000010b30d99e40_0 .net *"_ivl_395", 0 0, L_0000010b30c60110;  1 drivers
v0000010b30d9a3e0_0 .net *"_ivl_396", 53 0, L_0000010b30f1f3b0;  1 drivers
L_0000010b30e6ccc8 .functor BUFT 1, C4<00000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a520_0 .net *"_ivl_403", 37 0, L_0000010b30e6ccc8;  1 drivers
v0000010b30d9b740_0 .net *"_ivl_408", 51 0, L_0000010b30f1ea50;  1 drivers
v0000010b30d9bba0_0 .net *"_ivl_412", 51 0, L_0000010b30f1eeb0;  1 drivers
L_0000010b30e6cd58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9af20_0 .net/2u *"_ivl_415", 2 0, L_0000010b30e6cd58;  1 drivers
v0000010b30d9b380_0 .net *"_ivl_417", 0 0, L_0000010b30f1ef50;  1 drivers
L_0000010b30e6cda0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9b600_0 .net/2u *"_ivl_419", 2 0, L_0000010b30e6cda0;  1 drivers
v0000010b30d9bec0_0 .net *"_ivl_421", 0 0, L_0000010b30f200d0;  1 drivers
v0000010b30d9b240_0 .net *"_ivl_424", 0 0, L_0000010b30c61680;  1 drivers
L_0000010b30e6cde8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c640_0 .net/2u *"_ivl_425", 2 0, L_0000010b30e6cde8;  1 drivers
v0000010b30d9aca0_0 .net *"_ivl_427", 0 0, L_0000010b30f20030;  1 drivers
v0000010b30d9bf60_0 .net *"_ivl_430", 0 0, L_0000010b30c60ff0;  1 drivers
L_0000010b30e6ce30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a840_0 .net/2u *"_ivl_431", 1 0, L_0000010b30e6ce30;  1 drivers
v0000010b30d9aac0_0 .net *"_ivl_438", 1 0, L_0000010b30f1fd10;  1 drivers
L_0000010b30e6ce78 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a200_0 .net/2u *"_ivl_439", 1 0, L_0000010b30e6ce78;  1 drivers
v0000010b30d9ad40_0 .net "a", 53 0, v0000010b30dad760_0;  1 drivers
v0000010b30d9bc40_0 .net "add_carry", 1 0, L_0000010b30f1ee10;  1 drivers
v0000010b30d9bce0_0 .net "add_result", 53 0, L_0000010b30f20990;  1 drivers
v0000010b30d9b7e0_0 .var "all_zero", 0 0;
v0000010b30d9b880_0 .net "b", 53 0, v0000010b30dabaa0_0;  1 drivers
v0000010b30d9b2e0_0 .net "b_negated", 53 0, L_0000010b30f14190;  1 drivers
v0000010b30d9afc0_0 .net "carry", 1 0, L_0000010b30f1e870;  alias, 1 drivers
L_0000010b30e6cbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c000_0 .net "const_zero_trit", 1 0, L_0000010b30e6cbf0;  1 drivers
v0000010b30d9a980_0 .net "max_result", 53 0, L_0000010b30f1ccf0;  1 drivers
v0000010b30d9a700_0 .net "min_result", 53 0, L_0000010b30f1c430;  1 drivers
v0000010b30d9b060_0 .net "neg_flag", 0 0, L_0000010b30f1f130;  alias, 1 drivers
v0000010b30d9c6e0_0 .net "neg_result", 53 0, L_0000010b30f1c6b0;  1 drivers
v0000010b30d9a660_0 .net "op", 2 0, v0000010b30d916a0_0;  1 drivers
v0000010b30d9c0a0_0 .var "result", 53 0;
L_0000010b30e6cd10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30d9b100_0 .net "shift_insert", 1 0, L_0000010b30e6cd10;  1 drivers
v0000010b30d9b1a0_0 .net "shl_result", 53 0, L_0000010b30f1ec30;  1 drivers
v0000010b30d9a7a0_0 .net "shr_result", 53 0, L_0000010b30f1e7d0;  1 drivers
v0000010b30d9a480_0 .net "zero_flag", 0 0, L_0000010b30c61060;  alias, 1 drivers
E_0000010b30b69d70 .event anyedge, v0000010b30d9c0a0_0;
E_0000010b30b698f0/0 .event anyedge, v0000010b30d9a660_0, v0000010b30d9bce0_0, v0000010b30d9c6e0_0, v0000010b30d9a700_0;
E_0000010b30b698f0/1 .event anyedge, v0000010b30d9a980_0, v0000010b30d9b1a0_0, v0000010b30d9a7a0_0;
E_0000010b30b698f0 .event/or E_0000010b30b698f0/0, E_0000010b30b698f0/1;
L_0000010b30f129d0 .part v0000010b30dabaa0_0, 0, 2;
L_0000010b30f13c90 .part v0000010b30dabaa0_0, 2, 2;
L_0000010b30f12070 .part v0000010b30dabaa0_0, 4, 2;
L_0000010b30f12c50 .part v0000010b30dabaa0_0, 6, 2;
L_0000010b30f12430 .part v0000010b30dabaa0_0, 8, 2;
L_0000010b30f12890 .part v0000010b30dabaa0_0, 10, 2;
L_0000010b30f135b0 .part v0000010b30dabaa0_0, 12, 2;
L_0000010b30f11df0 .part v0000010b30dabaa0_0, 14, 2;
L_0000010b30f144b0 .part v0000010b30dabaa0_0, 16, 2;
L_0000010b30f11e90 .part v0000010b30dabaa0_0, 18, 2;
L_0000010b30f12d90 .part v0000010b30dabaa0_0, 20, 2;
L_0000010b30f12250 .part v0000010b30dabaa0_0, 22, 2;
L_0000010b30f11f30 .part v0000010b30dabaa0_0, 24, 2;
L_0000010b30f13290 .part v0000010b30dabaa0_0, 26, 2;
L_0000010b30f138d0 .part v0000010b30dabaa0_0, 28, 2;
L_0000010b30f13970 .part v0000010b30dabaa0_0, 30, 2;
L_0000010b30f13dd0 .part v0000010b30dabaa0_0, 32, 2;
L_0000010b30f13f10 .part v0000010b30dabaa0_0, 34, 2;
L_0000010b30f13330 .part v0000010b30dabaa0_0, 36, 2;
L_0000010b30f12b10 .part v0000010b30dabaa0_0, 38, 2;
L_0000010b30f136f0 .part v0000010b30dabaa0_0, 40, 2;
L_0000010b30f13e70 .part v0000010b30dabaa0_0, 42, 2;
L_0000010b30f12390 .part v0000010b30dabaa0_0, 44, 2;
L_0000010b30f133d0 .part v0000010b30dabaa0_0, 46, 2;
L_0000010b30f13470 .part v0000010b30dabaa0_0, 48, 2;
L_0000010b30f13b50 .part v0000010b30dabaa0_0, 50, 2;
LS_0000010b30f14190_0_0 .concat8 [ 2 2 2 2], L_0000010b30f13fb0, L_0000010b30f13a10, L_0000010b30f12750, L_0000010b30f12cf0;
LS_0000010b30f14190_0_4 .concat8 [ 2 2 2 2], L_0000010b30f13650, L_0000010b30f14050, L_0000010b30f12930, L_0000010b30f12570;
LS_0000010b30f14190_0_8 .concat8 [ 2 2 2 2], L_0000010b30f11fd0, L_0000010b30f121b0, L_0000010b30f13010, L_0000010b30f14370;
LS_0000010b30f14190_0_12 .concat8 [ 2 2 2 2], L_0000010b30f12110, L_0000010b30f127f0, L_0000010b30f12610, L_0000010b30f13d30;
LS_0000010b30f14190_0_16 .concat8 [ 2 2 2 2], L_0000010b30f126b0, L_0000010b30f122f0, L_0000010b30f12a70, L_0000010b30f12ed0;
LS_0000010b30f14190_0_20 .concat8 [ 2 2 2 2], L_0000010b30f124d0, L_0000010b30f12f70, L_0000010b30f13830, L_0000010b30f13ab0;
LS_0000010b30f14190_0_24 .concat8 [ 2 2 2 0], L_0000010b30f13510, L_0000010b30f140f0, L_0000010b30f16530;
LS_0000010b30f14190_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f14190_0_0, LS_0000010b30f14190_0_4, LS_0000010b30f14190_0_8, LS_0000010b30f14190_0_12;
LS_0000010b30f14190_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f14190_0_16, LS_0000010b30f14190_0_20, LS_0000010b30f14190_0_24;
L_0000010b30f14190 .concat8 [ 32 22 0 0], LS_0000010b30f14190_1_0, LS_0000010b30f14190_1_4;
L_0000010b30f14230 .part v0000010b30dabaa0_0, 52, 2;
L_0000010b30f15090 .part v0000010b30dad760_0, 0, 2;
L_0000010b30f16350 .part v0000010b30dad760_0, 0, 2;
L_0000010b30f153b0 .part v0000010b30dabaa0_0, 0, 2;
L_0000010b30f15450 .part v0000010b30dad760_0, 0, 2;
L_0000010b30f158b0 .part v0000010b30dabaa0_0, 0, 2;
L_0000010b30f14730 .part v0000010b30dad760_0, 2, 2;
L_0000010b30f15810 .part v0000010b30dad760_0, 2, 2;
L_0000010b30f16670 .part v0000010b30dabaa0_0, 2, 2;
L_0000010b30f15b30 .part v0000010b30dad760_0, 2, 2;
L_0000010b30f15c70 .part v0000010b30dabaa0_0, 2, 2;
L_0000010b30f15f90 .part v0000010b30dad760_0, 4, 2;
L_0000010b30f14f50 .part v0000010b30dad760_0, 4, 2;
L_0000010b30f14a50 .part v0000010b30dabaa0_0, 4, 2;
L_0000010b30f165d0 .part v0000010b30dad760_0, 4, 2;
L_0000010b30f159f0 .part v0000010b30dabaa0_0, 4, 2;
L_0000010b30f16030 .part v0000010b30dad760_0, 6, 2;
L_0000010b30f15e50 .part v0000010b30dad760_0, 6, 2;
L_0000010b30f16710 .part v0000010b30dabaa0_0, 6, 2;
L_0000010b30f147d0 .part v0000010b30dad760_0, 6, 2;
L_0000010b30f14870 .part v0000010b30dabaa0_0, 6, 2;
L_0000010b30f160d0 .part v0000010b30dad760_0, 8, 2;
L_0000010b30f16990 .part v0000010b30dad760_0, 8, 2;
L_0000010b30f16a30 .part v0000010b30dabaa0_0, 8, 2;
L_0000010b30f15950 .part v0000010b30dad760_0, 8, 2;
L_0000010b30f14b90 .part v0000010b30dabaa0_0, 8, 2;
L_0000010b30f156d0 .part v0000010b30dad760_0, 10, 2;
L_0000010b30f15630 .part v0000010b30dad760_0, 10, 2;
L_0000010b30f15a90 .part v0000010b30dabaa0_0, 10, 2;
L_0000010b30f16ad0 .part v0000010b30dad760_0, 10, 2;
L_0000010b30f16c10 .part v0000010b30dabaa0_0, 10, 2;
L_0000010b30f15ef0 .part v0000010b30dad760_0, 12, 2;
L_0000010b30f16b70 .part v0000010b30dad760_0, 12, 2;
L_0000010b30f14c30 .part v0000010b30dabaa0_0, 12, 2;
L_0000010b30f14550 .part v0000010b30dad760_0, 12, 2;
L_0000010b30f145f0 .part v0000010b30dabaa0_0, 12, 2;
L_0000010b30f15310 .part v0000010b30dad760_0, 14, 2;
L_0000010b30f14910 .part v0000010b30dad760_0, 14, 2;
L_0000010b30f14af0 .part v0000010b30dabaa0_0, 14, 2;
L_0000010b30f14cd0 .part v0000010b30dad760_0, 14, 2;
L_0000010b30f14e10 .part v0000010b30dabaa0_0, 14, 2;
L_0000010b30f18330 .part v0000010b30dad760_0, 16, 2;
L_0000010b30f176b0 .part v0000010b30dad760_0, 16, 2;
L_0000010b30f19370 .part v0000010b30dabaa0_0, 16, 2;
L_0000010b30f18510 .part v0000010b30dad760_0, 16, 2;
L_0000010b30f17430 .part v0000010b30dabaa0_0, 16, 2;
L_0000010b30f18650 .part v0000010b30dad760_0, 18, 2;
L_0000010b30f177f0 .part v0000010b30dad760_0, 18, 2;
L_0000010b30f18ab0 .part v0000010b30dabaa0_0, 18, 2;
L_0000010b30f17f70 .part v0000010b30dad760_0, 18, 2;
L_0000010b30f17bb0 .part v0000010b30dabaa0_0, 18, 2;
L_0000010b30f171b0 .part v0000010b30dad760_0, 20, 2;
L_0000010b30f17390 .part v0000010b30dad760_0, 20, 2;
L_0000010b30f18bf0 .part v0000010b30dabaa0_0, 20, 2;
L_0000010b30f18c90 .part v0000010b30dad760_0, 20, 2;
L_0000010b30f17750 .part v0000010b30dabaa0_0, 20, 2;
L_0000010b30f18970 .part v0000010b30dad760_0, 22, 2;
L_0000010b30f18830 .part v0000010b30dad760_0, 22, 2;
L_0000010b30f18d30 .part v0000010b30dabaa0_0, 22, 2;
L_0000010b30f17610 .part v0000010b30dad760_0, 22, 2;
L_0000010b30f18fb0 .part v0000010b30dabaa0_0, 22, 2;
L_0000010b30f18a10 .part v0000010b30dad760_0, 24, 2;
L_0000010b30f17570 .part v0000010b30dad760_0, 24, 2;
L_0000010b30f179d0 .part v0000010b30dabaa0_0, 24, 2;
L_0000010b30f190f0 .part v0000010b30dad760_0, 24, 2;
L_0000010b30f17a70 .part v0000010b30dabaa0_0, 24, 2;
L_0000010b30f180b0 .part v0000010b30dad760_0, 26, 2;
L_0000010b30f172f0 .part v0000010b30dad760_0, 26, 2;
L_0000010b30f19050 .part v0000010b30dabaa0_0, 26, 2;
L_0000010b30f18e70 .part v0000010b30dad760_0, 26, 2;
L_0000010b30f17ed0 .part v0000010b30dabaa0_0, 26, 2;
L_0000010b30f186f0 .part v0000010b30dad760_0, 28, 2;
L_0000010b30f194b0 .part v0000010b30dad760_0, 28, 2;
L_0000010b30f18010 .part v0000010b30dabaa0_0, 28, 2;
L_0000010b30f18150 .part v0000010b30dad760_0, 28, 2;
L_0000010b30f18dd0 .part v0000010b30dabaa0_0, 28, 2;
L_0000010b30f18f10 .part v0000010b30dad760_0, 30, 2;
L_0000010b30f19230 .part v0000010b30dad760_0, 30, 2;
L_0000010b30f16fd0 .part v0000010b30dabaa0_0, 30, 2;
L_0000010b30f192d0 .part v0000010b30dad760_0, 30, 2;
L_0000010b30f17250 .part v0000010b30dabaa0_0, 30, 2;
L_0000010b30f1af90 .part v0000010b30dad760_0, 32, 2;
L_0000010b30f1b3f0 .part v0000010b30dad760_0, 32, 2;
L_0000010b30f1bb70 .part v0000010b30dabaa0_0, 32, 2;
L_0000010b30f19f50 .part v0000010b30dad760_0, 32, 2;
L_0000010b30f1a130 .part v0000010b30dabaa0_0, 32, 2;
L_0000010b30f1a090 .part v0000010b30dad760_0, 34, 2;
L_0000010b30f1b490 .part v0000010b30dad760_0, 34, 2;
L_0000010b30f1a3b0 .part v0000010b30dabaa0_0, 34, 2;
L_0000010b30f1b7b0 .part v0000010b30dad760_0, 34, 2;
L_0000010b30f1a9f0 .part v0000010b30dabaa0_0, 34, 2;
L_0000010b30f1a310 .part v0000010b30dad760_0, 36, 2;
L_0000010b30f19ff0 .part v0000010b30dad760_0, 36, 2;
L_0000010b30f1a4f0 .part v0000010b30dabaa0_0, 36, 2;
L_0000010b30f1ae50 .part v0000010b30dad760_0, 36, 2;
L_0000010b30f1b710 .part v0000010b30dabaa0_0, 36, 2;
L_0000010b30f19690 .part v0000010b30dad760_0, 38, 2;
L_0000010b30f1aa90 .part v0000010b30dad760_0, 38, 2;
L_0000010b30f1adb0 .part v0000010b30dabaa0_0, 38, 2;
L_0000010b30f1b670 .part v0000010b30dad760_0, 38, 2;
L_0000010b30f1b8f0 .part v0000010b30dabaa0_0, 38, 2;
L_0000010b30f1a770 .part v0000010b30dad760_0, 40, 2;
L_0000010b30f1bc10 .part v0000010b30dad760_0, 40, 2;
L_0000010b30f1a1d0 .part v0000010b30dabaa0_0, 40, 2;
L_0000010b30f19910 .part v0000010b30dad760_0, 40, 2;
L_0000010b30f1a270 .part v0000010b30dabaa0_0, 40, 2;
L_0000010b30f195f0 .part v0000010b30dad760_0, 42, 2;
L_0000010b30f1a590 .part v0000010b30dad760_0, 42, 2;
L_0000010b30f1a810 .part v0000010b30dabaa0_0, 42, 2;
L_0000010b30f1ab30 .part v0000010b30dad760_0, 42, 2;
L_0000010b30f1abd0 .part v0000010b30dabaa0_0, 42, 2;
L_0000010b30f1ac70 .part v0000010b30dad760_0, 44, 2;
L_0000010b30f1bad0 .part v0000010b30dad760_0, 44, 2;
L_0000010b30f1ad10 .part v0000010b30dabaa0_0, 44, 2;
L_0000010b30f1aef0 .part v0000010b30dad760_0, 44, 2;
L_0000010b30f19a50 .part v0000010b30dabaa0_0, 44, 2;
L_0000010b30f19b90 .part v0000010b30dad760_0, 46, 2;
L_0000010b30f19eb0 .part v0000010b30dad760_0, 46, 2;
L_0000010b30f1b170 .part v0000010b30dabaa0_0, 46, 2;
L_0000010b30f1b2b0 .part v0000010b30dad760_0, 46, 2;
L_0000010b30f1b350 .part v0000010b30dabaa0_0, 46, 2;
L_0000010b30f1d3d0 .part v0000010b30dad760_0, 48, 2;
L_0000010b30f1cbb0 .part v0000010b30dad760_0, 48, 2;
L_0000010b30f1bf30 .part v0000010b30dabaa0_0, 48, 2;
L_0000010b30f1d790 .part v0000010b30dad760_0, 48, 2;
L_0000010b30f1d8d0 .part v0000010b30dabaa0_0, 48, 2;
L_0000010b30f1c4d0 .part v0000010b30dad760_0, 50, 2;
L_0000010b30f1c750 .part v0000010b30dad760_0, 50, 2;
L_0000010b30f1c930 .part v0000010b30dabaa0_0, 50, 2;
L_0000010b30f1c890 .part v0000010b30dad760_0, 50, 2;
L_0000010b30f1e190 .part v0000010b30dabaa0_0, 50, 2;
LS_0000010b30f1c6b0_0_0 .concat8 [ 2 2 2 2], L_0000010b30f14eb0, L_0000010b30f151d0, L_0000010b30f15bd0, L_0000010b30f15590;
LS_0000010b30f1c6b0_0_4 .concat8 [ 2 2 2 2], L_0000010b30f15130, L_0000010b30f163f0, L_0000010b30f16cb0, L_0000010b30f16170;
LS_0000010b30f1c6b0_0_8 .concat8 [ 2 2 2 2], L_0000010b30f18470, L_0000010b30f174d0, L_0000010b30f18790, L_0000010b30f17890;
LS_0000010b30f1c6b0_0_12 .concat8 [ 2 2 2 2], L_0000010b30f17b10, L_0000010b30f18b50, L_0000010b30f16e90, L_0000010b30f19190;
LS_0000010b30f1c6b0_0_16 .concat8 [ 2 2 2 2], L_0000010b30f1b0d0, L_0000010b30f1b990, L_0000010b30f1b530, L_0000010b30f19870;
LS_0000010b30f1c6b0_0_20 .concat8 [ 2 2 2 2], L_0000010b30f1ba30, L_0000010b30f19550, L_0000010b30f197d0, L_0000010b30f19cd0;
LS_0000010b30f1c6b0_0_24 .concat8 [ 2 2 2 0], L_0000010b30f1c1b0, L_0000010b30f1c070, L_0000010b30f1cc50;
LS_0000010b30f1c6b0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f1c6b0_0_0, LS_0000010b30f1c6b0_0_4, LS_0000010b30f1c6b0_0_8, LS_0000010b30f1c6b0_0_12;
LS_0000010b30f1c6b0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f1c6b0_0_16, LS_0000010b30f1c6b0_0_20, LS_0000010b30f1c6b0_0_24;
L_0000010b30f1c6b0 .concat8 [ 32 22 0 0], LS_0000010b30f1c6b0_1_0, LS_0000010b30f1c6b0_1_4;
L_0000010b30f1c2f0 .part v0000010b30dad760_0, 52, 2;
LS_0000010b30f1c430_0_0 .concat8 [ 2 2 2 2], L_0000010b30f16210, L_0000010b30f154f0, L_0000010b30f15770, L_0000010b30f16850;
LS_0000010b30f1c430_0_4 .concat8 [ 2 2 2 2], L_0000010b30f14d70, L_0000010b30f15d10, L_0000010b30f14ff0, L_0000010b30f149b0;
LS_0000010b30f1c430_0_8 .concat8 [ 2 2 2 2], L_0000010b30f17e30, L_0000010b30f16d50, L_0000010b30f19410, L_0000010b30f17c50;
LS_0000010b30f1c430_0_12 .concat8 [ 2 2 2 2], L_0000010b30f16df0, L_0000010b30f17d90, L_0000010b30f183d0, L_0000010b30f17110;
LS_0000010b30f1c430_0_16 .concat8 [ 2 2 2 2], L_0000010b30f1a630, L_0000010b30f19e10, L_0000010b30f19c30, L_0000010b30f1b850;
LS_0000010b30f1c430_0_20 .concat8 [ 2 2 2 2], L_0000010b30f1a6d0, L_0000010b30f1a950, L_0000010b30f1b030, L_0000010b30f1b210;
LS_0000010b30f1c430_0_24 .concat8 [ 2 2 2 0], L_0000010b30f1e4b0, L_0000010b30f1d0b0, L_0000010b30f1cf70;
LS_0000010b30f1c430_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f1c430_0_0, LS_0000010b30f1c430_0_4, LS_0000010b30f1c430_0_8, LS_0000010b30f1c430_0_12;
LS_0000010b30f1c430_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f1c430_0_16, LS_0000010b30f1c430_0_20, LS_0000010b30f1c430_0_24;
L_0000010b30f1c430 .concat8 [ 32 22 0 0], LS_0000010b30f1c430_1_0, LS_0000010b30f1c430_1_4;
L_0000010b30f1e410 .part v0000010b30dad760_0, 52, 2;
L_0000010b30f1c570 .part v0000010b30dabaa0_0, 52, 2;
LS_0000010b30f1ccf0_0_0 .concat8 [ 2 2 2 2], L_0000010b30f162b0, L_0000010b30f14690, L_0000010b30f167b0, L_0000010b30f168f0;
LS_0000010b30f1ccf0_0_4 .concat8 [ 2 2 2 2], L_0000010b30f16490, L_0000010b30f15db0, L_0000010b30f15270, L_0000010b30f17cf0;
LS_0000010b30f1ccf0_0_8 .concat8 [ 2 2 2 2], L_0000010b30f185b0, L_0000010b30f16f30, L_0000010b30f17930, L_0000010b30f181f0;
LS_0000010b30f1ccf0_0_12 .concat8 [ 2 2 2 2], L_0000010b30f17070, L_0000010b30f188d0, L_0000010b30f18290, L_0000010b30f1bcb0;
LS_0000010b30f1ccf0_0_16 .concat8 [ 2 2 2 2], L_0000010b30f1a8b0, L_0000010b30f1a450, L_0000010b30f1b5d0, L_0000010b30f19d70;
LS_0000010b30f1ccf0_0_20 .concat8 [ 2 2 2 2], L_0000010b30f199b0, L_0000010b30f19730, L_0000010b30f19af0, L_0000010b30f1bfd0;
LS_0000010b30f1ccf0_0_24 .concat8 [ 2 2 2 0], L_0000010b30f1bd50, L_0000010b30f1d970, L_0000010b30f1bdf0;
LS_0000010b30f1ccf0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30f1ccf0_0_0, LS_0000010b30f1ccf0_0_4, LS_0000010b30f1ccf0_0_8, LS_0000010b30f1ccf0_0_12;
LS_0000010b30f1ccf0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30f1ccf0_0_16, LS_0000010b30f1ccf0_0_20, LS_0000010b30f1ccf0_0_24;
L_0000010b30f1ccf0 .concat8 [ 32 22 0 0], LS_0000010b30f1ccf0_1_0, LS_0000010b30f1ccf0_1_4;
L_0000010b30f1cb10 .part v0000010b30dad760_0, 52, 2;
L_0000010b30f1cd90 .part v0000010b30dabaa0_0, 52, 2;
L_0000010b30f1f9f0 .part v0000010b30dad760_0, 0, 16;
L_0000010b30f20850 .cmp/eq 3, v0000010b30d916a0_0, L_0000010b30e6cc38;
L_0000010b30f1fa90 .cmp/eq 3, v0000010b30d916a0_0, L_0000010b30e6cc80;
L_0000010b30f1f3b0 .functor MUXZ 54, v0000010b30dabaa0_0, L_0000010b30f14190, L_0000010b30c60110, C4<>;
L_0000010b30f1fb30 .part L_0000010b30f1f3b0, 0, 16;
L_0000010b30f20990 .concat [ 16 38 0 0], L_0000010b30f1fc70, L_0000010b30e6ccc8;
L_0000010b30f1ea50 .part v0000010b30dad760_0, 0, 52;
L_0000010b30f1ec30 .concat [ 2 52 0 0], L_0000010b30e6cd10, L_0000010b30f1ea50;
L_0000010b30f1eeb0 .part v0000010b30dad760_0, 2, 52;
L_0000010b30f1e7d0 .concat [ 52 2 0 0], L_0000010b30f1eeb0, L_0000010b30e6cd10;
L_0000010b30f1ef50 .cmp/eq 3, v0000010b30d916a0_0, L_0000010b30e6cd58;
L_0000010b30f200d0 .cmp/eq 3, v0000010b30d916a0_0, L_0000010b30e6cda0;
L_0000010b30f20030 .cmp/eq 3, v0000010b30d916a0_0, L_0000010b30e6cde8;
L_0000010b30f1e870 .functor MUXZ 2, L_0000010b30e6ce30, L_0000010b30f1ee10, L_0000010b30c60ff0, C4<>;
L_0000010b30f1fd10 .part v0000010b30d9c0a0_0, 52, 2;
L_0000010b30f1f130 .cmp/eq 2, L_0000010b30f1fd10, L_0000010b30e6ce78;
S_0000010b30d80760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 97, 9 97 0, S_0000010b30d7f630;
 .timescale 0 0;
v0000010b30d5cc50_0 .var/2s "k", 31 0;
S_0000010b30d808f0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 9 109, 9 109 0, S_0000010b30d7f630;
 .timescale 0 0;
v0000010b30d5c890_0 .var/2s "j", 31 0;
S_0000010b30d82830 .scope generate, "gen_bitwise[0]" "gen_bitwise[0]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69870 .param/l "i" 0 9 72, +C4<00>;
v0000010b30d5bcb0_0 .net *"_ivl_0", 1 0, L_0000010b30f15090;  1 drivers
v0000010b30d5c610_0 .net *"_ivl_10", 1 0, L_0000010b30f162b0;  1 drivers
v0000010b30d5d6f0_0 .net *"_ivl_2", 1 0, L_0000010b30f14eb0;  1 drivers
v0000010b30d5be90_0 .net *"_ivl_3", 1 0, L_0000010b30f16350;  1 drivers
v0000010b30d5ce30_0 .net *"_ivl_4", 1 0, L_0000010b30f153b0;  1 drivers
v0000010b30d5bf30_0 .net *"_ivl_6", 1 0, L_0000010b30f16210;  1 drivers
v0000010b30d5cbb0_0 .net *"_ivl_7", 1 0, L_0000010b30f15450;  1 drivers
v0000010b30d5b850_0 .net *"_ivl_8", 1 0, L_0000010b30f158b0;  1 drivers
L_0000010b30f14eb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f15090 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f16210 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f16350, L_0000010b30f153b0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f162b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f15450, L_0000010b30f158b0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7e820 .scope generate, "gen_bitwise[1]" "gen_bitwise[1]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a270 .param/l "i" 0 9 72, +C4<01>;
v0000010b30d5ca70_0 .net *"_ivl_0", 1 0, L_0000010b30f14730;  1 drivers
v0000010b30d5b2b0_0 .net *"_ivl_10", 1 0, L_0000010b30f14690;  1 drivers
v0000010b30d5d650_0 .net *"_ivl_2", 1 0, L_0000010b30f151d0;  1 drivers
v0000010b30d5b990_0 .net *"_ivl_3", 1 0, L_0000010b30f15810;  1 drivers
v0000010b30d5b490_0 .net *"_ivl_4", 1 0, L_0000010b30f16670;  1 drivers
v0000010b30d5c9d0_0 .net *"_ivl_6", 1 0, L_0000010b30f154f0;  1 drivers
v0000010b30d5b530_0 .net *"_ivl_7", 1 0, L_0000010b30f15b30;  1 drivers
v0000010b30d5c070_0 .net *"_ivl_8", 1 0, L_0000010b30f15c70;  1 drivers
L_0000010b30f151d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f14730 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f154f0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f15810, L_0000010b30f16670 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f14690 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f15b30, L_0000010b30f15c70 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7fe00 .scope generate, "gen_bitwise[2]" "gen_bitwise[2]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b697f0 .param/l "i" 0 9 72, +C4<010>;
v0000010b30d5d150_0 .net *"_ivl_0", 1 0, L_0000010b30f15f90;  1 drivers
v0000010b30d5c110_0 .net *"_ivl_10", 1 0, L_0000010b30f167b0;  1 drivers
v0000010b30d5c250_0 .net *"_ivl_2", 1 0, L_0000010b30f15bd0;  1 drivers
v0000010b30d5c390_0 .net *"_ivl_3", 1 0, L_0000010b30f14f50;  1 drivers
v0000010b30d5c930_0 .net *"_ivl_4", 1 0, L_0000010b30f14a50;  1 drivers
v0000010b30d5c430_0 .net *"_ivl_6", 1 0, L_0000010b30f15770;  1 drivers
v0000010b30d5d330_0 .net *"_ivl_7", 1 0, L_0000010b30f165d0;  1 drivers
v0000010b30d5d790_0 .net *"_ivl_8", 1 0, L_0000010b30f159f0;  1 drivers
L_0000010b30f15bd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f15f90 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f15770 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f14f50, L_0000010b30f14a50 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f167b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f165d0, L_0000010b30f159f0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d829c0 .scope generate, "gen_bitwise[3]" "gen_bitwise[3]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a2f0 .param/l "i" 0 9 72, +C4<011>;
v0000010b30d5cb10_0 .net *"_ivl_0", 1 0, L_0000010b30f16030;  1 drivers
v0000010b30d5ccf0_0 .net *"_ivl_10", 1 0, L_0000010b30f168f0;  1 drivers
v0000010b30d5d830_0 .net *"_ivl_2", 1 0, L_0000010b30f15590;  1 drivers
v0000010b30d5d8d0_0 .net *"_ivl_3", 1 0, L_0000010b30f15e50;  1 drivers
v0000010b30d5e9b0_0 .net *"_ivl_4", 1 0, L_0000010b30f16710;  1 drivers
v0000010b30d5ddd0_0 .net *"_ivl_6", 1 0, L_0000010b30f16850;  1 drivers
v0000010b30d5dbf0_0 .net *"_ivl_7", 1 0, L_0000010b30f147d0;  1 drivers
v0000010b30d5e370_0 .net *"_ivl_8", 1 0, L_0000010b30f14870;  1 drivers
L_0000010b30f15590 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f16030 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f16850 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f15e50, L_0000010b30f16710 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f168f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f147d0, L_0000010b30f14870 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7fc70 .scope generate, "gen_bitwise[4]" "gen_bitwise[4]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a430 .param/l "i" 0 9 72, +C4<0100>;
v0000010b30d5dab0_0 .net *"_ivl_0", 1 0, L_0000010b30f160d0;  1 drivers
v0000010b30d5f770_0 .net *"_ivl_10", 1 0, L_0000010b30f16490;  1 drivers
v0000010b30d5eaf0_0 .net *"_ivl_2", 1 0, L_0000010b30f15130;  1 drivers
v0000010b30d5dfb0_0 .net *"_ivl_3", 1 0, L_0000010b30f16990;  1 drivers
v0000010b30d5eeb0_0 .net *"_ivl_4", 1 0, L_0000010b30f16a30;  1 drivers
v0000010b30d5eb90_0 .net *"_ivl_6", 1 0, L_0000010b30f14d70;  1 drivers
v0000010b30d5e190_0 .net *"_ivl_7", 1 0, L_0000010b30f15950;  1 drivers
v0000010b30d5de70_0 .net *"_ivl_8", 1 0, L_0000010b30f14b90;  1 drivers
L_0000010b30f15130 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f160d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f14d70 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f16990, L_0000010b30f16a30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f16490 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f15950, L_0000010b30f14b90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d80a80 .scope generate, "gen_bitwise[5]" "gen_bitwise[5]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69d30 .param/l "i" 0 9 72, +C4<0101>;
v0000010b30d5ed70_0 .net *"_ivl_0", 1 0, L_0000010b30f156d0;  1 drivers
v0000010b30d5eff0_0 .net *"_ivl_10", 1 0, L_0000010b30f15db0;  1 drivers
v0000010b30d5ec30_0 .net *"_ivl_2", 1 0, L_0000010b30f163f0;  1 drivers
v0000010b30d5f1d0_0 .net *"_ivl_3", 1 0, L_0000010b30f15630;  1 drivers
v0000010b30d5e050_0 .net *"_ivl_4", 1 0, L_0000010b30f15a90;  1 drivers
v0000010b30d5ef50_0 .net *"_ivl_6", 1 0, L_0000010b30f15d10;  1 drivers
v0000010b30d5f450_0 .net *"_ivl_7", 1 0, L_0000010b30f16ad0;  1 drivers
v0000010b30d5f3b0_0 .net *"_ivl_8", 1 0, L_0000010b30f16c10;  1 drivers
L_0000010b30f163f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f156d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f15d10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f15630, L_0000010b30f15a90 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f15db0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f16ad0, L_0000010b30f16c10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7e9b0 .scope generate, "gen_bitwise[6]" "gen_bitwise[6]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b699f0 .param/l "i" 0 9 72, +C4<0110>;
v0000010b30d5da10_0 .net *"_ivl_0", 1 0, L_0000010b30f15ef0;  1 drivers
v0000010b30d5e690_0 .net *"_ivl_10", 1 0, L_0000010b30f15270;  1 drivers
v0000010b30d5e4b0_0 .net *"_ivl_2", 1 0, L_0000010b30f16cb0;  1 drivers
v0000010b30d5f4f0_0 .net *"_ivl_3", 1 0, L_0000010b30f16b70;  1 drivers
v0000010b30d5f590_0 .net *"_ivl_4", 1 0, L_0000010b30f14c30;  1 drivers
v0000010b30d5ecd0_0 .net *"_ivl_6", 1 0, L_0000010b30f14ff0;  1 drivers
v0000010b30d5f630_0 .net *"_ivl_7", 1 0, L_0000010b30f14550;  1 drivers
v0000010b30d5dc90_0 .net *"_ivl_8", 1 0, L_0000010b30f145f0;  1 drivers
L_0000010b30f16cb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f15ef0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f14ff0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f16b70, L_0000010b30f14c30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f15270 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f14550, L_0000010b30f145f0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d813e0 .scope generate, "gen_bitwise[7]" "gen_bitwise[7]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69830 .param/l "i" 0 9 72, +C4<0111>;
v0000010b30d5ea50_0 .net *"_ivl_0", 1 0, L_0000010b30f15310;  1 drivers
v0000010b30d5ee10_0 .net *"_ivl_10", 1 0, L_0000010b30f17cf0;  1 drivers
v0000010b30d5dd30_0 .net *"_ivl_2", 1 0, L_0000010b30f16170;  1 drivers
v0000010b30d5e2d0_0 .net *"_ivl_3", 1 0, L_0000010b30f14910;  1 drivers
v0000010b30d5e730_0 .net *"_ivl_4", 1 0, L_0000010b30f14af0;  1 drivers
v0000010b30d5e410_0 .net *"_ivl_6", 1 0, L_0000010b30f149b0;  1 drivers
v0000010b30d5f810_0 .net *"_ivl_7", 1 0, L_0000010b30f14cd0;  1 drivers
v0000010b30d5e230_0 .net *"_ivl_8", 1 0, L_0000010b30f14e10;  1 drivers
L_0000010b30f16170 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f15310 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f149b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f14910, L_0000010b30f14af0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f17cf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f14cd0, L_0000010b30f14e10 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d80440 .scope generate, "gen_bitwise[8]" "gen_bitwise[8]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69a30 .param/l "i" 0 9 72, +C4<01000>;
v0000010b30d5e910_0 .net *"_ivl_0", 1 0, L_0000010b30f18330;  1 drivers
v0000010b30d5e0f0_0 .net *"_ivl_10", 1 0, L_0000010b30f185b0;  1 drivers
v0000010b30d5e550_0 .net *"_ivl_2", 1 0, L_0000010b30f18470;  1 drivers
v0000010b30d5f090_0 .net *"_ivl_3", 1 0, L_0000010b30f176b0;  1 drivers
v0000010b30d5f130_0 .net *"_ivl_4", 1 0, L_0000010b30f19370;  1 drivers
v0000010b30d5e5f0_0 .net *"_ivl_6", 1 0, L_0000010b30f17e30;  1 drivers
v0000010b30d5e870_0 .net *"_ivl_7", 1 0, L_0000010b30f18510;  1 drivers
v0000010b30d5f270_0 .net *"_ivl_8", 1 0, L_0000010b30f17430;  1 drivers
L_0000010b30f18470 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f18330 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f17e30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f176b0, L_0000010b30f19370 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f185b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f18510, L_0000010b30f17430 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d81890 .scope generate, "gen_bitwise[9]" "gen_bitwise[9]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b694f0 .param/l "i" 0 9 72, +C4<01001>;
v0000010b30d5f310_0 .net *"_ivl_0", 1 0, L_0000010b30f18650;  1 drivers
v0000010b30d5df10_0 .net *"_ivl_10", 1 0, L_0000010b30f16f30;  1 drivers
v0000010b30d5f6d0_0 .net *"_ivl_2", 1 0, L_0000010b30f174d0;  1 drivers
v0000010b30d5d970_0 .net *"_ivl_3", 1 0, L_0000010b30f177f0;  1 drivers
v0000010b30d5db50_0 .net *"_ivl_4", 1 0, L_0000010b30f18ab0;  1 drivers
v0000010b30d5e7d0_0 .net *"_ivl_6", 1 0, L_0000010b30f16d50;  1 drivers
v0000010b30d405f0_0 .net *"_ivl_7", 1 0, L_0000010b30f17f70;  1 drivers
v0000010b30d40870_0 .net *"_ivl_8", 1 0, L_0000010b30f17bb0;  1 drivers
L_0000010b30f174d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f18650 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f16d50 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f177f0, L_0000010b30f18ab0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f16f30 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f17f70, L_0000010b30f17bb0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d80f30 .scope generate, "gen_bitwise[10]" "gen_bitwise[10]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b695f0 .param/l "i" 0 9 72, +C4<01010>;
v0000010b30d414f0_0 .net *"_ivl_0", 1 0, L_0000010b30f171b0;  1 drivers
v0000010b30d41090_0 .net *"_ivl_10", 1 0, L_0000010b30f17930;  1 drivers
v0000010b30d41f90_0 .net *"_ivl_2", 1 0, L_0000010b30f18790;  1 drivers
v0000010b30d413b0_0 .net *"_ivl_3", 1 0, L_0000010b30f17390;  1 drivers
v0000010b30d40ff0_0 .net *"_ivl_4", 1 0, L_0000010b30f18bf0;  1 drivers
v0000010b30d40cd0_0 .net *"_ivl_6", 1 0, L_0000010b30f19410;  1 drivers
v0000010b30d40910_0 .net *"_ivl_7", 1 0, L_0000010b30f18c90;  1 drivers
v0000010b30d41810_0 .net *"_ivl_8", 1 0, L_0000010b30f17750;  1 drivers
L_0000010b30f18790 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f171b0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f19410 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f17390, L_0000010b30f18bf0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f17930 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f18c90, L_0000010b30f17750 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d80c10 .scope generate, "gen_bitwise[11]" "gen_bitwise[11]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a370 .param/l "i" 0 9 72, +C4<01011>;
v0000010b30d3fc90_0 .net *"_ivl_0", 1 0, L_0000010b30f18970;  1 drivers
v0000010b30d40050_0 .net *"_ivl_10", 1 0, L_0000010b30f181f0;  1 drivers
v0000010b30d3fdd0_0 .net *"_ivl_2", 1 0, L_0000010b30f17890;  1 drivers
v0000010b30d418b0_0 .net *"_ivl_3", 1 0, L_0000010b30f18830;  1 drivers
v0000010b30d3fb50_0 .net *"_ivl_4", 1 0, L_0000010b30f18d30;  1 drivers
v0000010b30d40d70_0 .net *"_ivl_6", 1 0, L_0000010b30f17c50;  1 drivers
v0000010b30d41270_0 .net *"_ivl_7", 1 0, L_0000010b30f17610;  1 drivers
v0000010b30d41ef0_0 .net *"_ivl_8", 1 0, L_0000010b30f18fb0;  1 drivers
L_0000010b30f17890 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f18970 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f17c50 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f18830, L_0000010b30f18d30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f181f0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f17610, L_0000010b30f18fb0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d80da0 .scope generate, "gen_bitwise[12]" "gen_bitwise[12]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b698b0 .param/l "i" 0 9 72, +C4<01100>;
v0000010b30d3fbf0_0 .net *"_ivl_0", 1 0, L_0000010b30f18a10;  1 drivers
v0000010b30d3fab0_0 .net *"_ivl_10", 1 0, L_0000010b30f17070;  1 drivers
v0000010b30d409b0_0 .net *"_ivl_2", 1 0, L_0000010b30f17b10;  1 drivers
v0000010b30d3fa10_0 .net *"_ivl_3", 1 0, L_0000010b30f17570;  1 drivers
v0000010b30d40a50_0 .net *"_ivl_4", 1 0, L_0000010b30f179d0;  1 drivers
v0000010b30d3f970_0 .net *"_ivl_6", 1 0, L_0000010b30f16df0;  1 drivers
v0000010b30d40190_0 .net *"_ivl_7", 1 0, L_0000010b30f190f0;  1 drivers
v0000010b30d40690_0 .net *"_ivl_8", 1 0, L_0000010b30f17a70;  1 drivers
L_0000010b30f17b10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f18a10 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f16df0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f17570, L_0000010b30f179d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f17070 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f190f0, L_0000010b30f17a70 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d810c0 .scope generate, "gen_bitwise[13]" "gen_bitwise[13]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69770 .param/l "i" 0 9 72, +C4<01101>;
v0000010b30d42030_0 .net *"_ivl_0", 1 0, L_0000010b30f180b0;  1 drivers
v0000010b30d41130_0 .net *"_ivl_10", 1 0, L_0000010b30f188d0;  1 drivers
v0000010b30d41b30_0 .net *"_ivl_2", 1 0, L_0000010b30f18b50;  1 drivers
v0000010b30d40370_0 .net *"_ivl_3", 1 0, L_0000010b30f172f0;  1 drivers
v0000010b30d40af0_0 .net *"_ivl_4", 1 0, L_0000010b30f19050;  1 drivers
v0000010b30d40730_0 .net *"_ivl_6", 1 0, L_0000010b30f17d90;  1 drivers
v0000010b30d41590_0 .net *"_ivl_7", 1 0, L_0000010b30f18e70;  1 drivers
v0000010b30d41630_0 .net *"_ivl_8", 1 0, L_0000010b30f17ed0;  1 drivers
L_0000010b30f18b50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f180b0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f17d90 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f172f0, L_0000010b30f19050 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f188d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f18e70, L_0000010b30f17ed0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d82b50 .scope generate, "gen_bitwise[14]" "gen_bitwise[14]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69af0 .param/l "i" 0 9 72, +C4<01110>;
v0000010b30d41770_0 .net *"_ivl_0", 1 0, L_0000010b30f186f0;  1 drivers
v0000010b30d3ffb0_0 .net *"_ivl_10", 1 0, L_0000010b30f18290;  1 drivers
v0000010b30d3fd30_0 .net *"_ivl_2", 1 0, L_0000010b30f16e90;  1 drivers
v0000010b30d40eb0_0 .net *"_ivl_3", 1 0, L_0000010b30f194b0;  1 drivers
v0000010b30d3fe70_0 .net *"_ivl_4", 1 0, L_0000010b30f18010;  1 drivers
v0000010b30d3ff10_0 .net *"_ivl_6", 1 0, L_0000010b30f183d0;  1 drivers
v0000010b30d407d0_0 .net *"_ivl_7", 1 0, L_0000010b30f18150;  1 drivers
v0000010b30d400f0_0 .net *"_ivl_8", 1 0, L_0000010b30f18dd0;  1 drivers
L_0000010b30f16e90 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f186f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f183d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f194b0, L_0000010b30f18010 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f18290 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f18150, L_0000010b30f18dd0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7eb40 .scope generate, "gen_bitwise[15]" "gen_bitwise[15]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69730 .param/l "i" 0 9 72, +C4<01111>;
v0000010b30d40230_0 .net *"_ivl_0", 1 0, L_0000010b30f18f10;  1 drivers
v0000010b30d41950_0 .net *"_ivl_10", 1 0, L_0000010b30f1bcb0;  1 drivers
v0000010b30d402d0_0 .net *"_ivl_2", 1 0, L_0000010b30f19190;  1 drivers
v0000010b30d416d0_0 .net *"_ivl_3", 1 0, L_0000010b30f19230;  1 drivers
v0000010b30d40410_0 .net *"_ivl_4", 1 0, L_0000010b30f16fd0;  1 drivers
v0000010b30d404b0_0 .net *"_ivl_6", 1 0, L_0000010b30f17110;  1 drivers
v0000010b30d40550_0 .net *"_ivl_7", 1 0, L_0000010b30f192d0;  1 drivers
v0000010b30d40b90_0 .net *"_ivl_8", 1 0, L_0000010b30f17250;  1 drivers
L_0000010b30f19190 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f18f10 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f17110 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f19230, L_0000010b30f16fd0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1bcb0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f192d0, L_0000010b30f17250 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d81250 .scope generate, "gen_bitwise[16]" "gen_bitwise[16]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69cb0 .param/l "i" 0 9 72, +C4<010000>;
v0000010b30d41bd0_0 .net *"_ivl_0", 1 0, L_0000010b30f1af90;  1 drivers
v0000010b30d40c30_0 .net *"_ivl_10", 1 0, L_0000010b30f1a8b0;  1 drivers
v0000010b30d41d10_0 .net *"_ivl_2", 1 0, L_0000010b30f1b0d0;  1 drivers
v0000010b30d40e10_0 .net *"_ivl_3", 1 0, L_0000010b30f1b3f0;  1 drivers
v0000010b30d40f50_0 .net *"_ivl_4", 1 0, L_0000010b30f1bb70;  1 drivers
v0000010b30d420d0_0 .net *"_ivl_6", 1 0, L_0000010b30f1a630;  1 drivers
v0000010b30d411d0_0 .net *"_ivl_7", 1 0, L_0000010b30f19f50;  1 drivers
v0000010b30d41310_0 .net *"_ivl_8", 1 0, L_0000010b30f1a130;  1 drivers
L_0000010b30f1b0d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1af90 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1a630 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1b3f0, L_0000010b30f1bb70 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1a8b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f19f50, L_0000010b30f1a130 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d81570 .scope generate, "gen_bitwise[17]" "gen_bitwise[17]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69cf0 .param/l "i" 0 9 72, +C4<010001>;
v0000010b30d41450_0 .net *"_ivl_0", 1 0, L_0000010b30f1a090;  1 drivers
v0000010b30d419f0_0 .net *"_ivl_10", 1 0, L_0000010b30f1a450;  1 drivers
v0000010b30d41a90_0 .net *"_ivl_2", 1 0, L_0000010b30f1b990;  1 drivers
v0000010b30d41c70_0 .net *"_ivl_3", 1 0, L_0000010b30f1b490;  1 drivers
v0000010b30d41db0_0 .net *"_ivl_4", 1 0, L_0000010b30f1a3b0;  1 drivers
v0000010b30d41e50_0 .net *"_ivl_6", 1 0, L_0000010b30f19e10;  1 drivers
v0000010b30c57940_0 .net *"_ivl_7", 1 0, L_0000010b30f1b7b0;  1 drivers
v0000010b30d93180_0 .net *"_ivl_8", 1 0, L_0000010b30f1a9f0;  1 drivers
L_0000010b30f1b990 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1a090 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f19e10 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1b490, L_0000010b30f1a3b0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1a450 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1b7b0, L_0000010b30f1a9f0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d82ce0 .scope generate, "gen_bitwise[18]" "gen_bitwise[18]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69f70 .param/l "i" 0 9 72, +C4<010010>;
v0000010b30d93720_0 .net *"_ivl_0", 1 0, L_0000010b30f1a310;  1 drivers
v0000010b30d93540_0 .net *"_ivl_10", 1 0, L_0000010b30f1b5d0;  1 drivers
v0000010b30d94b20_0 .net *"_ivl_2", 1 0, L_0000010b30f1b530;  1 drivers
v0000010b30d937c0_0 .net *"_ivl_3", 1 0, L_0000010b30f19ff0;  1 drivers
v0000010b30d946c0_0 .net *"_ivl_4", 1 0, L_0000010b30f1a4f0;  1 drivers
v0000010b30d92b40_0 .net *"_ivl_6", 1 0, L_0000010b30f19c30;  1 drivers
v0000010b30d92a00_0 .net *"_ivl_7", 1 0, L_0000010b30f1ae50;  1 drivers
v0000010b30d93360_0 .net *"_ivl_8", 1 0, L_0000010b30f1b710;  1 drivers
L_0000010b30f1b530 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1a310 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f19c30 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f19ff0, L_0000010b30f1a4f0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1b5d0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1ae50, L_0000010b30f1b710 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d82e70 .scope generate, "gen_bitwise[19]" "gen_bitwise[19]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69930 .param/l "i" 0 9 72, +C4<010011>;
v0000010b30d941c0_0 .net *"_ivl_0", 1 0, L_0000010b30f19690;  1 drivers
v0000010b30d948a0_0 .net *"_ivl_10", 1 0, L_0000010b30f19d70;  1 drivers
v0000010b30d949e0_0 .net *"_ivl_2", 1 0, L_0000010b30f19870;  1 drivers
v0000010b30d92be0_0 .net *"_ivl_3", 1 0, L_0000010b30f1aa90;  1 drivers
v0000010b30d94260_0 .net *"_ivl_4", 1 0, L_0000010b30f1adb0;  1 drivers
v0000010b30d93860_0 .net *"_ivl_6", 1 0, L_0000010b30f1b850;  1 drivers
v0000010b30d92c80_0 .net *"_ivl_7", 1 0, L_0000010b30f1b670;  1 drivers
v0000010b30d932c0_0 .net *"_ivl_8", 1 0, L_0000010b30f1b8f0;  1 drivers
L_0000010b30f19870 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f19690 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1b850 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1aa90, L_0000010b30f1adb0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f19d70 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1b670, L_0000010b30f1b8f0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7ee60 .scope generate, "gen_bitwise[20]" "gen_bitwise[20]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a130 .param/l "i" 0 9 72, +C4<010100>;
v0000010b30d94ee0_0 .net *"_ivl_0", 1 0, L_0000010b30f1a770;  1 drivers
v0000010b30d94d00_0 .net *"_ivl_10", 1 0, L_0000010b30f199b0;  1 drivers
v0000010b30d93c20_0 .net *"_ivl_2", 1 0, L_0000010b30f1ba30;  1 drivers
v0000010b30d93400_0 .net *"_ivl_3", 1 0, L_0000010b30f1bc10;  1 drivers
v0000010b30d93220_0 .net *"_ivl_4", 1 0, L_0000010b30f1a1d0;  1 drivers
v0000010b30d93cc0_0 .net *"_ivl_6", 1 0, L_0000010b30f1a6d0;  1 drivers
v0000010b30d934a0_0 .net *"_ivl_7", 1 0, L_0000010b30f19910;  1 drivers
v0000010b30d92f00_0 .net *"_ivl_8", 1 0, L_0000010b30f1a270;  1 drivers
L_0000010b30f1ba30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1a770 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1a6d0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1bc10, L_0000010b30f1a1d0 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f199b0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f19910, L_0000010b30f1a270 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d81700 .scope generate, "gen_bitwise[21]" "gen_bitwise[21]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69a70 .param/l "i" 0 9 72, +C4<010101>;
v0000010b30d94580_0 .net *"_ivl_0", 1 0, L_0000010b30f195f0;  1 drivers
v0000010b30d94620_0 .net *"_ivl_10", 1 0, L_0000010b30f19730;  1 drivers
v0000010b30d935e0_0 .net *"_ivl_2", 1 0, L_0000010b30f19550;  1 drivers
v0000010b30d94f80_0 .net *"_ivl_3", 1 0, L_0000010b30f1a590;  1 drivers
v0000010b30d93680_0 .net *"_ivl_4", 1 0, L_0000010b30f1a810;  1 drivers
v0000010b30d93d60_0 .net *"_ivl_6", 1 0, L_0000010b30f1a950;  1 drivers
v0000010b30d93900_0 .net *"_ivl_7", 1 0, L_0000010b30f1ab30;  1 drivers
v0000010b30d93fe0_0 .net *"_ivl_8", 1 0, L_0000010b30f1abd0;  1 drivers
L_0000010b30f19550 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f195f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1a950 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1a590, L_0000010b30f1a810 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f19730 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1ab30, L_0000010b30f1abd0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d83000 .scope generate, "gen_bitwise[22]" "gen_bitwise[22]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69970 .param/l "i" 0 9 72, +C4<010110>;
v0000010b30d92d20_0 .net *"_ivl_0", 1 0, L_0000010b30f1ac70;  1 drivers
v0000010b30d93ae0_0 .net *"_ivl_10", 1 0, L_0000010b30f19af0;  1 drivers
v0000010b30d939a0_0 .net *"_ivl_2", 1 0, L_0000010b30f197d0;  1 drivers
v0000010b30d94bc0_0 .net *"_ivl_3", 1 0, L_0000010b30f1bad0;  1 drivers
v0000010b30d92dc0_0 .net *"_ivl_4", 1 0, L_0000010b30f1ad10;  1 drivers
v0000010b30d92960_0 .net *"_ivl_6", 1 0, L_0000010b30f1b030;  1 drivers
v0000010b30d928c0_0 .net *"_ivl_7", 1 0, L_0000010b30f1aef0;  1 drivers
v0000010b30d92fa0_0 .net *"_ivl_8", 1 0, L_0000010b30f19a50;  1 drivers
L_0000010b30f197d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1ac70 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1b030 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1bad0, L_0000010b30f1ad10 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f19af0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1aef0, L_0000010b30f19a50 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d7eff0 .scope generate, "gen_bitwise[23]" "gen_bitwise[23]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69db0 .param/l "i" 0 9 72, +C4<010111>;
v0000010b30d93e00_0 .net *"_ivl_0", 1 0, L_0000010b30f19b90;  1 drivers
v0000010b30d93ea0_0 .net *"_ivl_10", 1 0, L_0000010b30f1bfd0;  1 drivers
v0000010b30d94300_0 .net *"_ivl_2", 1 0, L_0000010b30f19cd0;  1 drivers
v0000010b30d94080_0 .net *"_ivl_3", 1 0, L_0000010b30f19eb0;  1 drivers
v0000010b30d92aa0_0 .net *"_ivl_4", 1 0, L_0000010b30f1b170;  1 drivers
v0000010b30d93040_0 .net *"_ivl_6", 1 0, L_0000010b30f1b210;  1 drivers
v0000010b30d93a40_0 .net *"_ivl_7", 1 0, L_0000010b30f1b2b0;  1 drivers
v0000010b30d92e60_0 .net *"_ivl_8", 1 0, L_0000010b30f1b350;  1 drivers
L_0000010b30f19cd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f19b90 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1b210 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f19eb0, L_0000010b30f1b170 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1bfd0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1b2b0, L_0000010b30f1b350 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d84450 .scope generate, "gen_bitwise[24]" "gen_bitwise[24]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69ff0 .param/l "i" 0 9 72, +C4<011000>;
v0000010b30d93b80_0 .net *"_ivl_0", 1 0, L_0000010b30f1d3d0;  1 drivers
v0000010b30d93f40_0 .net *"_ivl_10", 1 0, L_0000010b30f1bd50;  1 drivers
v0000010b30d94800_0 .net *"_ivl_2", 1 0, L_0000010b30f1c1b0;  1 drivers
v0000010b30d94120_0 .net *"_ivl_3", 1 0, L_0000010b30f1cbb0;  1 drivers
v0000010b30d94760_0 .net *"_ivl_4", 1 0, L_0000010b30f1bf30;  1 drivers
v0000010b30d930e0_0 .net *"_ivl_6", 1 0, L_0000010b30f1e4b0;  1 drivers
v0000010b30d943a0_0 .net *"_ivl_7", 1 0, L_0000010b30f1d790;  1 drivers
v0000010b30d94940_0 .net *"_ivl_8", 1 0, L_0000010b30f1d8d0;  1 drivers
L_0000010b30f1c1b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1d3d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1e4b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1cbb0, L_0000010b30f1bf30 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1bd50 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1d790, L_0000010b30f1d8d0 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d845e0 .scope generate, "gen_bitwise[25]" "gen_bitwise[25]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a070 .param/l "i" 0 9 72, +C4<011001>;
v0000010b30d94440_0 .net *"_ivl_0", 1 0, L_0000010b30f1c4d0;  1 drivers
v0000010b30d944e0_0 .net *"_ivl_10", 1 0, L_0000010b30f1d970;  1 drivers
v0000010b30d94a80_0 .net *"_ivl_2", 1 0, L_0000010b30f1c070;  1 drivers
v0000010b30d94c60_0 .net *"_ivl_3", 1 0, L_0000010b30f1c750;  1 drivers
v0000010b30d94da0_0 .net *"_ivl_4", 1 0, L_0000010b30f1c930;  1 drivers
v0000010b30d94e40_0 .net *"_ivl_6", 1 0, L_0000010b30f1d0b0;  1 drivers
v0000010b30d95020_0 .net *"_ivl_7", 1 0, L_0000010b30f1c890;  1 drivers
v0000010b30d969c0_0 .net *"_ivl_8", 1 0, L_0000010b30f1e190;  1 drivers
L_0000010b30f1c070 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1c4d0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1d0b0 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1c750, L_0000010b30f1c930 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1d970 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1c890, L_0000010b30f1e190 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d83c80 .scope generate, "gen_bitwise[26]" "gen_bitwise[26]" 9 72, 9 72 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69530 .param/l "i" 0 9 72, +C4<011010>;
v0000010b30d96920_0 .net *"_ivl_0", 1 0, L_0000010b30f1c2f0;  1 drivers
v0000010b30d970a0_0 .net *"_ivl_10", 1 0, L_0000010b30f1bdf0;  1 drivers
v0000010b30d97780_0 .net *"_ivl_2", 1 0, L_0000010b30f1cc50;  1 drivers
v0000010b30d962e0_0 .net *"_ivl_3", 1 0, L_0000010b30f1e410;  1 drivers
v0000010b30d95700_0 .net *"_ivl_4", 1 0, L_0000010b30f1c570;  1 drivers
v0000010b30d97820_0 .net *"_ivl_6", 1 0, L_0000010b30f1cf70;  1 drivers
v0000010b30d95b60_0 .net *"_ivl_7", 1 0, L_0000010b30f1cb10;  1 drivers
v0000010b30d95ca0_0 .net *"_ivl_8", 1 0, L_0000010b30f1cd90;  1 drivers
L_0000010b30f1cc50 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f1c2f0 (v0000010b30c58840_0) S_0000010b3069e780;
L_0000010b30f1cf70 .ufunc/vec4 TD_ternary_pkg.t_min, 2, L_0000010b30f1e410, L_0000010b30f1c570 (v0000010b30c582a0_0, v0000010b30c59f60_0) S_0000010b30671a10;
L_0000010b30f1bdf0 .ufunc/vec4 TD_ternary_pkg.t_max, 2, L_0000010b30f1cb10, L_0000010b30f1cd90 (v0000010b30c59ce0_0, v0000010b30c57c60_0) S_0000010b30671880;
S_0000010b30d83fa0 .scope generate, "gen_neg_b[0]" "gen_neg_b[0]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a030 .param/l "i" 0 9 51, +C4<00>;
v0000010b30d967e0_0 .net *"_ivl_0", 1 0, L_0000010b30f129d0;  1 drivers
v0000010b30d976e0_0 .net *"_ivl_2", 1 0, L_0000010b30f13fb0;  1 drivers
L_0000010b30f13fb0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f129d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83190 .scope generate, "gen_neg_b[1]" "gen_neg_b[1]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69df0 .param/l "i" 0 9 51, +C4<01>;
v0000010b30d96420_0 .net *"_ivl_0", 1 0, L_0000010b30f13c90;  1 drivers
v0000010b30d97320_0 .net *"_ivl_2", 1 0, L_0000010b30f13a10;  1 drivers
L_0000010b30f13a10 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13c90 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84770 .scope generate, "gen_neg_b[2]" "gen_neg_b[2]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69eb0 .param/l "i" 0 9 51, +C4<010>;
v0000010b30d975a0_0 .net *"_ivl_0", 1 0, L_0000010b30f12070;  1 drivers
v0000010b30d95520_0 .net *"_ivl_2", 1 0, L_0000010b30f12750;  1 drivers
L_0000010b30f12750 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12070 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83320 .scope generate, "gen_neg_b[3]" "gen_neg_b[3]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69e30 .param/l "i" 0 9 51, +C4<011>;
v0000010b30d96560_0 .net *"_ivl_0", 1 0, L_0000010b30f12c50;  1 drivers
v0000010b30d96600_0 .net *"_ivl_2", 1 0, L_0000010b30f12cf0;  1 drivers
L_0000010b30f12cf0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12c50 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d834b0 .scope generate, "gen_neg_b[4]" "gen_neg_b[4]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a3f0 .param/l "i" 0 9 51, +C4<0100>;
v0000010b30d952a0_0 .net *"_ivl_0", 1 0, L_0000010b30f12430;  1 drivers
v0000010b30d95840_0 .net *"_ivl_2", 1 0, L_0000010b30f13650;  1 drivers
L_0000010b30f13650 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12430 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83640 .scope generate, "gen_neg_b[5]" "gen_neg_b[5]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69b30 .param/l "i" 0 9 51, +C4<0101>;
v0000010b30d964c0_0 .net *"_ivl_0", 1 0, L_0000010b30f12890;  1 drivers
v0000010b30d96ce0_0 .net *"_ivl_2", 1 0, L_0000010b30f14050;  1 drivers
L_0000010b30f14050 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12890 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d837d0 .scope generate, "gen_neg_b[6]" "gen_neg_b[6]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69fb0 .param/l "i" 0 9 51, +C4<0110>;
v0000010b30d95f20_0 .net *"_ivl_0", 1 0, L_0000010b30f135b0;  1 drivers
v0000010b30d95d40_0 .net *"_ivl_2", 1 0, L_0000010b30f12930;  1 drivers
L_0000010b30f12930 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f135b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83960 .scope generate, "gen_neg_b[7]" "gen_neg_b[7]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a2b0 .param/l "i" 0 9 51, +C4<0111>;
v0000010b30d96ec0_0 .net *"_ivl_0", 1 0, L_0000010b30f11df0;  1 drivers
v0000010b30d95340_0 .net *"_ivl_2", 1 0, L_0000010b30f12570;  1 drivers
L_0000010b30f12570 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f11df0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83af0 .scope generate, "gen_neg_b[8]" "gen_neg_b[8]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69bf0 .param/l "i" 0 9 51, +C4<01000>;
v0000010b30d95fc0_0 .net *"_ivl_0", 1 0, L_0000010b30f144b0;  1 drivers
v0000010b30d973c0_0 .net *"_ivl_2", 1 0, L_0000010b30f11fd0;  1 drivers
L_0000010b30f11fd0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f144b0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84900 .scope generate, "gen_neg_b[9]" "gen_neg_b[9]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69ef0 .param/l "i" 0 9 51, +C4<01001>;
v0000010b30d95200_0 .net *"_ivl_0", 1 0, L_0000010b30f11e90;  1 drivers
v0000010b30d97460_0 .net *"_ivl_2", 1 0, L_0000010b30f121b0;  1 drivers
L_0000010b30f121b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f11e90 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84a90 .scope generate, "gen_neg_b[10]" "gen_neg_b[10]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69570 .param/l "i" 0 9 51, +C4<01010>;
v0000010b30d96a60_0 .net *"_ivl_0", 1 0, L_0000010b30f12d90;  1 drivers
v0000010b30d97140_0 .net *"_ivl_2", 1 0, L_0000010b30f13010;  1 drivers
L_0000010b30f13010 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12d90 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d83e10 .scope generate, "gen_neg_b[11]" "gen_neg_b[11]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a4b0 .param/l "i" 0 9 51, +C4<01011>;
v0000010b30d957a0_0 .net *"_ivl_0", 1 0, L_0000010b30f12250;  1 drivers
v0000010b30d950c0_0 .net *"_ivl_2", 1 0, L_0000010b30f14370;  1 drivers
L_0000010b30f14370 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12250 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84130 .scope generate, "gen_neg_b[12]" "gen_neg_b[12]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69e70 .param/l "i" 0 9 51, +C4<01100>;
v0000010b30d96060_0 .net *"_ivl_0", 1 0, L_0000010b30f11f30;  1 drivers
v0000010b30d96100_0 .net *"_ivl_2", 1 0, L_0000010b30f12110;  1 drivers
L_0000010b30f12110 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f11f30 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d842c0 .scope generate, "gen_neg_b[13]" "gen_neg_b[13]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a0b0 .param/l "i" 0 9 51, +C4<01101>;
v0000010b30d97280_0 .net *"_ivl_0", 1 0, L_0000010b30f13290;  1 drivers
v0000010b30d95c00_0 .net *"_ivl_2", 1 0, L_0000010b30f127f0;  1 drivers
L_0000010b30f127f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13290 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d85260 .scope generate, "gen_neg_b[14]" "gen_neg_b[14]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69b70 .param/l "i" 0 9 51, +C4<01110>;
v0000010b30d96c40_0 .net *"_ivl_0", 1 0, L_0000010b30f138d0;  1 drivers
v0000010b30d955c0_0 .net *"_ivl_2", 1 0, L_0000010b30f12610;  1 drivers
L_0000010b30f12610 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f138d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d853f0 .scope generate, "gen_neg_b[15]" "gen_neg_b[15]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69c30 .param/l "i" 0 9 51, +C4<01111>;
v0000010b30d971e0_0 .net *"_ivl_0", 1 0, L_0000010b30f13970;  1 drivers
v0000010b30d966a0_0 .net *"_ivl_2", 1 0, L_0000010b30f13d30;  1 drivers
L_0000010b30f13d30 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13970 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d86520 .scope generate, "gen_neg_b[16]" "gen_neg_b[16]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69c70 .param/l "i" 0 9 51, +C4<010000>;
v0000010b30d958e0_0 .net *"_ivl_0", 1 0, L_0000010b30f13dd0;  1 drivers
v0000010b30d96f60_0 .net *"_ivl_2", 1 0, L_0000010b30f126b0;  1 drivers
L_0000010b30f126b0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13dd0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d858a0 .scope generate, "gen_neg_b[17]" "gen_neg_b[17]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69f30 .param/l "i" 0 9 51, +C4<010001>;
v0000010b30d95160_0 .net *"_ivl_0", 1 0, L_0000010b30f13f10;  1 drivers
v0000010b30d97000_0 .net *"_ivl_2", 1 0, L_0000010b30f122f0;  1 drivers
L_0000010b30f122f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13f10 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84c20 .scope generate, "gen_neg_b[18]" "gen_neg_b[18]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a170 .param/l "i" 0 9 51, +C4<010010>;
v0000010b30d953e0_0 .net *"_ivl_0", 1 0, L_0000010b30f13330;  1 drivers
v0000010b30d95ac0_0 .net *"_ivl_2", 1 0, L_0000010b30f12a70;  1 drivers
L_0000010b30f12a70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13330 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d85580 .scope generate, "gen_neg_b[19]" "gen_neg_b[19]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a1b0 .param/l "i" 0 9 51, +C4<010011>;
v0000010b30d96240_0 .net *"_ivl_0", 1 0, L_0000010b30f12b10;  1 drivers
v0000010b30d96740_0 .net *"_ivl_2", 1 0, L_0000010b30f12ed0;  1 drivers
L_0000010b30f12ed0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12b10 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d85ee0 .scope generate, "gen_neg_b[20]" "gen_neg_b[20]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a1f0 .param/l "i" 0 9 51, +C4<010100>;
v0000010b30d97500_0 .net *"_ivl_0", 1 0, L_0000010b30f136f0;  1 drivers
v0000010b30d95480_0 .net *"_ivl_2", 1 0, L_0000010b30f124d0;  1 drivers
L_0000010b30f124d0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f136f0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d86390 .scope generate, "gen_neg_b[21]" "gen_neg_b[21]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a470 .param/l "i" 0 9 51, +C4<010101>;
v0000010b30d95de0_0 .net *"_ivl_0", 1 0, L_0000010b30f13e70;  1 drivers
v0000010b30d95660_0 .net *"_ivl_2", 1 0, L_0000010b30f12f70;  1 drivers
L_0000010b30f12f70 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13e70 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d85a30 .scope generate, "gen_neg_b[22]" "gen_neg_b[22]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a230 .param/l "i" 0 9 51, +C4<010110>;
v0000010b30d961a0_0 .net *"_ivl_0", 1 0, L_0000010b30f12390;  1 drivers
v0000010b30d97640_0 .net *"_ivl_2", 1 0, L_0000010b30f13830;  1 drivers
L_0000010b30f13830 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f12390 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d85d50 .scope generate, "gen_neg_b[23]" "gen_neg_b[23]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b6a3b0 .param/l "i" 0 9 51, +C4<010111>;
v0000010b30d95980_0 .net *"_ivl_0", 1 0, L_0000010b30f133d0;  1 drivers
v0000010b30d96380_0 .net *"_ivl_2", 1 0, L_0000010b30f13ab0;  1 drivers
L_0000010b30f13ab0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f133d0 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84db0 .scope generate, "gen_neg_b[24]" "gen_neg_b[24]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b695b0 .param/l "i" 0 9 51, +C4<011000>;
v0000010b30d95a20_0 .net *"_ivl_0", 1 0, L_0000010b30f13470;  1 drivers
v0000010b30d96880_0 .net *"_ivl_2", 1 0, L_0000010b30f13510;  1 drivers
L_0000010b30f13510 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13470 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d84f40 .scope generate, "gen_neg_b[25]" "gen_neg_b[25]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69630 .param/l "i" 0 9 51, +C4<011001>;
v0000010b30d96b00_0 .net *"_ivl_0", 1 0, L_0000010b30f13b50;  1 drivers
v0000010b30d95e80_0 .net *"_ivl_2", 1 0, L_0000010b30f140f0;  1 drivers
L_0000010b30f140f0 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f13b50 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d86070 .scope generate, "gen_neg_b[26]" "gen_neg_b[26]" 9 51, 9 51 0, S_0000010b30d7f630;
 .timescale 0 0;
P_0000010b30b69670 .param/l "i" 0 9 51, +C4<011010>;
v0000010b30d96ba0_0 .net *"_ivl_0", 1 0, L_0000010b30f14230;  1 drivers
v0000010b30d96d80_0 .net *"_ivl_2", 1 0, L_0000010b30f16530;  1 drivers
L_0000010b30f16530 .ufunc/vec4 TD_ternary_pkg.t_neg, 2, L_0000010b30f14230 (v0000010b30c58840_0) S_0000010b3069e780;
S_0000010b30d86200 .scope module, "u_adder" "ternary_adder_8trit_cla" 9 62, 6 22 0, S_0000010b30d7f630;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d99d00_0 .net "a", 15 0, L_0000010b30f1f9f0;  1 drivers
v0000010b30d99300_0 .net "b", 15 0, L_0000010b30f1fb30;  1 drivers
v0000010b30d99260_0 .net "cin", 1 0, L_0000010b30e6cbf0;  alias, 1 drivers
v0000010b30d97a00_0 .net "cout", 1 0, L_0000010b30f1ee10;  alias, 1 drivers
v0000010b30d98400_0 .net "sum", 15 0, L_0000010b30f1fc70;  1 drivers
S_0000010b30d850d0 .scope module, "u_adder" "ternary_adder" 6 34, 7 7 0, S_0000010b30d86200;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 2 "cout";
P_0000010b30b696b0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000001000>;
L_0000010b30c61610 .functor BUFZ 2, L_0000010b30e6cbf0, C4<00>, C4<00>, C4<00>;
v0000010b30d97d20_0 .net *"_ivl_61", 1 0, L_0000010b30c61610;  1 drivers
v0000010b30d97960_0 .net "a", 15 0, L_0000010b30f1f9f0;  alias, 1 drivers
v0000010b30d99080_0 .net "b", 15 0, L_0000010b30f1fb30;  alias, 1 drivers
v0000010b30d99120_0 .net "carry", 17 0, L_0000010b30f1fbd0;  1 drivers
v0000010b30d993a0_0 .net "cin", 1 0, L_0000010b30e6cbf0;  alias, 1 drivers
v0000010b30d98ea0_0 .net "cout", 1 0, L_0000010b30f1ee10;  alias, 1 drivers
v0000010b30d97be0_0 .net "sum", 15 0, L_0000010b30f1fc70;  alias, 1 drivers
L_0000010b30f1dfb0 .part L_0000010b30f1f9f0, 0, 2;
L_0000010b30f1ced0 .part L_0000010b30f1fb30, 0, 2;
L_0000010b30f1c610 .part L_0000010b30f1fbd0, 0, 2;
L_0000010b30f1dbf0 .part L_0000010b30f1f9f0, 2, 2;
L_0000010b30f1da10 .part L_0000010b30f1fb30, 2, 2;
L_0000010b30f1d150 .part L_0000010b30f1fbd0, 2, 2;
L_0000010b30f1df10 .part L_0000010b30f1f9f0, 4, 2;
L_0000010b30f1d650 .part L_0000010b30f1fb30, 4, 2;
L_0000010b30f1be90 .part L_0000010b30f1fbd0, 4, 2;
L_0000010b30f1dd30 .part L_0000010b30f1f9f0, 6, 2;
L_0000010b30f1c110 .part L_0000010b30f1fb30, 6, 2;
L_0000010b30f1c250 .part L_0000010b30f1fbd0, 6, 2;
L_0000010b30f1ca70 .part L_0000010b30f1f9f0, 8, 2;
L_0000010b30f1d5b0 .part L_0000010b30f1fb30, 8, 2;
L_0000010b30f1d6f0 .part L_0000010b30f1fbd0, 8, 2;
L_0000010b30f1de70 .part L_0000010b30f1f9f0, 10, 2;
L_0000010b30f1e2d0 .part L_0000010b30f1fb30, 10, 2;
L_0000010b30f1e370 .part L_0000010b30f1fbd0, 10, 2;
L_0000010b30f207b0 .part L_0000010b30f1f9f0, 12, 2;
L_0000010b30f1f450 .part L_0000010b30f1fb30, 12, 2;
L_0000010b30f1ecd0 .part L_0000010b30f1fbd0, 12, 2;
L_0000010b30f1ed70 .part L_0000010b30f1f9f0, 14, 2;
L_0000010b30f1ff90 .part L_0000010b30f1fb30, 14, 2;
L_0000010b30f1f270 .part L_0000010b30f1fbd0, 14, 2;
LS_0000010b30f1fc70_0_0 .concat8 [ 2 2 2 2], L_0000010b30f1e0f0, L_0000010b30f1d1f0, L_0000010b30f1e050, L_0000010b30f1d330;
LS_0000010b30f1fc70_0_4 .concat8 [ 2 2 2 2], L_0000010b30f1d510, L_0000010b30f1ddd0, L_0000010b30f208f0, L_0000010b30f1f810;
L_0000010b30f1fc70 .concat8 [ 8 8 0 0], LS_0000010b30f1fc70_0_0, LS_0000010b30f1fc70_0_4;
LS_0000010b30f1fbd0_0_0 .concat8 [ 2 2 2 2], L_0000010b30c61610, L_0000010b30f1ce30, L_0000010b30f1c7f0, L_0000010b30f1d290;
LS_0000010b30f1fbd0_0_4 .concat8 [ 2 2 2 2], L_0000010b30f1d830, L_0000010b30f1c390, L_0000010b30f1dc90, L_0000010b30f1f590;
LS_0000010b30f1fbd0_0_8 .concat8 [ 2 0 0 0], L_0000010b30f1eb90;
L_0000010b30f1fbd0 .concat8 [ 8 8 2 0], LS_0000010b30f1fbd0_0_0, LS_0000010b30f1fbd0_0_4, LS_0000010b30f1fbd0_0_8;
L_0000010b30f1ee10 .part L_0000010b30f1fbd0, 16, 2;
S_0000010b30d85710 .scope generate, "gen_adders[0]" "gen_adders[0]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b696f0 .param/l "i" 0 7 25, +C4<00>;
S_0000010b30d85bc0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30d85710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d96e20_0 .net "a", 1 0, L_0000010b30f1dfb0;  1 drivers
v0000010b30d97f00_0 .net "b", 1 0, L_0000010b30f1ced0;  1 drivers
v0000010b30d998a0_0 .net "cin", 1 0, L_0000010b30f1c610;  1 drivers
v0000010b30d98c20_0 .net "cout", 1 0, L_0000010b30f1ce30;  1 drivers
v0000010b30d989a0_0 .net "result", 3 0, L_0000010b30f1c9d0;  1 drivers
v0000010b30d97e60_0 .net "sum", 1 0, L_0000010b30f1e0f0;  1 drivers
L_0000010b30f1c9d0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1dfb0, L_0000010b30f1ced0, L_0000010b30f1c610 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1ce30 .part L_0000010b30f1c9d0, 2, 2;
L_0000010b30f1e0f0 .part L_0000010b30f1c9d0, 0, 2;
S_0000010b30db37a0 .scope generate, "gen_adders[1]" "gen_adders[1]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6af70 .param/l "i" 0 7 25, +C4<01>;
S_0000010b30db2670 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d98360_0 .net "a", 1 0, L_0000010b30f1dbf0;  1 drivers
v0000010b30d99ee0_0 .net "b", 1 0, L_0000010b30f1da10;  1 drivers
v0000010b30d98f40_0 .net "cin", 1 0, L_0000010b30f1d150;  1 drivers
v0000010b30d98cc0_0 .net "cout", 1 0, L_0000010b30f1c7f0;  1 drivers
v0000010b30d98860_0 .net "result", 3 0, L_0000010b30f1dab0;  1 drivers
v0000010b30d99b20_0 .net "sum", 1 0, L_0000010b30f1d1f0;  1 drivers
L_0000010b30f1dab0 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1dbf0, L_0000010b30f1da10, L_0000010b30f1d150 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1c7f0 .part L_0000010b30f1dab0, 2, 2;
L_0000010b30f1d1f0 .part L_0000010b30f1dab0, 0, 2;
S_0000010b30db0730 .scope generate, "gen_adders[2]" "gen_adders[2]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6a7b0 .param/l "i" 0 7 25, +C4<010>;
S_0000010b30db0a50 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db0730;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d991c0_0 .net "a", 1 0, L_0000010b30f1df10;  1 drivers
v0000010b30d99760_0 .net "b", 1 0, L_0000010b30f1d650;  1 drivers
v0000010b30d984a0_0 .net "cin", 1 0, L_0000010b30f1be90;  1 drivers
v0000010b30d99940_0 .net "cout", 1 0, L_0000010b30f1d290;  1 drivers
v0000010b30d97c80_0 .net "result", 3 0, L_0000010b30f1d010;  1 drivers
v0000010b30d98540_0 .net "sum", 1 0, L_0000010b30f1e050;  1 drivers
L_0000010b30f1d010 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1df10, L_0000010b30f1d650, L_0000010b30f1be90 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1d290 .part L_0000010b30f1d010, 2, 2;
L_0000010b30f1e050 .part L_0000010b30f1d010, 0, 2;
S_0000010b30db1b80 .scope generate, "gen_adders[3]" "gen_adders[3]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6a9f0 .param/l "i" 0 7 25, +C4<011>;
S_0000010b30db1540 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db1b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d98720_0 .net "a", 1 0, L_0000010b30f1dd30;  1 drivers
v0000010b30d98900_0 .net "b", 1 0, L_0000010b30f1c110;  1 drivers
v0000010b30d98680_0 .net "cin", 1 0, L_0000010b30f1c250;  1 drivers
v0000010b30d996c0_0 .net "cout", 1 0, L_0000010b30f1d830;  1 drivers
v0000010b30d99a80_0 .net "result", 3 0, L_0000010b30f1e230;  1 drivers
v0000010b30d99f80_0 .net "sum", 1 0, L_0000010b30f1d330;  1 drivers
L_0000010b30f1e230 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1dd30, L_0000010b30f1c110, L_0000010b30f1c250 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1d830 .part L_0000010b30f1e230, 2, 2;
L_0000010b30f1d330 .part L_0000010b30f1e230, 0, 2;
S_0000010b30db0be0 .scope generate, "gen_adders[4]" "gen_adders[4]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6a4f0 .param/l "i" 0 7 25, +C4<0100>;
S_0000010b30db24e0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d99440_0 .net "a", 1 0, L_0000010b30f1ca70;  1 drivers
v0000010b30d98180_0 .net "b", 1 0, L_0000010b30f1d5b0;  1 drivers
v0000010b30d98040_0 .net "cin", 1 0, L_0000010b30f1d6f0;  1 drivers
v0000010b30d985e0_0 .net "cout", 1 0, L_0000010b30f1c390;  1 drivers
v0000010b30d97aa0_0 .net "result", 3 0, L_0000010b30f1d470;  1 drivers
v0000010b30d9a020_0 .net "sum", 1 0, L_0000010b30f1d510;  1 drivers
L_0000010b30f1d470 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1ca70, L_0000010b30f1d5b0, L_0000010b30f1d6f0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1c390 .part L_0000010b30f1d470, 2, 2;
L_0000010b30f1d510 .part L_0000010b30f1d470, 0, 2;
S_0000010b30db4290 .scope generate, "gen_adders[5]" "gen_adders[5]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6b330 .param/l "i" 0 7 25, +C4<0101>;
S_0000010b30db1d10 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db4290;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d98fe0_0 .net "a", 1 0, L_0000010b30f1de70;  1 drivers
v0000010b30d99bc0_0 .net "b", 1 0, L_0000010b30f1e2d0;  1 drivers
v0000010b30d982c0_0 .net "cin", 1 0, L_0000010b30f1e370;  1 drivers
v0000010b30d97b40_0 .net "cout", 1 0, L_0000010b30f1dc90;  1 drivers
v0000010b30d987c0_0 .net "result", 3 0, L_0000010b30f1db50;  1 drivers
v0000010b30d99800_0 .net "sum", 1 0, L_0000010b30f1ddd0;  1 drivers
L_0000010b30f1db50 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1de70, L_0000010b30f1e2d0, L_0000010b30f1e370 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1dc90 .part L_0000010b30f1db50, 2, 2;
L_0000010b30f1ddd0 .part L_0000010b30f1db50, 0, 2;
S_0000010b30db3930 .scope generate, "gen_adders[6]" "gen_adders[6]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6acb0 .param/l "i" 0 7 25, +C4<0110>;
S_0000010b30db13b0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db3930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d978c0_0 .net "a", 1 0, L_0000010b30f207b0;  1 drivers
v0000010b30d98e00_0 .net "b", 1 0, L_0000010b30f1f450;  1 drivers
v0000010b30d97fa0_0 .net "cin", 1 0, L_0000010b30f1ecd0;  1 drivers
v0000010b30d999e0_0 .net "cout", 1 0, L_0000010b30f1f590;  1 drivers
v0000010b30d99c60_0 .net "result", 3 0, L_0000010b30f1f090;  1 drivers
v0000010b30d98a40_0 .net "sum", 1 0, L_0000010b30f208f0;  1 drivers
L_0000010b30f1f090 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f207b0, L_0000010b30f1f450, L_0000010b30f1ecd0 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1f590 .part L_0000010b30f1f090, 2, 2;
L_0000010b30f208f0 .part L_0000010b30f1f090, 0, 2;
S_0000010b30db4100 .scope generate, "gen_adders[7]" "gen_adders[7]" 7 25, 7 25 0, S_0000010b30d850d0;
 .timescale 0 0;
P_0000010b30b6ac70 .param/l "i" 0 7 25, +C4<0111>;
S_0000010b30db1ea0 .scope module, "u_btfa" "btfa" 7 26, 8 10 0, S_0000010b30db4100;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /INPUT 2 "cin";
    .port_info 3 /OUTPUT 2 "sum";
    .port_info 4 /OUTPUT 2 "cout";
v0000010b30d98ae0_0 .net "a", 1 0, L_0000010b30f1ed70;  1 drivers
v0000010b30d97dc0_0 .net "b", 1 0, L_0000010b30f1ff90;  1 drivers
v0000010b30d98220_0 .net "cin", 1 0, L_0000010b30f1f270;  1 drivers
v0000010b30d98b80_0 .net "cout", 1 0, L_0000010b30f1eb90;  1 drivers
v0000010b30d98d60_0 .net "result", 3 0, L_0000010b30f20b70;  1 drivers
v0000010b30d980e0_0 .net "sum", 1 0, L_0000010b30f1f810;  1 drivers
L_0000010b30f20b70 .ufunc/vec4 TD_ternary_pkg.t_add_trit, 4, L_0000010b30f1ed70, L_0000010b30f1ff90, L_0000010b30f1f270 (v0000010b30c57da0_0, v0000010b30c58200_0, v0000010b30c58980_0) S_0000010b30630ff0;
L_0000010b30f1eb90 .part L_0000010b30f20b70, 2, 2;
L_0000010b30f1f810 .part L_0000010b30f20b70, 0, 2;
S_0000010b30db3160 .scope module, "u_decoder_a" "btisa_decoder" 5 362, 10 10 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
L_0000010b30c67a40 .functor OR 1, L_0000010b30edf480, L_0000010b30edff20, C4<0>, C4<0>;
L_0000010b30c67ab0 .functor OR 1, L_0000010b30c67a40, L_0000010b30ee0420, C4<0>, C4<0>;
L_0000010b30c60880 .functor OR 1, L_0000010b30c67ab0, L_0000010b30edf200, C4<0>, C4<0>;
L_0000010b30c61bc0 .functor OR 1, L_0000010b30c60880, L_0000010b30edf2a0, C4<0>, C4<0>;
L_0000010b30c608f0 .functor OR 1, L_0000010b30c61bc0, L_0000010b30ee01a0, C4<0>, C4<0>;
L_0000010b30c60960 .functor OR 1, L_0000010b30edf980, L_0000010b30edf8e0, C4<0>, C4<0>;
L_0000010b30c614c0 .functor OR 1, L_0000010b30c60960, L_0000010b30ee11e0, C4<0>, C4<0>;
L_0000010b30c60b20 .functor OR 1, L_0000010b30c614c0, L_0000010b30ee0ce0, C4<0>, C4<0>;
L_0000010b30c60c70 .functor OR 1, L_0000010b30c60b20, L_0000010b30edfd40, C4<0>, C4<0>;
L_0000010b30c61920 .functor OR 1, L_0000010b30c60c70, L_0000010b30edfde0, C4<0>, C4<0>;
L_0000010b30c60dc0 .functor OR 1, L_0000010b30ee0ba0, L_0000010b30edfb60, C4<0>, C4<0>;
L_0000010b30c61300 .functor OR 1, L_0000010b30c60dc0, L_0000010b30ee0a60, C4<0>, C4<0>;
L_0000010b30c610d0 .functor OR 1, L_0000010b30edf3e0, L_0000010b30ee1460, C4<0>, C4<0>;
L_0000010b30c60500 .functor OR 1, L_0000010b30c610d0, L_0000010b30ee0d80, C4<0>, C4<0>;
L_0000010b30c60570 .functor OR 1, L_0000010b30edf340, L_0000010b30edf520, C4<0>, C4<0>;
L_0000010b30c60420 .functor OR 1, L_0000010b30c60570, L_0000010b30ee0b00, C4<0>, C4<0>;
L_0000010b30c61530 .functor OR 1, L_0000010b30c60420, L_0000010b30ee0240, C4<0>, C4<0>;
L_0000010b30c618b0 .functor OR 1, L_0000010b30c61530, L_0000010b30edf020, C4<0>, C4<0>;
L_0000010b30e6b648 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c280_0 .net/2u *"_ivl_100", 5 0, L_0000010b30e6b648;  1 drivers
L_0000010b30e6b690 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9b420_0 .net/2u *"_ivl_104", 5 0, L_0000010b30e6b690;  1 drivers
L_0000010b30e6b6d8 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a160_0 .net/2u *"_ivl_108", 5 0, L_0000010b30e6b6d8;  1 drivers
L_0000010b30e6b720 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9b920_0 .net/2u *"_ivl_112", 5 0, L_0000010b30e6b720;  1 drivers
v0000010b30d9a0c0_0 .net *"_ivl_116", 0 0, L_0000010b30c67a40;  1 drivers
v0000010b30d9b9c0_0 .net *"_ivl_118", 0 0, L_0000010b30c67ab0;  1 drivers
L_0000010b30e6b018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a8e0_0 .net/2u *"_ivl_12", 5 0, L_0000010b30e6b018;  1 drivers
v0000010b30d9aa20_0 .net *"_ivl_120", 0 0, L_0000010b30c60880;  1 drivers
v0000010b30d9ae80_0 .net *"_ivl_122", 0 0, L_0000010b30c61bc0;  1 drivers
v0000010b30d9bb00_0 .net *"_ivl_126", 0 0, L_0000010b30c60960;  1 drivers
v0000010b30d9ba60_0 .net *"_ivl_128", 0 0, L_0000010b30c614c0;  1 drivers
v0000010b30d9b4c0_0 .net *"_ivl_130", 0 0, L_0000010b30c60b20;  1 drivers
v0000010b30d9ab60_0 .net *"_ivl_132", 0 0, L_0000010b30c60c70;  1 drivers
v0000010b30d9b560_0 .net *"_ivl_136", 0 0, L_0000010b30c60dc0;  1 drivers
v0000010b30d9a2a0_0 .net *"_ivl_140", 0 0, L_0000010b30c610d0;  1 drivers
v0000010b30d9b6a0_0 .net *"_ivl_144", 0 0, L_0000010b30c60570;  1 drivers
v0000010b30d9bd80_0 .net *"_ivl_146", 0 0, L_0000010b30c60420;  1 drivers
v0000010b30d9c320_0 .net *"_ivl_148", 0 0, L_0000010b30c61530;  1 drivers
L_0000010b30e6b060 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c500_0 .net/2u *"_ivl_16", 5 0, L_0000010b30e6b060;  1 drivers
L_0000010b30e6b0a8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c1e0_0 .net/2u *"_ivl_20", 5 0, L_0000010b30e6b0a8;  1 drivers
L_0000010b30e6b0f0 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9be20_0 .net/2u *"_ivl_24", 5 0, L_0000010b30e6b0f0;  1 drivers
L_0000010b30e6b138 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c140_0 .net/2u *"_ivl_28", 5 0, L_0000010b30e6b138;  1 drivers
L_0000010b30e6b180 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c3c0_0 .net/2u *"_ivl_32", 5 0, L_0000010b30e6b180;  1 drivers
L_0000010b30e6b1c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a340_0 .net/2u *"_ivl_36", 5 0, L_0000010b30e6b1c8;  1 drivers
L_0000010b30e6b210 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c460_0 .net/2u *"_ivl_40", 5 0, L_0000010b30e6b210;  1 drivers
L_0000010b30e6b258 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9a5c0_0 .net/2u *"_ivl_44", 5 0, L_0000010b30e6b258;  1 drivers
L_0000010b30e6b2a0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c5a0_0 .net/2u *"_ivl_48", 5 0, L_0000010b30e6b2a0;  1 drivers
L_0000010b30e6b2e8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c780_0 .net/2u *"_ivl_52", 5 0, L_0000010b30e6b2e8;  1 drivers
L_0000010b30e6b330 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c820_0 .net/2u *"_ivl_56", 5 0, L_0000010b30e6b330;  1 drivers
L_0000010b30e6b378 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0000010b30d9ac00_0 .net/2u *"_ivl_60", 5 0, L_0000010b30e6b378;  1 drivers
L_0000010b30e6b3c0 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9ade0_0 .net/2u *"_ivl_64", 5 0, L_0000010b30e6b3c0;  1 drivers
L_0000010b30e6b408 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0000010b30d9ca00_0 .net/2u *"_ivl_68", 5 0, L_0000010b30e6b408;  1 drivers
L_0000010b30e6b450 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9d4a0_0 .net/2u *"_ivl_72", 5 0, L_0000010b30e6b450;  1 drivers
L_0000010b30e6b498 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9e440_0 .net/2u *"_ivl_76", 5 0, L_0000010b30e6b498;  1 drivers
L_0000010b30e6afd0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9e4e0_0 .net/2u *"_ivl_8", 5 0, L_0000010b30e6afd0;  1 drivers
L_0000010b30e6b4e0 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9df40_0 .net/2u *"_ivl_80", 5 0, L_0000010b30e6b4e0;  1 drivers
L_0000010b30e6b528 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9e580_0 .net/2u *"_ivl_84", 5 0, L_0000010b30e6b528;  1 drivers
L_0000010b30e6b570 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9e800_0 .net/2u *"_ivl_88", 5 0, L_0000010b30e6b570;  1 drivers
L_0000010b30e6b5b8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9d220_0 .net/2u *"_ivl_92", 5 0, L_0000010b30e6b5b8;  1 drivers
L_0000010b30e6b600 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000010b30d9d540_0 .net/2u *"_ivl_96", 5 0, L_0000010b30e6b600;  1 drivers
v0000010b30d9f020_0 .var "alu_op", 2 0;
v0000010b30d9dd60_0 .var "alu_src", 0 0;
v0000010b30d9d720_0 .var "branch", 0 0;
v0000010b30d9ee40_0 .var "branch_type", 1 0;
v0000010b30d9ce60_0 .var "halt", 0 0;
v0000010b30d9dc20_0 .net "instruction", 17 0, v0000010b30e4be10_0;  1 drivers
v0000010b30d9d5e0_0 .net "is_arithmetic", 0 0, L_0000010b30c608f0;  1 drivers
v0000010b30d9d2c0_0 .net "is_branch", 0 0, L_0000010b30c61300;  1 drivers
v0000010b30d9d9a0_0 .net "is_jump", 0 0, L_0000010b30c60500;  1 drivers
v0000010b30d9e300_0 .net "is_logic", 0 0, L_0000010b30c61920;  1 drivers
v0000010b30d9d7c0_0 .net "is_memory", 0 0, L_0000010b30c618b0;  1 drivers
v0000010b30d9cc80_0 .var "jump", 0 0;
v0000010b30d9eb20_0 .var "mem_read", 0 0;
v0000010b30d9cf00_0 .var "mem_write", 0 0;
v0000010b30d9cfa0_0 .net "op_is_add", 0 0, L_0000010b30edf480;  1 drivers
v0000010b30d9e940_0 .net "op_is_addi", 0 0, L_0000010b30edfa20;  1 drivers
v0000010b30d9e620_0 .net "op_is_beq", 0 0, L_0000010b30ee0ba0;  1 drivers
v0000010b30d9ec60_0 .net "op_is_blt", 0 0, L_0000010b30ee0a60;  1 drivers
v0000010b30d9d400_0 .net "op_is_bne", 0 0, L_0000010b30edfb60;  1 drivers
v0000010b30d9ea80_0 .net "op_is_ecall", 0 0, L_0000010b30ee1780;  1 drivers
v0000010b30d9e1c0_0 .net "op_is_halt", 0 0, L_0000010b30edf660;  1 drivers
v0000010b30d9d860_0 .net "op_is_inv", 0 0, L_0000010b30ee0ce0;  1 drivers
v0000010b30d9e760_0 .net "op_is_jal", 0 0, L_0000010b30edf3e0;  1 drivers
v0000010b30d9c960_0 .net "op_is_jalr", 0 0, L_0000010b30ee1460;  1 drivers
v0000010b30d9d680_0 .net "op_is_jr", 0 0, L_0000010b30ee0d80;  1 drivers
v0000010b30d9e120_0 .net "op_is_ld", 0 0, L_0000010b30edf340;  1 drivers
v0000010b30d9e8a0_0 .net "op_is_ldt", 0 0, L_0000010b30ee0b00;  1 drivers
v0000010b30d9e9e0_0 .net "op_is_lui", 0 0, L_0000010b30edf020;  1 drivers
v0000010b30d9d0e0_0 .net "op_is_max", 0 0, L_0000010b30edf8e0;  1 drivers
v0000010b30d9ef80_0 .net "op_is_min", 0 0, L_0000010b30edf980;  1 drivers
v0000010b30d9d180_0 .net "op_is_mul", 0 0, L_0000010b30edf200;  1 drivers
v0000010b30d9dae0_0 .net "op_is_neg", 0 0, L_0000010b30ee0420;  1 drivers
v0000010b30d9ed00_0 .net "op_is_nop", 0 0, L_0000010b30ee06a0;  1 drivers
v0000010b30d9d900_0 .net "op_is_nti", 0 0, L_0000010b30edfde0;  1 drivers
v0000010b30d9da40_0 .net "op_is_pti", 0 0, L_0000010b30edfd40;  1 drivers
v0000010b30d9e3a0_0 .net "op_is_shl", 0 0, L_0000010b30edf2a0;  1 drivers
v0000010b30d9d360_0 .net "op_is_shr", 0 0, L_0000010b30ee01a0;  1 drivers
v0000010b30d9ebc0_0 .net "op_is_st", 0 0, L_0000010b30edf520;  1 drivers
v0000010b30d9dcc0_0 .net "op_is_stt", 0 0, L_0000010b30ee0240;  1 drivers
v0000010b30d9db80_0 .net "op_is_sub", 0 0, L_0000010b30edff20;  1 drivers
v0000010b30d9de00_0 .net "op_is_xor", 0 0, L_0000010b30ee11e0;  1 drivers
v0000010b30d9dea0_0 .net "opcode", 5 0, L_0000010b30ee10a0;  alias, 1 drivers
v0000010b30d9caa0_0 .net "rd", 3 0, L_0000010b30ee1320;  alias, 1 drivers
v0000010b30d9dfe0_0 .var "reg_write", 0 0;
v0000010b30d9e080_0 .net "rs1", 3 0, L_0000010b30edfac0;  alias, 1 drivers
v0000010b30d9e260_0 .net "rs2_imm", 3 0, L_0000010b30ee04c0;  alias, 1 drivers
E_0000010b30b694b0/0 .event anyedge, v0000010b30d9d5e0_0, v0000010b30d9cfa0_0, v0000010b30d9db80_0, v0000010b30d9dae0_0;
E_0000010b30b694b0/1 .event anyedge, v0000010b30d9d180_0, v0000010b30d9e3a0_0, v0000010b30d9d360_0, v0000010b30d9e300_0;
E_0000010b30b694b0/2 .event anyedge, v0000010b30d9ef80_0, v0000010b30d9d0e0_0, v0000010b30d9de00_0, v0000010b30d9d860_0;
E_0000010b30b694b0/3 .event anyedge, v0000010b30d9da40_0, v0000010b30d9d900_0, v0000010b30d9d2c0_0, v0000010b30d9e620_0;
E_0000010b30b694b0/4 .event anyedge, v0000010b30d9d400_0, v0000010b30d9ec60_0, v0000010b30d9d9a0_0, v0000010b30d9e760_0;
E_0000010b30b694b0/5 .event anyedge, v0000010b30d9c960_0, v0000010b30d9e120_0, v0000010b30d9e8a0_0, v0000010b30d9ebc0_0;
E_0000010b30b694b0/6 .event anyedge, v0000010b30d9dcc0_0, v0000010b30d9e9e0_0, v0000010b30d9e1c0_0;
E_0000010b30b694b0 .event/or E_0000010b30b694b0/0, E_0000010b30b694b0/1, E_0000010b30b694b0/2, E_0000010b30b694b0/3, E_0000010b30b694b0/4, E_0000010b30b694b0/5, E_0000010b30b694b0/6;
L_0000010b30ee10a0 .part v0000010b30e4be10_0, 12, 6;
L_0000010b30ee1320 .part v0000010b30e4be10_0, 8, 4;
L_0000010b30edfac0 .part v0000010b30e4be10_0, 4, 4;
L_0000010b30ee04c0 .part v0000010b30e4be10_0, 0, 4;
L_0000010b30edf480 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6afd0;
L_0000010b30edff20 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b018;
L_0000010b30ee0420 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b060;
L_0000010b30edf200 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b0a8;
L_0000010b30edf2a0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b0f0;
L_0000010b30ee01a0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b138;
L_0000010b30edfa20 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b180;
L_0000010b30ee0ba0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b1c8;
L_0000010b30edfb60 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b210;
L_0000010b30ee0a60 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b258;
L_0000010b30edf980 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b2a0;
L_0000010b30edf8e0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b2e8;
L_0000010b30ee11e0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b330;
L_0000010b30ee0ce0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b378;
L_0000010b30edfd40 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b3c0;
L_0000010b30edfde0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b408;
L_0000010b30edf3e0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b450;
L_0000010b30ee1460 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b498;
L_0000010b30ee0d80 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b4e0;
L_0000010b30edf340 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b528;
L_0000010b30edf520 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b570;
L_0000010b30ee0b00 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b5b8;
L_0000010b30ee0240 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b600;
L_0000010b30edf020 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b648;
L_0000010b30ee06a0 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b690;
L_0000010b30ee1780 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b6d8;
L_0000010b30edf660 .cmp/eq 6, L_0000010b30ee10a0, L_0000010b30e6b720;
S_0000010b30db1220 .scope module, "u_decoder_b" "btisa_decoder" 5 380, 10 10 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 18 "instruction";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 4 "rd";
    .port_info 3 /OUTPUT 4 "rs1";
    .port_info 4 /OUTPUT 4 "rs2_imm";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 1 "mem_read";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 2 "branch_type";
    .port_info 10 /OUTPUT 1 "jump";
    .port_info 11 /OUTPUT 1 "alu_src";
    .port_info 12 /OUTPUT 3 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
L_0000010b30c605e0 .functor OR 1, L_0000010b30ee0600, L_0000010b30edf5c0, C4<0>, C4<0>;
L_0000010b30c601f0 .functor OR 1, L_0000010b30c605e0, L_0000010b30ee0f60, C4<0>, C4<0>;
L_0000010b30c607a0 .functor OR 1, L_0000010b30c601f0, L_0000010b30edf700, C4<0>, C4<0>;
L_0000010b30c60ab0 .functor OR 1, L_0000010b30c607a0, L_0000010b30edfc00, C4<0>, C4<0>;
L_0000010b30c60650 .functor OR 1, L_0000010b30c60ab0, L_0000010b30ee0e20, C4<0>, C4<0>;
L_0000010b30c615a0 .functor OR 1, L_0000010b30edffc0, L_0000010b30edf7a0, C4<0>, C4<0>;
L_0000010b30c61840 .functor OR 1, L_0000010b30c615a0, L_0000010b30ee0920, C4<0>, C4<0>;
L_0000010b30c611b0 .functor OR 1, L_0000010b30c61840, L_0000010b30ee09c0, C4<0>, C4<0>;
L_0000010b30c61220 .functor OR 1, L_0000010b30c611b0, L_0000010b30ee1140, C4<0>, C4<0>;
L_0000010b30c606c0 .functor OR 1, L_0000010b30c61220, L_0000010b30edf840, C4<0>, C4<0>;
L_0000010b30c60d50 .functor OR 1, L_0000010b30ee0380, L_0000010b30edfca0, C4<0>, C4<0>;
L_0000010b30c60b90 .functor OR 1, L_0000010b30c60d50, L_0000010b30edf160, C4<0>, C4<0>;
L_0000010b30c61990 .functor OR 1, L_0000010b30ee1500, L_0000010b30ee15a0, C4<0>, C4<0>;
L_0000010b30c60c00 .functor OR 1, L_0000010b30c61990, L_0000010b30ee1640, C4<0>, C4<0>;
L_0000010b30c60810 .functor OR 1, L_0000010b30ee16e0, L_0000010b30ee3080, C4<0>, C4<0>;
L_0000010b30c61c30 .functor OR 1, L_0000010b30c60810, L_0000010b30ee1e60, C4<0>, C4<0>;
L_0000010b30c60a40 .functor OR 1, L_0000010b30c61c30, L_0000010b30ee1f00, C4<0>, C4<0>;
L_0000010b30c60e30 .functor OR 1, L_0000010b30c60a40, L_0000010b30ee33a0, C4<0>, C4<0>;
L_0000010b30e6bde0 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9eda0_0 .net/2u *"_ivl_100", 5 0, L_0000010b30e6bde0;  1 drivers
L_0000010b30e6be28 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9c8c0_0 .net/2u *"_ivl_104", 5 0, L_0000010b30e6be28;  1 drivers
L_0000010b30e6be70 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9e6c0_0 .net/2u *"_ivl_108", 5 0, L_0000010b30e6be70;  1 drivers
L_0000010b30e6beb8 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9eee0_0 .net/2u *"_ivl_112", 5 0, L_0000010b30e6beb8;  1 drivers
v0000010b30d9cb40_0 .net *"_ivl_116", 0 0, L_0000010b30c605e0;  1 drivers
v0000010b30d9cbe0_0 .net *"_ivl_118", 0 0, L_0000010b30c601f0;  1 drivers
L_0000010b30e6b7b0 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0000010b30d9cd20_0 .net/2u *"_ivl_12", 5 0, L_0000010b30e6b7b0;  1 drivers
v0000010b30d9cdc0_0 .net *"_ivl_120", 0 0, L_0000010b30c607a0;  1 drivers
v0000010b30d9d040_0 .net *"_ivl_122", 0 0, L_0000010b30c60ab0;  1 drivers
v0000010b30da0560_0 .net *"_ivl_126", 0 0, L_0000010b30c615a0;  1 drivers
v0000010b30da06a0_0 .net *"_ivl_128", 0 0, L_0000010b30c61840;  1 drivers
v0000010b30d9f5c0_0 .net *"_ivl_130", 0 0, L_0000010b30c611b0;  1 drivers
v0000010b30da16e0_0 .net *"_ivl_132", 0 0, L_0000010b30c61220;  1 drivers
v0000010b30da1780_0 .net *"_ivl_136", 0 0, L_0000010b30c60d50;  1 drivers
v0000010b30d9f480_0 .net *"_ivl_140", 0 0, L_0000010b30c61990;  1 drivers
v0000010b30da1640_0 .net *"_ivl_144", 0 0, L_0000010b30c60810;  1 drivers
v0000010b30d9f700_0 .net *"_ivl_146", 0 0, L_0000010b30c61c30;  1 drivers
v0000010b30d9f0c0_0 .net *"_ivl_148", 0 0, L_0000010b30c60a40;  1 drivers
L_0000010b30e6b7f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9fb60_0 .net/2u *"_ivl_16", 5 0, L_0000010b30e6b7f8;  1 drivers
L_0000010b30e6b840 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000010b30da0920_0 .net/2u *"_ivl_20", 5 0, L_0000010b30e6b840;  1 drivers
L_0000010b30e6b888 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f160_0 .net/2u *"_ivl_24", 5 0, L_0000010b30e6b888;  1 drivers
L_0000010b30e6b8d0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f200_0 .net/2u *"_ivl_28", 5 0, L_0000010b30e6b8d0;  1 drivers
L_0000010b30e6b918 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f7a0_0 .net/2u *"_ivl_32", 5 0, L_0000010b30e6b918;  1 drivers
L_0000010b30e6b960 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000010b30da1820_0 .net/2u *"_ivl_36", 5 0, L_0000010b30e6b960;  1 drivers
L_0000010b30e6b9a8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0000010b30da04c0_0 .net/2u *"_ivl_40", 5 0, L_0000010b30e6b9a8;  1 drivers
L_0000010b30e6b9f0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0000010b30d9ff20_0 .net/2u *"_ivl_44", 5 0, L_0000010b30e6b9f0;  1 drivers
L_0000010b30e6ba38 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0000010b30da0380_0 .net/2u *"_ivl_48", 5 0, L_0000010b30e6ba38;  1 drivers
L_0000010b30e6ba80 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0000010b30da0600_0 .net/2u *"_ivl_52", 5 0, L_0000010b30e6ba80;  1 drivers
L_0000010b30e6bac8 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0000010b30da09c0_0 .net/2u *"_ivl_56", 5 0, L_0000010b30e6bac8;  1 drivers
L_0000010b30e6bb10 .functor BUFT 1, C4<010100>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f2a0_0 .net/2u *"_ivl_60", 5 0, L_0000010b30e6bb10;  1 drivers
L_0000010b30e6bb58 .functor BUFT 1, C4<010101>, C4<0>, C4<0>, C4<0>;
v0000010b30d9fca0_0 .net/2u *"_ivl_64", 5 0, L_0000010b30e6bb58;  1 drivers
L_0000010b30e6bba0 .functor BUFT 1, C4<010110>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f840_0 .net/2u *"_ivl_68", 5 0, L_0000010b30e6bba0;  1 drivers
L_0000010b30e6bbe8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0000010b30da01a0_0 .net/2u *"_ivl_72", 5 0, L_0000010b30e6bbe8;  1 drivers
L_0000010b30e6bc30 .functor BUFT 1, C4<011001>, C4<0>, C4<0>, C4<0>;
v0000010b30da0740_0 .net/2u *"_ivl_76", 5 0, L_0000010b30e6bc30;  1 drivers
L_0000010b30e6b768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000010b30da1500_0 .net/2u *"_ivl_8", 5 0, L_0000010b30e6b768;  1 drivers
L_0000010b30e6bc78 .functor BUFT 1, C4<011010>, C4<0>, C4<0>, C4<0>;
v0000010b30da11e0_0 .net/2u *"_ivl_80", 5 0, L_0000010b30e6bc78;  1 drivers
L_0000010b30e6bcc0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0000010b30da0420_0 .net/2u *"_ivl_84", 5 0, L_0000010b30e6bcc0;  1 drivers
L_0000010b30e6bd08 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v0000010b30da1140_0 .net/2u *"_ivl_88", 5 0, L_0000010b30e6bd08;  1 drivers
L_0000010b30e6bd50 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0000010b30da0c40_0 .net/2u *"_ivl_92", 5 0, L_0000010b30e6bd50;  1 drivers
L_0000010b30e6bd98 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0000010b30d9f340_0 .net/2u *"_ivl_96", 5 0, L_0000010b30e6bd98;  1 drivers
v0000010b30da0ec0_0 .var "alu_op", 2 0;
v0000010b30da1460_0 .var "alu_src", 0 0;
v0000010b30d9f8e0_0 .var "branch", 0 0;
v0000010b30d9f3e0_0 .var "branch_type", 1 0;
v0000010b30d9f980_0 .var "halt", 0 0;
v0000010b30da1000_0 .net "instruction", 17 0, v0000010b30e4d7b0_0;  1 drivers
v0000010b30da0d80_0 .net "is_arithmetic", 0 0, L_0000010b30c60650;  1 drivers
v0000010b30d9f520_0 .net "is_branch", 0 0, L_0000010b30c60b90;  1 drivers
v0000010b30da0e20_0 .net "is_jump", 0 0, L_0000010b30c60c00;  1 drivers
v0000010b30d9f660_0 .net "is_logic", 0 0, L_0000010b30c606c0;  1 drivers
v0000010b30d9fd40_0 .net "is_memory", 0 0, L_0000010b30c60e30;  1 drivers
v0000010b30d9fa20_0 .var "jump", 0 0;
v0000010b30d9fac0_0 .var "mem_read", 0 0;
v0000010b30da13c0_0 .var "mem_write", 0 0;
v0000010b30d9fc00_0 .net "op_is_add", 0 0, L_0000010b30ee0600;  1 drivers
v0000010b30d9fde0_0 .net "op_is_addi", 0 0, L_0000010b30ee0740;  1 drivers
v0000010b30da07e0_0 .net "op_is_beq", 0 0, L_0000010b30ee0380;  1 drivers
v0000010b30d9fe80_0 .net "op_is_blt", 0 0, L_0000010b30edf160;  1 drivers
v0000010b30d9ffc0_0 .net "op_is_bne", 0 0, L_0000010b30edfca0;  1 drivers
v0000010b30da0060_0 .net "op_is_ecall", 0 0, L_0000010b30ee2040;  1 drivers
v0000010b30da0100_0 .net "op_is_halt", 0 0, L_0000010b30ee2720;  1 drivers
v0000010b30da0240_0 .net "op_is_inv", 0 0, L_0000010b30ee09c0;  1 drivers
v0000010b30da02e0_0 .net "op_is_jal", 0 0, L_0000010b30ee1500;  1 drivers
v0000010b30da0880_0 .net "op_is_jalr", 0 0, L_0000010b30ee15a0;  1 drivers
v0000010b30da0a60_0 .net "op_is_jr", 0 0, L_0000010b30ee1640;  1 drivers
v0000010b30da0b00_0 .net "op_is_ld", 0 0, L_0000010b30ee16e0;  1 drivers
v0000010b30da0ba0_0 .net "op_is_ldt", 0 0, L_0000010b30ee1e60;  1 drivers
v0000010b30da0ce0_0 .net "op_is_lui", 0 0, L_0000010b30ee33a0;  1 drivers
v0000010b30da0f60_0 .net "op_is_max", 0 0, L_0000010b30edf7a0;  1 drivers
v0000010b30da10a0_0 .net "op_is_min", 0 0, L_0000010b30edffc0;  1 drivers
v0000010b30da1280_0 .net "op_is_mul", 0 0, L_0000010b30edf700;  1 drivers
v0000010b30da1320_0 .net "op_is_neg", 0 0, L_0000010b30ee0f60;  1 drivers
v0000010b30da15a0_0 .net "op_is_nop", 0 0, L_0000010b30ee2400;  1 drivers
v0000010b30da1960_0 .net "op_is_nti", 0 0, L_0000010b30edf840;  1 drivers
v0000010b30da1be0_0 .net "op_is_pti", 0 0, L_0000010b30ee1140;  1 drivers
v0000010b30da2f40_0 .net "op_is_shl", 0 0, L_0000010b30edfc00;  1 drivers
v0000010b30da1fa0_0 .net "op_is_shr", 0 0, L_0000010b30ee0e20;  1 drivers
v0000010b30da2fe0_0 .net "op_is_st", 0 0, L_0000010b30ee3080;  1 drivers
v0000010b30da1d20_0 .net "op_is_stt", 0 0, L_0000010b30ee1f00;  1 drivers
v0000010b30da2cc0_0 .net "op_is_sub", 0 0, L_0000010b30edf5c0;  1 drivers
v0000010b30da3760_0 .net "op_is_xor", 0 0, L_0000010b30ee0920;  1 drivers
v0000010b30da2d60_0 .net "opcode", 5 0, L_0000010b30edf0c0;  alias, 1 drivers
v0000010b30da4020_0 .net "rd", 3 0, L_0000010b30ee0c40;  alias, 1 drivers
v0000010b30da3b20_0 .var "reg_write", 0 0;
v0000010b30da31c0_0 .net "rs1", 3 0, L_0000010b30ee0ec0;  alias, 1 drivers
v0000010b30da3e40_0 .net "rs2_imm", 3 0, L_0000010b30ee02e0;  alias, 1 drivers
E_0000010b30b6b0f0/0 .event anyedge, v0000010b30da0d80_0, v0000010b30d9fc00_0, v0000010b30da2cc0_0, v0000010b30da1320_0;
E_0000010b30b6b0f0/1 .event anyedge, v0000010b30da1280_0, v0000010b30da2f40_0, v0000010b30da1fa0_0, v0000010b30d9f660_0;
E_0000010b30b6b0f0/2 .event anyedge, v0000010b30da10a0_0, v0000010b30da0f60_0, v0000010b30da3760_0, v0000010b30da0240_0;
E_0000010b30b6b0f0/3 .event anyedge, v0000010b30da1be0_0, v0000010b30da1960_0, v0000010b30d9f520_0, v0000010b30da07e0_0;
E_0000010b30b6b0f0/4 .event anyedge, v0000010b30d9ffc0_0, v0000010b30d9fe80_0, v0000010b30da0e20_0, v0000010b30da02e0_0;
E_0000010b30b6b0f0/5 .event anyedge, v0000010b30da0880_0, v0000010b30da0b00_0, v0000010b30da0ba0_0, v0000010b30da2fe0_0;
E_0000010b30b6b0f0/6 .event anyedge, v0000010b30da1d20_0, v0000010b30da0ce0_0, v0000010b30da0100_0;
E_0000010b30b6b0f0 .event/or E_0000010b30b6b0f0/0, E_0000010b30b6b0f0/1, E_0000010b30b6b0f0/2, E_0000010b30b6b0f0/3, E_0000010b30b6b0f0/4, E_0000010b30b6b0f0/5, E_0000010b30b6b0f0/6;
L_0000010b30edf0c0 .part v0000010b30e4d7b0_0, 12, 6;
L_0000010b30ee0c40 .part v0000010b30e4d7b0_0, 8, 4;
L_0000010b30ee0ec0 .part v0000010b30e4d7b0_0, 4, 4;
L_0000010b30ee02e0 .part v0000010b30e4d7b0_0, 0, 4;
L_0000010b30ee0600 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b768;
L_0000010b30edf5c0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b7b0;
L_0000010b30ee0f60 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b7f8;
L_0000010b30edf700 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b840;
L_0000010b30edfc00 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b888;
L_0000010b30ee0e20 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b8d0;
L_0000010b30ee0740 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b918;
L_0000010b30ee0380 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b960;
L_0000010b30edfca0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b9a8;
L_0000010b30edf160 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6b9f0;
L_0000010b30edffc0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6ba38;
L_0000010b30edf7a0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6ba80;
L_0000010b30ee0920 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bac8;
L_0000010b30ee09c0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bb10;
L_0000010b30ee1140 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bb58;
L_0000010b30edf840 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bba0;
L_0000010b30ee1500 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bbe8;
L_0000010b30ee15a0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bc30;
L_0000010b30ee1640 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bc78;
L_0000010b30ee16e0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bcc0;
L_0000010b30ee3080 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bd08;
L_0000010b30ee1e60 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bd50;
L_0000010b30ee1f00 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bd98;
L_0000010b30ee33a0 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6bde0;
L_0000010b30ee2400 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6be28;
L_0000010b30ee2040 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6be70;
L_0000010b30ee2720 .cmp/eq 6, L_0000010b30edf0c0, L_0000010b30e6beb8;
S_0000010b30db2030 .scope module, "u_forward_unit_a" "ternary_forward_unit" 5 803, 11 14 0, S_0000010b30d3b730;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_0000010b30c62250 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f20670, C4<1>, C4<1>;
L_0000010b30c62bf0 .functor AND 1, L_0000010b30c62250, L_0000010b30f1e5f0, C4<1>, C4<1>;
L_0000010b30c628e0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f1e690, C4<1>, C4<1>;
L_0000010b30c62e20 .functor AND 1, L_0000010b30c628e0, L_0000010b30f216b0, C4<1>, C4<1>;
L_0000010b30c61ed0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f22a10, C4<1>, C4<1>;
L_0000010b30c62e90 .functor AND 1, L_0000010b30c61ed0, L_0000010b30f212f0, C4<1>, C4<1>;
L_0000010b30c624f0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f22650, C4<1>, C4<1>;
L_0000010b30c62870 .functor AND 1, L_0000010b30c624f0, L_0000010b30f22830, C4<1>, C4<1>;
v0000010b30da2720_0 .net *"_ivl_1", 0 0, L_0000010b30f20670;  1 drivers
v0000010b30da3620_0 .net *"_ivl_11", 0 0, L_0000010b30f1e690;  1 drivers
v0000010b30da38a0_0 .net *"_ivl_13", 0 0, L_0000010b30c628e0;  1 drivers
v0000010b30da2900_0 .net *"_ivl_15", 0 0, L_0000010b30f21610;  1 drivers
v0000010b30da29a0_0 .net *"_ivl_17", 0 0, L_0000010b30f216b0;  1 drivers
v0000010b30da2040_0 .net *"_ivl_21", 0 0, L_0000010b30f22a10;  1 drivers
v0000010b30da1c80_0 .net *"_ivl_23", 0 0, L_0000010b30c61ed0;  1 drivers
v0000010b30da3bc0_0 .net *"_ivl_25", 0 0, L_0000010b30f21e30;  1 drivers
v0000010b30da3a80_0 .net *"_ivl_27", 0 0, L_0000010b30f212f0;  1 drivers
v0000010b30da3940_0 .net *"_ivl_3", 0 0, L_0000010b30c62250;  1 drivers
v0000010b30da36c0_0 .net *"_ivl_31", 0 0, L_0000010b30f22650;  1 drivers
v0000010b30da1a00_0 .net *"_ivl_33", 0 0, L_0000010b30c624f0;  1 drivers
v0000010b30da1dc0_0 .net *"_ivl_35", 0 0, L_0000010b30f20f30;  1 drivers
v0000010b30da3260_0 .net *"_ivl_37", 0 0, L_0000010b30f22830;  1 drivers
L_0000010b30e6d1d8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30da2860_0 .net/2u *"_ivl_40", 1 0, L_0000010b30e6d1d8;  1 drivers
L_0000010b30e6d220 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30da2360_0 .net/2u *"_ivl_42", 1 0, L_0000010b30e6d220;  1 drivers
L_0000010b30e6d268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da24a0_0 .net/2u *"_ivl_44", 1 0, L_0000010b30e6d268;  1 drivers
v0000010b30da39e0_0 .net *"_ivl_46", 1 0, L_0000010b30f23410;  1 drivers
v0000010b30da1e60_0 .net *"_ivl_5", 0 0, L_0000010b30f1e550;  1 drivers
L_0000010b30e6d2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30da3f80_0 .net/2u *"_ivl_50", 1 0, L_0000010b30e6d2b0;  1 drivers
L_0000010b30e6d2f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30da18c0_0 .net/2u *"_ivl_52", 1 0, L_0000010b30e6d2f8;  1 drivers
L_0000010b30e6d340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da3c60_0 .net/2u *"_ivl_54", 1 0, L_0000010b30e6d340;  1 drivers
v0000010b30da3d00_0 .net *"_ivl_56", 1 0, L_0000010b30f22ab0;  1 drivers
v0000010b30da3300_0 .net *"_ivl_7", 0 0, L_0000010b30f1e5f0;  1 drivers
v0000010b30da2540_0 .net "ex_rs1", 5 0, L_0000010b30f205d0;  alias, 1 drivers
v0000010b30da25e0_0 .net "ex_rs2", 5 0, L_0000010b30f20cb0;  alias, 1 drivers
v0000010b30da2680_0 .net "forward_a", 1 0, L_0000010b30f21390;  alias, 1 drivers
v0000010b30da22c0_0 .net "forward_b", 1 0, L_0000010b30f22150;  alias, 1 drivers
v0000010b30da2a40_0 .net "mem_fwd_a", 0 0, L_0000010b30c62bf0;  1 drivers
v0000010b30da27c0_0 .net "mem_fwd_b", 0 0, L_0000010b30c62e20;  1 drivers
v0000010b30da2ae0_0 .net "mem_rd", 5 0, L_0000010b30f1fdb0;  alias, 1 drivers
v0000010b30da3440_0 .net "mem_reg_write", 0 0, v0000010b30d90c00_0;  1 drivers
v0000010b30da2c20_0 .net "wb_fwd_a", 0 0, L_0000010b30c62e90;  1 drivers
v0000010b30da3da0_0 .net "wb_fwd_b", 0 0, L_0000010b30c62870;  1 drivers
v0000010b30da2e00_0 .net "wb_rd", 5 0, L_0000010b30f1fdb0;  alias, 1 drivers
v0000010b30da2b80_0 .net "wb_reg_write", 0 0, v0000010b30d90c00_0;  alias, 1 drivers
L_0000010b30f20670 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_0000010b30f205d0, L_0000010b30f1fdb0 (v0000010b30da2400_0, v0000010b30da3800_0) S_0000010b30db21c0;
L_0000010b30f1e550 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da3580_0) S_0000010b30db1090;
L_0000010b30f1e5f0 .reduce/nor L_0000010b30f1e550;
L_0000010b30f1e690 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_0000010b30f20cb0, L_0000010b30f1fdb0 (v0000010b30da2400_0, v0000010b30da3800_0) S_0000010b30db21c0;
L_0000010b30f21610 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da3580_0) S_0000010b30db1090;
L_0000010b30f216b0 .reduce/nor L_0000010b30f21610;
L_0000010b30f22a10 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_0000010b30f205d0, L_0000010b30f1fdb0 (v0000010b30da2400_0, v0000010b30da3800_0) S_0000010b30db21c0;
L_0000010b30f21e30 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da3580_0) S_0000010b30db1090;
L_0000010b30f212f0 .reduce/nor L_0000010b30f21e30;
L_0000010b30f22650 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match, 1, L_0000010b30f20cb0, L_0000010b30f1fdb0 (v0000010b30da2400_0, v0000010b30da3800_0) S_0000010b30db21c0;
L_0000010b30f20f30 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da3580_0) S_0000010b30db1090;
L_0000010b30f22830 .reduce/nor L_0000010b30f20f30;
L_0000010b30f23410 .functor MUXZ 2, L_0000010b30e6d268, L_0000010b30e6d220, L_0000010b30c62e90, C4<>;
L_0000010b30f21390 .functor MUXZ 2, L_0000010b30f23410, L_0000010b30e6d1d8, L_0000010b30c62bf0, C4<>;
L_0000010b30f22ab0 .functor MUXZ 2, L_0000010b30e6d340, L_0000010b30e6d2f8, L_0000010b30c62870, C4<>;
L_0000010b30f22150 .functor MUXZ 2, L_0000010b30f22ab0, L_0000010b30e6d2b0, L_0000010b30c62e20, C4<>;
S_0000010b30db21c0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_0000010b30db2030;
 .timescale -9 -12;
v0000010b30da2400_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30db21c0
v0000010b30da3800_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_forward_unit_a.addr_match ;
    %load/vec4 v0000010b30da2400_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30da3800_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_27.126, 4;
    %load/vec4 v0000010b30da2400_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30da3800_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.126;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_27.125, 8;
    %load/vec4 v0000010b30da2400_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30da3800_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.125;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30db21c0;
    %end;
S_0000010b30db1090 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_0000010b30db2030;
 .timescale -9 -12;
v0000010b30da3580_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30db1090
TD_ternary_cpu_system.u_cpu.u_forward_unit_a.is_r0 ;
    %load/vec4 v0000010b30da3580_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_28.128, 4;
    %load/vec4 v0000010b30da3580_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.128;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_28.127, 8;
    %load/vec4 v0000010b30da3580_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_28.127;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30db1090;
    %end;
S_0000010b30db19f0 .scope module, "u_forward_unit_b" "ternary_forward_unit" 5 820, 11 14 0, S_0000010b30d3b730;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "ex_rs1";
    .port_info 1 /INPUT 6 "ex_rs2";
    .port_info 2 /INPUT 6 "mem_rd";
    .port_info 3 /INPUT 1 "mem_reg_write";
    .port_info 4 /INPUT 6 "wb_rd";
    .port_info 5 /INPUT 1 "wb_reg_write";
    .port_info 6 /OUTPUT 2 "forward_a";
    .port_info 7 /OUTPUT 2 "forward_b";
L_0000010b30c631a0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f234b0, C4<1>, C4<1>;
L_0000010b30c626b0 .functor AND 1, L_0000010b30c631a0, L_0000010b30f21930, C4<1>, C4<1>;
L_0000010b30c63280 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f226f0, C4<1>, C4<1>;
L_0000010b30c63750 .functor AND 1, L_0000010b30c63280, L_0000010b30f20fd0, C4<1>, C4<1>;
L_0000010b30c632f0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f21f70, C4<1>, C4<1>;
L_0000010b30c62720 .functor AND 1, L_0000010b30c632f0, L_0000010b30f219d0, C4<1>, C4<1>;
L_0000010b30c61ca0 .functor AND 1, v0000010b30d90c00_0, L_0000010b30f21750, C4<1>, C4<1>;
L_0000010b30c63210 .functor AND 1, L_0000010b30c61ca0, L_0000010b30f20d50, C4<1>, C4<1>;
v0000010b30da33a0_0 .net *"_ivl_1", 0 0, L_0000010b30f234b0;  1 drivers
v0000010b30da2180_0 .net *"_ivl_11", 0 0, L_0000010b30f226f0;  1 drivers
v0000010b30da3080_0 .net *"_ivl_13", 0 0, L_0000010b30c63280;  1 drivers
v0000010b30da3120_0 .net *"_ivl_15", 0 0, L_0000010b30f23370;  1 drivers
v0000010b30da2220_0 .net *"_ivl_17", 0 0, L_0000010b30f20fd0;  1 drivers
v0000010b30da4fc0_0 .net *"_ivl_21", 0 0, L_0000010b30f21f70;  1 drivers
v0000010b30da4d40_0 .net *"_ivl_23", 0 0, L_0000010b30c632f0;  1 drivers
v0000010b30da5740_0 .net *"_ivl_25", 0 0, L_0000010b30f214d0;  1 drivers
v0000010b30da5420_0 .net *"_ivl_27", 0 0, L_0000010b30f219d0;  1 drivers
v0000010b30da47a0_0 .net *"_ivl_3", 0 0, L_0000010b30c631a0;  1 drivers
v0000010b30da4ac0_0 .net *"_ivl_31", 0 0, L_0000010b30f21750;  1 drivers
v0000010b30da5100_0 .net *"_ivl_33", 0 0, L_0000010b30c61ca0;  1 drivers
v0000010b30da4b60_0 .net *"_ivl_35", 0 0, L_0000010b30f22790;  1 drivers
v0000010b30da60a0_0 .net *"_ivl_37", 0 0, L_0000010b30f20d50;  1 drivers
L_0000010b30e6d418 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30da5c40_0 .net/2u *"_ivl_40", 1 0, L_0000010b30e6d418;  1 drivers
L_0000010b30e6d460 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30da5ce0_0 .net/2u *"_ivl_42", 1 0, L_0000010b30e6d460;  1 drivers
L_0000010b30e6d4a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da5ba0_0 .net/2u *"_ivl_44", 1 0, L_0000010b30e6d4a8;  1 drivers
v0000010b30da6780_0 .net *"_ivl_46", 1 0, L_0000010b30f21a70;  1 drivers
v0000010b30da5ec0_0 .net *"_ivl_5", 0 0, L_0000010b30f228d0;  1 drivers
L_0000010b30e6d4f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000010b30da4c00_0 .net/2u *"_ivl_50", 1 0, L_0000010b30e6d4f0;  1 drivers
L_0000010b30e6d538 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000010b30da4a20_0 .net/2u *"_ivl_52", 1 0, L_0000010b30e6d538;  1 drivers
L_0000010b30e6d580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000010b30da4ca0_0 .net/2u *"_ivl_54", 1 0, L_0000010b30e6d580;  1 drivers
v0000010b30da6140_0 .net *"_ivl_56", 1 0, L_0000010b30f22b50;  1 drivers
v0000010b30da4340_0 .net *"_ivl_7", 0 0, L_0000010b30f21930;  1 drivers
v0000010b30da5d80_0 .net "ex_rs1", 5 0, L_0000010b30f232d0;  alias, 1 drivers
v0000010b30da61e0_0 .net "ex_rs2", 5 0, L_0000010b30f21890;  alias, 1 drivers
v0000010b30da6000_0 .net "forward_a", 1 0, L_0000010b30f21b10;  alias, 1 drivers
v0000010b30da5e20_0 .net "forward_b", 1 0, L_0000010b30f23050;  alias, 1 drivers
v0000010b30da4de0_0 .net "mem_fwd_a", 0 0, L_0000010b30c626b0;  1 drivers
v0000010b30da4660_0 .net "mem_fwd_b", 0 0, L_0000010b30c63750;  1 drivers
v0000010b30da63c0_0 .net "mem_rd", 5 0, L_0000010b30f1fdb0;  alias, 1 drivers
v0000010b30da66e0_0 .net "mem_reg_write", 0 0, v0000010b30d90c00_0;  alias, 1 drivers
v0000010b30da6820_0 .net "wb_fwd_a", 0 0, L_0000010b30c62720;  1 drivers
v0000010b30da6460_0 .net "wb_fwd_b", 0 0, L_0000010b30c63210;  1 drivers
v0000010b30da4840_0 .net "wb_rd", 5 0, L_0000010b30f1fdb0;  alias, 1 drivers
v0000010b30da4200_0 .net "wb_reg_write", 0 0, v0000010b30d90c00_0;  alias, 1 drivers
L_0000010b30f234b0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_0000010b30f232d0, L_0000010b30f1fdb0 (v0000010b30da3ee0_0, v0000010b30da20e0_0) S_0000010b30db3ac0;
L_0000010b30f228d0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da1b40_0) S_0000010b30db16d0;
L_0000010b30f21930 .reduce/nor L_0000010b30f228d0;
L_0000010b30f226f0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_0000010b30f21890, L_0000010b30f1fdb0 (v0000010b30da3ee0_0, v0000010b30da20e0_0) S_0000010b30db3ac0;
L_0000010b30f23370 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da1b40_0) S_0000010b30db16d0;
L_0000010b30f20fd0 .reduce/nor L_0000010b30f23370;
L_0000010b30f21f70 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_0000010b30f232d0, L_0000010b30f1fdb0 (v0000010b30da3ee0_0, v0000010b30da20e0_0) S_0000010b30db3ac0;
L_0000010b30f214d0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da1b40_0) S_0000010b30db16d0;
L_0000010b30f219d0 .reduce/nor L_0000010b30f214d0;
L_0000010b30f21750 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match, 1, L_0000010b30f21890, L_0000010b30f1fdb0 (v0000010b30da3ee0_0, v0000010b30da20e0_0) S_0000010b30db3ac0;
L_0000010b30f22790 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da1b40_0) S_0000010b30db16d0;
L_0000010b30f20d50 .reduce/nor L_0000010b30f22790;
L_0000010b30f21a70 .functor MUXZ 2, L_0000010b30e6d4a8, L_0000010b30e6d460, L_0000010b30c62720, C4<>;
L_0000010b30f21b10 .functor MUXZ 2, L_0000010b30f21a70, L_0000010b30e6d418, L_0000010b30c626b0, C4<>;
L_0000010b30f22b50 .functor MUXZ 2, L_0000010b30e6d580, L_0000010b30e6d538, L_0000010b30c63210, C4<>;
L_0000010b30f23050 .functor MUXZ 2, L_0000010b30f22b50, L_0000010b30e6d4f0, L_0000010b30c63750, C4<>;
S_0000010b30db3ac0 .scope autofunction.vec4.s1, "addr_match" "addr_match" 11 41, 11 41 0, S_0000010b30db19f0;
 .timescale -9 -12;
v0000010b30da3ee0_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30db3ac0
v0000010b30da20e0_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_forward_unit_b.addr_match ;
    %load/vec4 v0000010b30da3ee0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30da20e0_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_29.130, 4;
    %load/vec4 v0000010b30da3ee0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30da20e0_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.130;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_29.129, 8;
    %load/vec4 v0000010b30da3ee0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30da20e0_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.129;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30db3ac0;
    %end;
S_0000010b30db16d0 .scope autofunction.vec4.s1, "is_r0" "is_r0" 11 46, 11 46 0, S_0000010b30db19f0;
 .timescale -9 -12;
v0000010b30da1b40_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30db16d0
TD_ternary_cpu_system.u_cpu.u_forward_unit_b.is_r0 ;
    %load/vec4 v0000010b30da1b40_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_30.132, 4;
    %load/vec4 v0000010b30da1b40_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.132;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_30.131, 8;
    %load/vec4 v0000010b30da1b40_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_30.131;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30db16d0;
    %end;
S_0000010b30db1860 .scope module, "u_hazard_unit_a" "ternary_hazard_unit" 5 783, 12 11 0, S_0000010b30d3b730;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "id_rs1";
    .port_info 1 /INPUT 6 "id_rs2";
    .port_info 2 /INPUT 1 "id_uses_rs1";
    .port_info 3 /INPUT 1 "id_uses_rs2";
    .port_info 4 /INPUT 6 "ex_rd";
    .port_info 5 /INPUT 1 "ex_reg_write";
    .port_info 6 /INPUT 1 "ex_mem_read";
    .port_info 7 /INPUT 6 "mem_rd";
    .port_info 8 /INPUT 1 "mem_reg_write";
    .port_info 9 /OUTPUT 1 "pc_stall";
    .port_info 10 /OUTPUT 1 "if_id_stall";
    .port_info 11 /OUTPUT 1 "id_ex_flush";
L_0000010b30e6d100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000010b30c62480 .functor AND 1, L_0000010b30e6d100, v0000010b30d91d80_0, C4<1>, C4<1>;
L_0000010b30c630c0 .functor AND 1, L_0000010b30c62480, L_0000010b30f1f630, C4<1>, C4<1>;
L_0000010b30c633d0 .functor AND 1, L_0000010b30c630c0, L_0000010b30f1f6d0, C4<1>, C4<1>;
L_0000010b30c62fe0 .functor AND 1, L_0000010b30f20530, v0000010b30d91d80_0, C4<1>, C4<1>;
L_0000010b30c62330 .functor AND 1, L_0000010b30c62fe0, L_0000010b30f1eaf0, C4<1>, C4<1>;
L_0000010b30c62d40 .functor AND 1, L_0000010b30c62330, L_0000010b30f202b0, C4<1>, C4<1>;
L_0000010b30c62db0 .functor AND 1, L_0000010b30e6d100, v0000010b30d90c00_0, C4<1>, C4<1>;
L_0000010b30c62b10 .functor AND 1, L_0000010b30c62db0, L_0000010b30f20ad0, C4<1>, C4<1>;
L_0000010b30c62aa0 .functor AND 1, L_0000010b30c62b10, L_0000010b30f1f770, C4<1>, C4<1>;
L_0000010b30c63050 .functor AND 1, L_0000010b30f20530, v0000010b30d90c00_0, C4<1>, C4<1>;
L_0000010b30c62020 .functor AND 1, L_0000010b30c63050, L_0000010b30f203f0, C4<1>, C4<1>;
L_0000010b30c62cd0 .functor AND 1, L_0000010b30c62020, L_0000010b30f20490, C4<1>, C4<1>;
L_0000010b30c623a0 .functor OR 1, L_0000010b30c633d0, L_0000010b30c62d40, C4<0>, C4<0>;
L_0000010b30c621e0 .functor AND 1, v0000010b30d91ec0_0, L_0000010b30c623a0, C4<1>, C4<1>;
L_0000010b30c62410 .functor BUFZ 1, L_0000010b30c621e0, C4<0>, C4<0>, C4<0>;
L_0000010b30c62c60 .functor BUFZ 1, L_0000010b30c621e0, C4<0>, C4<0>, C4<0>;
L_0000010b30c62b80 .functor BUFZ 1, L_0000010b30c621e0, C4<0>, C4<0>, C4<0>;
v0000010b30da65a0_0 .net *"_ivl_1", 0 0, L_0000010b30c62480;  1 drivers
v0000010b30da57e0_0 .net *"_ivl_13", 0 0, L_0000010b30c62fe0;  1 drivers
v0000010b30da40c0_0 .net *"_ivl_15", 0 0, L_0000010b30f1eaf0;  1 drivers
v0000010b30da5f60_0 .net *"_ivl_17", 0 0, L_0000010b30c62330;  1 drivers
v0000010b30da52e0_0 .net *"_ivl_19", 0 0, L_0000010b30f1fef0;  1 drivers
v0000010b30da42a0_0 .net *"_ivl_21", 0 0, L_0000010b30f202b0;  1 drivers
v0000010b30da4160_0 .net *"_ivl_25", 0 0, L_0000010b30c62db0;  1 drivers
v0000010b30da54c0_0 .net *"_ivl_27", 0 0, L_0000010b30f20ad0;  1 drivers
v0000010b30da59c0_0 .net *"_ivl_29", 0 0, L_0000010b30c62b10;  1 drivers
v0000010b30da43e0_0 .net *"_ivl_3", 0 0, L_0000010b30f1f630;  1 drivers
v0000010b30da4f20_0 .net *"_ivl_31", 0 0, L_0000010b30f1f950;  1 drivers
v0000010b30da48e0_0 .net *"_ivl_33", 0 0, L_0000010b30f1f770;  1 drivers
v0000010b30da4980_0 .net *"_ivl_37", 0 0, L_0000010b30c63050;  1 drivers
v0000010b30da4480_0 .net *"_ivl_39", 0 0, L_0000010b30f203f0;  1 drivers
v0000010b30da6280_0 .net *"_ivl_41", 0 0, L_0000010b30c62020;  1 drivers
v0000010b30da5060_0 .net *"_ivl_43", 0 0, L_0000010b30f20c10;  1 drivers
v0000010b30da5380_0 .net *"_ivl_45", 0 0, L_0000010b30f20490;  1 drivers
v0000010b30da56a0_0 .net *"_ivl_49", 0 0, L_0000010b30c623a0;  1 drivers
v0000010b30da6320_0 .net *"_ivl_5", 0 0, L_0000010b30c630c0;  1 drivers
v0000010b30da5240_0 .net *"_ivl_7", 0 0, L_0000010b30f1e730;  1 drivers
v0000010b30da5880_0 .net *"_ivl_9", 0 0, L_0000010b30f1f6d0;  1 drivers
v0000010b30da5b00_0 .net "ex_mem_read", 0 0, v0000010b30d91ec0_0;  1 drivers
v0000010b30da4520_0 .net "ex_rd", 5 0, L_0000010b30f1f1d0;  alias, 1 drivers
v0000010b30da5560_0 .net "ex_reg_write", 0 0, v0000010b30d91d80_0;  1 drivers
v0000010b30da45c0_0 .net "id_ex_flush", 0 0, L_0000010b30c62b80;  alias, 1 drivers
v0000010b30da5600_0 .net "id_rs1", 5 0, L_0000010b30f1e910;  alias, 1 drivers
v0000010b30da5920_0 .net "id_rs2", 5 0, L_0000010b30f1e9b0;  alias, 1 drivers
v0000010b30da5a60_0 .net "id_uses_rs1", 0 0, L_0000010b30e6d100;  1 drivers
v0000010b30da8760_0 .net "id_uses_rs2", 0 0, L_0000010b30f20530;  1 drivers
v0000010b30da86c0_0 .net "if_id_stall", 0 0, L_0000010b30c62c60;  alias, 1 drivers
v0000010b30da6e60_0 .net "load_use_hazard", 0 0, L_0000010b30c621e0;  1 drivers
v0000010b30da81c0_0 .net "mem_rd", 5 0, L_0000010b30f1fdb0;  alias, 1 drivers
v0000010b30da6fa0_0 .net "mem_reg_write", 0 0, v0000010b30d90c00_0;  alias, 1 drivers
v0000010b30da7360_0 .net "pc_stall", 0 0, L_0000010b30c62410;  alias, 1 drivers
v0000010b30da7ea0_0 .net "raw_hazard_ex_rs1", 0 0, L_0000010b30c633d0;  1 drivers
v0000010b30da79a0_0 .net "raw_hazard_ex_rs2", 0 0, L_0000010b30c62d40;  1 drivers
v0000010b30da8300_0 .net "raw_hazard_mem_rs1", 0 0, L_0000010b30c62aa0;  1 drivers
v0000010b30da68c0_0 .net "raw_hazard_mem_rs2", 0 0, L_0000010b30c62cd0;  1 drivers
L_0000010b30f1f630 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_0000010b30f1e910, L_0000010b30f1f1d0 (v0000010b30da51a0_0, v0000010b30da4700_0) S_0000010b30db0d70;
L_0000010b30f1e730 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_0000010b30f1f1d0 (v0000010b30da4e80_0) S_0000010b30db0280;
L_0000010b30f1f6d0 .reduce/nor L_0000010b30f1e730;
L_0000010b30f1eaf0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_0000010b30f1e9b0, L_0000010b30f1f1d0 (v0000010b30da51a0_0, v0000010b30da4700_0) S_0000010b30db0d70;
L_0000010b30f1fef0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_0000010b30f1f1d0 (v0000010b30da4e80_0) S_0000010b30db0280;
L_0000010b30f202b0 .reduce/nor L_0000010b30f1fef0;
L_0000010b30f20ad0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_0000010b30f1e910, L_0000010b30f1fdb0 (v0000010b30da51a0_0, v0000010b30da4700_0) S_0000010b30db0d70;
L_0000010b30f1f950 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da4e80_0) S_0000010b30db0280;
L_0000010b30f1f770 .reduce/nor L_0000010b30f1f950;
L_0000010b30f203f0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match, 1, L_0000010b30f1e9b0, L_0000010b30f1fdb0 (v0000010b30da51a0_0, v0000010b30da4700_0) S_0000010b30db0d70;
L_0000010b30f20c10 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0, 1, L_0000010b30f1fdb0 (v0000010b30da4e80_0) S_0000010b30db0280;
L_0000010b30f20490 .reduce/nor L_0000010b30f20c10;
S_0000010b30db0d70 .scope autofunction.vec4.s1, "addr_match" "addr_match" 12 36, 12 36 0, S_0000010b30db1860;
 .timescale -9 -12;
v0000010b30da51a0_0 .var "a", 5 0;
; Variable addr_match is vec4 return value of scope S_0000010b30db0d70
v0000010b30da4700_0 .var "b", 5 0;
TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.addr_match ;
    %load/vec4 v0000010b30da51a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000010b30da4700_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_31.134, 4;
    %load/vec4 v0000010b30da51a0_0;
    %parti/s 2, 2, 3;
    %load/vec4 v0000010b30da4700_0;
    %parti/s 2, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.134;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_31.133, 8;
    %load/vec4 v0000010b30da51a0_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0000010b30da4700_0;
    %parti/s 2, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.133;
    %ret/vec4 0, 0, 1;  Assign to addr_match (store_vec4_to_lval)
    %disable/flow S_0000010b30db0d70;
    %end;
S_0000010b30db0280 .scope autofunction.vec4.s1, "is_r0" "is_r0" 12 41, 12 41 0, S_0000010b30db1860;
 .timescale -9 -12;
v0000010b30da4e80_0 .var "addr", 5 0;
; Variable is_r0 is vec4 return value of scope S_0000010b30db0280
TD_ternary_cpu_system.u_cpu.u_hazard_unit_a.is_r0 ;
    %load/vec4 v0000010b30da4e80_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_32.136, 4;
    %load/vec4 v0000010b30da4e80_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.136;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_32.135, 8;
    %load/vec4 v0000010b30da4e80_0;
    %parti/s 2, 4, 4;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_32.135;
    %ret/vec4 0, 0, 1;  Assign to is_r0 (store_vec4_to_lval)
    %disable/flow S_0000010b30db0280;
    %end;
S_0000010b30db2350 .scope module, "u_predictor_a" "ternary_branch_predictor" 5 402, 13 16 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_0000010b30c613e0 .functor AND 1, v0000010b30d9d720_0, v0000010b30da7cc0_0, C4<1>, C4<1>;
v0000010b30da74a0_0 .net "branch_offset", 3 0, L_0000010b30ee04c0;  alias, 1 drivers
v0000010b30da7040_0 .net "is_branch", 0 0, v0000010b30d9d720_0;  alias, 1 drivers
v0000010b30da7cc0_0 .var "offset_is_negative", 0 0;
v0000010b30da6aa0_0 .net "predict_taken", 0 0, L_0000010b30c613e0;  alias, 1 drivers
E_0000010b30b6a930 .event anyedge, v0000010b30d9e260_0, v0000010b30d9e260_0;
S_0000010b30db2fd0 .scope module, "u_predictor_b" "ternary_branch_predictor" 5 408, 13 16 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_branch";
    .port_info 1 /INPUT 4 "branch_offset";
    .port_info 2 /OUTPUT 1 "predict_taken";
L_0000010b30c60ce0 .functor AND 1, v0000010b30d9f8e0_0, v0000010b30da8800_0, C4<1>, C4<1>;
v0000010b30da7680_0 .net "branch_offset", 3 0, L_0000010b30ee02e0;  alias, 1 drivers
v0000010b30da8f80_0 .net "is_branch", 0 0, v0000010b30d9f8e0_0;  alias, 1 drivers
v0000010b30da8800_0 .var "offset_is_negative", 0 0;
v0000010b30da7400_0 .net "predict_taken", 0 0, L_0000010b30c60ce0;  alias, 1 drivers
E_0000010b30b6b270 .event anyedge, v0000010b30da3e40_0, v0000010b30da3e40_0;
S_0000010b30db2800 .scope module, "u_regfile" "ternary_regfile" 5 424, 14 12 0, S_0000010b30d3b730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "rs1_a_addr";
    .port_info 3 /OUTPUT 54 "rs1_a_data";
    .port_info 4 /INPUT 4 "rs2_a_addr";
    .port_info 5 /OUTPUT 54 "rs2_a_data";
    .port_info 6 /INPUT 4 "rs1_b_addr";
    .port_info 7 /OUTPUT 54 "rs1_b_data";
    .port_info 8 /INPUT 4 "rs2_b_addr";
    .port_info 9 /OUTPUT 54 "rs2_b_data";
    .port_info 10 /INPUT 4 "rd_a_addr";
    .port_info 11 /INPUT 54 "rd_a_data";
    .port_info 12 /INPUT 1 "we_a";
    .port_info 13 /INPUT 4 "rd_b_addr";
    .port_info 14 /INPUT 54 "rd_b_data";
    .port_info 15 /INPUT 1 "we_b";
    .port_info 16 /INPUT 4 "dbg_reg_idx";
    .port_info 17 /OUTPUT 54 "dbg_reg_data";
P_0000010b307ba360 .param/l "NUM_REGS" 0 14 15, +C4<00000000000000000000000000001001>;
P_0000010b307ba398 .param/l "TRIT_WIDTH" 0 14 16, +C4<00000000000000000000000000011011>;
L_0000010b30c60ea0 .functor OR 1, L_0000010b30ee3440, L_0000010b30ee2e00, C4<0>, C4<0>;
v0000010b30da8d00_0 .net/2u *"_ivl_100", 31 0, L_0000010b30ee1b40;  1 drivers
v0000010b30da8120_0 .net *"_ivl_103", 31 0, L_0000010b30ee2180;  1 drivers
L_0000010b30e6c7b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30da8da0_0 .net *"_ivl_106", 27 0, L_0000010b30e6c7b8;  1 drivers
L_0000010b30e6c800 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30da8ee0_0 .net/2u *"_ivl_107", 31 0, L_0000010b30e6c800;  1 drivers
v0000010b30da6960_0 .net *"_ivl_109", 0 0, L_0000010b30ee3440;  1 drivers
v0000010b30da6be0_0 .net *"_ivl_111", 31 0, L_0000010b30ee34e0;  1 drivers
L_0000010b30e6c848 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30dab640_0 .net *"_ivl_114", 27 0, L_0000010b30e6c848;  1 drivers
L_0000010b30e6c890 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0000010b30da9660_0 .net/2u *"_ivl_115", 31 0, L_0000010b30e6c890;  1 drivers
v0000010b30dab000_0 .net *"_ivl_117", 0 0, L_0000010b30ee2e00;  1 drivers
v0000010b30daa100_0 .net *"_ivl_120", 0 0, L_0000010b30c60ea0;  1 drivers
v0000010b30da9ac0_0 .net *"_ivl_121", 53 0, L_0000010b30ee1be0;  1 drivers
v0000010b30daab00_0 .net *"_ivl_123", 4 0, L_0000010b30ee18c0;  1 drivers
L_0000010b30e6c8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000010b30da9700_0 .net *"_ivl_126", 0 0, L_0000010b30e6c8d8;  1 drivers
v0000010b30dab320_0 .net/2u *"_ivl_56", 31 0, L_0000010b30ee2d60;  1 drivers
L_0000010b30e6c698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30dab280_0 .net/2s *"_ivl_57", 31 0, L_0000010b30e6c698;  1 drivers
v0000010b30dab140_0 .net *"_ivl_59", 0 0, L_0000010b30ee2860;  1 drivers
v0000010b30daad80_0 .net *"_ivl_61", 53 0, L_0000010b30ee29a0;  1 drivers
v0000010b30da9c00_0 .net/2u *"_ivl_64", 31 0, L_0000010b30ee2a40;  1 drivers
v0000010b30dab3c0_0 .net/2u *"_ivl_68", 31 0, L_0000010b30ee36c0;  1 drivers
L_0000010b30e6c6e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30daa1a0_0 .net/2s *"_ivl_69", 31 0, L_0000010b30e6c6e0;  1 drivers
v0000010b30daac40_0 .net *"_ivl_71", 0 0, L_0000010b30ee2b80;  1 drivers
v0000010b30dab0a0_0 .net *"_ivl_73", 53 0, L_0000010b30ee1c80;  1 drivers
v0000010b30daaec0_0 .net/2u *"_ivl_76", 31 0, L_0000010b30ee1dc0;  1 drivers
v0000010b30dab460_0 .net/2u *"_ivl_80", 31 0, L_0000010b30ee1fa0;  1 drivers
L_0000010b30e6c728 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30da9e80_0 .net/2s *"_ivl_81", 31 0, L_0000010b30e6c728;  1 drivers
v0000010b30dab780_0 .net *"_ivl_83", 0 0, L_0000010b30ee2900;  1 drivers
v0000010b30dab1e0_0 .net *"_ivl_85", 53 0, L_0000010b30ee2ae0;  1 drivers
v0000010b30da9ca0_0 .net/2u *"_ivl_88", 31 0, L_0000010b30ee2cc0;  1 drivers
v0000010b30da97a0_0 .net/2u *"_ivl_92", 31 0, L_0000010b30ee1820;  1 drivers
L_0000010b30e6c770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000010b30dab6e0_0 .net/2s *"_ivl_93", 31 0, L_0000010b30e6c770;  1 drivers
v0000010b30daa240_0 .net *"_ivl_95", 0 0, L_0000010b30ee24a0;  1 drivers
v0000010b30dab500_0 .net *"_ivl_97", 53 0, L_0000010b30ee20e0;  1 drivers
v0000010b30da9340_0 .net "clk", 0 0, o0000010b30de01f8;  alias, 0 drivers
v0000010b30daaa60_0 .net "dbg_reg_data", 53 0, L_0000010b30ee3580;  alias, 1 drivers
v0000010b30da9a20_0 .net "dbg_reg_idx", 3 0, L_0000010b30f22fb0;  alias, 1 drivers
v0000010b30da9840_0 .net "rd_a_addr", 3 0, v0000010b30d90200_0;  1 drivers
v0000010b30dab820_0 .net "rd_a_data", 53 0, L_0000010b30ee25e0;  alias, 1 drivers
v0000010b30da98e0_0 .net "rd_b_addr", 3 0, v0000010b30d91420_0;  1 drivers
v0000010b30da9d40_0 .net "rd_b_data", 53 0, L_0000010b30ee0880;  alias, 1 drivers
v0000010b30da9fc0 .array "regs", 0 8, 53 0;
v0000010b30daa380_0 .net "rs1_a_addr", 3 0, L_0000010b30edfac0;  alias, 1 drivers
v0000010b30da9980_0 .net "rs1_a_data", 53 0, L_0000010b30ee27c0;  alias, 1 drivers
v0000010b30daaba0_0 .net "rs1_b_addr", 3 0, L_0000010b30ee0ec0;  alias, 1 drivers
v0000010b30da9de0_0 .net "rs1_b_data", 53 0, L_0000010b30ee2360;  alias, 1 drivers
v0000010b30daa7e0_0 .net "rs2_a_addr", 3 0, L_0000010b30ee04c0;  alias, 1 drivers
v0000010b30da9b60_0 .net "rs2_a_data", 53 0, L_0000010b30ee1a00;  alias, 1 drivers
v0000010b30da9f20_0 .net "rs2_b_addr", 3 0, L_0000010b30ee02e0;  alias, 1 drivers
v0000010b30daa2e0_0 .net "rs2_b_data", 53 0, L_0000010b30ee2540;  alias, 1 drivers
v0000010b30daa060_0 .net "rst_n", 0 0, o0000010b30de0408;  alias, 0 drivers
v0000010b30daa420_0 .net "we_a", 0 0, L_0000010b30c609d0;  alias, 1 drivers
v0000010b30daa4c0_0 .net "we_b", 0 0, L_0000010b30c61450;  alias, 1 drivers
v0000010b30da90c0_0 .net "zero_val", 53 0, L_0000010b30ee31c0;  1 drivers
E_0000010b30b6a870/0 .event negedge, v0000010b30daa060_0;
E_0000010b30b6a870/1 .event posedge, v0000010b30da9340_0;
E_0000010b30b6a870 .event/or E_0000010b30b6a870/0, E_0000010b30b6a870/1;
L_0000010b30e6bf00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6bf48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6bf90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6bfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_0 .concat8 [ 2 2 2 2], L_0000010b30e6bf00, L_0000010b30e6bf48, L_0000010b30e6bf90, L_0000010b30e6bfd8;
L_0000010b30e6c020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_4 .concat8 [ 2 2 2 2], L_0000010b30e6c020, L_0000010b30e6c068, L_0000010b30e6c0b0, L_0000010b30e6c0f8;
L_0000010b30e6c140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c1d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_8 .concat8 [ 2 2 2 2], L_0000010b30e6c140, L_0000010b30e6c188, L_0000010b30e6c1d0, L_0000010b30e6c218;
L_0000010b30e6c260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c2a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c2f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_12 .concat8 [ 2 2 2 2], L_0000010b30e6c260, L_0000010b30e6c2a8, L_0000010b30e6c2f0, L_0000010b30e6c338;
L_0000010b30e6c380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c3c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_16 .concat8 [ 2 2 2 2], L_0000010b30e6c380, L_0000010b30e6c3c8, L_0000010b30e6c410, L_0000010b30e6c458;
L_0000010b30e6c4a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c4e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_20 .concat8 [ 2 2 2 2], L_0000010b30e6c4a0, L_0000010b30e6c4e8, L_0000010b30e6c530, L_0000010b30e6c578;
L_0000010b30e6c5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0000010b30e6c650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
LS_0000010b30ee31c0_0_24 .concat8 [ 2 2 2 0], L_0000010b30e6c5c0, L_0000010b30e6c608, L_0000010b30e6c650;
LS_0000010b30ee31c0_1_0 .concat8 [ 8 8 8 8], LS_0000010b30ee31c0_0_0, LS_0000010b30ee31c0_0_4, LS_0000010b30ee31c0_0_8, LS_0000010b30ee31c0_0_12;
LS_0000010b30ee31c0_1_4 .concat8 [ 8 8 6 0], LS_0000010b30ee31c0_0_16, LS_0000010b30ee31c0_0_20, LS_0000010b30ee31c0_0_24;
L_0000010b30ee31c0 .concat8 [ 32 22 0 0], LS_0000010b30ee31c0_1_0, LS_0000010b30ee31c0_1_4;
L_0000010b30ee2d60 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30edfac0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee2860 .cmp/eq 32, L_0000010b30ee2d60, L_0000010b30e6c698;
L_0000010b30ee29a0 .array/port v0000010b30da9fc0, L_0000010b30ee2a40;
L_0000010b30ee2a40 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30edfac0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee27c0 .functor MUXZ 54, L_0000010b30ee29a0, L_0000010b30ee31c0, L_0000010b30ee2860, C4<>;
L_0000010b30ee36c0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee04c0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee2b80 .cmp/eq 32, L_0000010b30ee36c0, L_0000010b30e6c6e0;
L_0000010b30ee1c80 .array/port v0000010b30da9fc0, L_0000010b30ee1dc0;
L_0000010b30ee1dc0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee04c0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee1a00 .functor MUXZ 54, L_0000010b30ee1c80, L_0000010b30ee31c0, L_0000010b30ee2b80, C4<>;
L_0000010b30ee1fa0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee0ec0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee2900 .cmp/eq 32, L_0000010b30ee1fa0, L_0000010b30e6c728;
L_0000010b30ee2ae0 .array/port v0000010b30da9fc0, L_0000010b30ee2cc0;
L_0000010b30ee2cc0 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee0ec0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee2360 .functor MUXZ 54, L_0000010b30ee2ae0, L_0000010b30ee31c0, L_0000010b30ee2900, C4<>;
L_0000010b30ee1820 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee02e0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee24a0 .cmp/eq 32, L_0000010b30ee1820, L_0000010b30e6c770;
L_0000010b30ee20e0 .array/port v0000010b30da9fc0, L_0000010b30ee1b40;
L_0000010b30ee1b40 .ufunc/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, 32, L_0000010b30ee02e0 (v0000010b30da7b80_0) S_0000010b30db5eb0;
L_0000010b30ee2540 .functor MUXZ 54, L_0000010b30ee20e0, L_0000010b30ee31c0, L_0000010b30ee24a0, C4<>;
L_0000010b30ee2180 .concat [ 4 28 0 0], L_0000010b30f22fb0, L_0000010b30e6c7b8;
L_0000010b30ee3440 .cmp/eq 32, L_0000010b30ee2180, L_0000010b30e6c800;
L_0000010b30ee34e0 .concat [ 4 28 0 0], L_0000010b30f22fb0, L_0000010b30e6c848;
L_0000010b30ee2e00 .cmp/ge 32, L_0000010b30ee34e0, L_0000010b30e6c890;
L_0000010b30ee1be0 .array/port v0000010b30da9fc0, L_0000010b30ee18c0;
L_0000010b30ee18c0 .concat [ 4 1 0 0], L_0000010b30f22fb0, L_0000010b30e6c8d8;
L_0000010b30ee3580 .functor MUXZ 54, L_0000010b30ee1be0, L_0000010b30ee31c0, L_0000010b30c60ea0, C4<>;
S_0000010b30db2990 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 14 145, 14 145 0, S_0000010b30db2800;
 .timescale 0 0;
v0000010b30da7540_0 .var/2s "i", 31 0;
S_0000010b30db2b20 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 14 146, 14 146 0, S_0000010b30db2990;
 .timescale 0 0;
v0000010b30da8580_0 .var/2s "j", 31 0;
S_0000010b30db4420 .scope task, "display_regs" "display_regs" 14 185, 14 185 0, S_0000010b30db2800;
 .timescale 0 0;
TD_ternary_cpu_system.u_cpu.u_regfile.display_regs ;
    %vpi_call/w 14 186 "$display", "=== Register File ===" {0 0 0};
    %fork t_5, S_0000010b30db3c50;
    %jmp t_4;
    .scope S_0000010b30db3c50;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da6a00_0, 0, 32;
T_33.137 ;
    %load/vec4 v0000010b30da6a00_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_33.138, 5;
    %alloc S_0000010b30db5a00;
    %load/vec4 v0000010b30da6a00_0;
    %store/vec4 v0000010b30da8c60_0, 0, 32;
    %callf/str TD_ternary_cpu_system.u_cpu.u_regfile.reg_to_string, S_0000010b30db5a00;
    %free S_0000010b30db5a00;
    %alloc S_0000010b3069e910;
    %ix/getv/s 4, v0000010b30da6a00_0;
    %load/vec4a v0000010b30da9fc0, 4;
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 14 188 "$display", "R%0d: %s (dec: %0d)", v0000010b30da6a00_0, S<0,str>, S<0,vec4,s32> {1 0 1};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30da6a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30da6a00_0, 0, 32;
    %jmp T_33.137;
T_33.138 ;
    %end;
    .scope S_0000010b30db4420;
t_4 %join;
    %vpi_call/w 14 191 "$display", "====================" {0 0 0};
    %end;
S_0000010b30db3c50 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 14 187, 14 187 0, S_0000010b30db4420;
 .timescale 0 0;
v0000010b30da6a00_0 .var/2s "i", 31 0;
S_0000010b30db2cb0 .scope generate, "gen_zero[0]" "gen_zero[0]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a6f0 .param/l "gi" 0 14 109, +C4<00>;
v0000010b30da7220_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6bf00;  1 drivers
S_0000010b30db2e40 .scope generate, "gen_zero[1]" "gen_zero[1]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a9b0 .param/l "gi" 0 14 109, +C4<01>;
v0000010b30da6f00_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6bf48;  1 drivers
S_0000010b30db0410 .scope generate, "gen_zero[2]" "gen_zero[2]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6ab30 .param/l "gi" 0 14 109, +C4<010>;
v0000010b30da88a0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6bf90;  1 drivers
S_0000010b30db05a0 .scope generate, "gen_zero[3]" "gen_zero[3]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a7f0 .param/l "gi" 0 14 109, +C4<011>;
v0000010b30da6d20_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6bfd8;  1 drivers
S_0000010b30db3de0 .scope generate, "gen_zero[4]" "gen_zero[4]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a5b0 .param/l "gi" 0 14 109, +C4<0100>;
v0000010b30da7d60_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c020;  1 drivers
S_0000010b30db32f0 .scope generate, "gen_zero[5]" "gen_zero[5]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6ae70 .param/l "gi" 0 14 109, +C4<0101>;
v0000010b30da8940_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c068;  1 drivers
S_0000010b30db3480 .scope generate, "gen_zero[6]" "gen_zero[6]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b130 .param/l "gi" 0 14 109, +C4<0110>;
v0000010b30da75e0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c0b0;  1 drivers
S_0000010b30db3610 .scope generate, "gen_zero[7]" "gen_zero[7]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a8b0 .param/l "gi" 0 14 109, +C4<0111>;
v0000010b30da7f40_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c0f8;  1 drivers
S_0000010b30db3f70 .scope generate, "gen_zero[8]" "gen_zero[8]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a8f0 .param/l "gi" 0 14 109, +C4<01000>;
v0000010b30da8620_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c140;  1 drivers
S_0000010b30db45b0 .scope generate, "gen_zero[9]" "gen_zero[9]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6aab0 .param/l "gi" 0 14 109, +C4<01001>;
v0000010b30da89e0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c188;  1 drivers
S_0000010b30db4740 .scope generate, "gen_zero[10]" "gen_zero[10]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6ab70 .param/l "gi" 0 14 109, +C4<01010>;
v0000010b30da7720_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c1d0;  1 drivers
S_0000010b30db48d0 .scope generate, "gen_zero[11]" "gen_zero[11]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b2f0 .param/l "gi" 0 14 109, +C4<01011>;
v0000010b30da70e0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c218;  1 drivers
S_0000010b30db08c0 .scope generate, "gen_zero[12]" "gen_zero[12]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a570 .param/l "gi" 0 14 109, +C4<01100>;
v0000010b30da8260_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c260;  1 drivers
S_0000010b30db4a60 .scope generate, "gen_zero[13]" "gen_zero[13]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6adb0 .param/l "gi" 0 14 109, +C4<01101>;
v0000010b30da83a0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c2a8;  1 drivers
S_0000010b30db4bf0 .scope generate, "gen_zero[14]" "gen_zero[14]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6aa70 .param/l "gi" 0 14 109, +C4<01110>;
v0000010b30da7180_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c2f0;  1 drivers
S_0000010b30db4d80 .scope generate, "gen_zero[15]" "gen_zero[15]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6afb0 .param/l "gi" 0 14 109, +C4<01111>;
v0000010b30da8b20_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c338;  1 drivers
S_0000010b30db4f10 .scope generate, "gen_zero[16]" "gen_zero[16]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a970 .param/l "gi" 0 14 109, +C4<010000>;
v0000010b30da6b40_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c380;  1 drivers
S_0000010b30db0f00 .scope generate, "gen_zero[17]" "gen_zero[17]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b170 .param/l "gi" 0 14 109, +C4<010001>;
v0000010b30da77c0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c3c8;  1 drivers
S_0000010b30db50a0 .scope generate, "gen_zero[18]" "gen_zero[18]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b1b0 .param/l "gi" 0 14 109, +C4<010010>;
v0000010b30da8a80_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c410;  1 drivers
S_0000010b30db61d0 .scope generate, "gen_zero[19]" "gen_zero[19]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6aaf0 .param/l "gi" 0 14 109, +C4<010011>;
v0000010b30da7860_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c458;  1 drivers
S_0000010b30db5230 .scope generate, "gen_zero[20]" "gen_zero[20]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b1f0 .param/l "gi" 0 14 109, +C4<010100>;
v0000010b30da7c20_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c4a0;  1 drivers
S_0000010b30db53c0 .scope generate, "gen_zero[21]" "gen_zero[21]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a730 .param/l "gi" 0 14 109, +C4<010101>;
v0000010b30da72c0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c4e8;  1 drivers
S_0000010b30db5550 .scope generate, "gen_zero[22]" "gen_zero[22]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a830 .param/l "gi" 0 14 109, +C4<010110>;
v0000010b30da7e00_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c530;  1 drivers
S_0000010b30db6360 .scope generate, "gen_zero[23]" "gen_zero[23]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6a5f0 .param/l "gi" 0 14 109, +C4<010111>;
v0000010b30da7900_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c578;  1 drivers
S_0000010b30db5d20 .scope generate, "gen_zero[24]" "gen_zero[24]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6b3f0 .param/l "gi" 0 14 109, +C4<011000>;
v0000010b30da6dc0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c5c0;  1 drivers
S_0000010b30db56e0 .scope generate, "gen_zero[25]" "gen_zero[25]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6abb0 .param/l "gi" 0 14 109, +C4<011001>;
v0000010b30da8bc0_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c608;  1 drivers
S_0000010b30db5870 .scope generate, "gen_zero[26]" "gen_zero[26]" 14 109, 14 109 0, S_0000010b30db2800;
 .timescale 0 0;
P_0000010b30b6abf0 .param/l "gi" 0 14 109, +C4<011010>;
v0000010b30da7a40_0 .net/2u *"_ivl_0", 1 0, L_0000010b30e6c650;  1 drivers
S_0000010b30db5a00 .scope autofunction.str, "reg_to_string" "reg_to_string" 14 170, 14 170 0, S_0000010b30db2800;
 .timescale 0 0;
v0000010b30da8c60_0 .var/2s "idx", 31 0;
; Variable reg_to_string is string return value of scope S_0000010b30db5a00
v0000010b30da7ae0_0 .var/str "s";
TD_ternary_cpu_system.u_cpu.u_regfile.reg_to_string ;
    %pushi/str "";
    %store/str v0000010b30da7ae0_0;
    %fork t_7, S_0000010b30db5b90;
    %jmp t_6;
    .scope S_0000010b30db5b90;
t_7 ;
    %pushi/vec4 26, 0, 32;
    %store/vec4 v0000010b30da9020_0, 0, 32;
T_34.139 ;
    %load/vec4 v0000010b30da9020_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_34.140, 5;
    %ix/getv/s 4, v0000010b30da8c60_0;
    %load/vec4a v0000010b30da9fc0, 4;
    %load/vec4 v0000010b30da9020_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.141, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.142, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.143, 6;
    %load/str v0000010b30da7ae0_0;
    %concati/str "?";
    %store/str v0000010b30da7ae0_0;
    %jmp T_34.145;
T_34.141 ;
    %load/str v0000010b30da7ae0_0;
    %concati/str "-";
    %store/str v0000010b30da7ae0_0;
    %jmp T_34.145;
T_34.142 ;
    %load/str v0000010b30da7ae0_0;
    %concati/str "0";
    %store/str v0000010b30da7ae0_0;
    %jmp T_34.145;
T_34.143 ;
    %load/str v0000010b30da7ae0_0;
    %concati/str "+";
    %store/str v0000010b30da7ae0_0;
    %jmp T_34.145;
T_34.145 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0000010b30da9020_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0000010b30da9020_0, 0, 32;
    %jmp T_34.139;
T_34.140 ;
    %end;
    .scope S_0000010b30db5a00;
t_6 %join;
    %load/str v0000010b30da7ae0_0;
    %ret/str 0; Assign to reg_to_string
    %disable/flow S_0000010b30db5a00;
    %end;
S_0000010b30db5b90 .scope autobegin, "$ivl_for_loop4" "$ivl_for_loop4" 14 173, 14 173 0, S_0000010b30db5a00;
 .timescale 0 0;
v0000010b30da9020_0 .var/2s "i", 31 0;
S_0000010b30db5eb0 .scope autofunction.vec2.u32, "trit2_to_index" "trit2_to_index" 14 79, 14 79 0, S_0000010b30db2800;
 .timescale 0 0;
v0000010b30da7b80_0 .var "addr", 3 0;
v0000010b30da7fe0_0 .var/2s "result", 31 0;
; Variable trit2_to_index is bool return value of scope S_0000010b30db5eb0
v0000010b30da8440_0 .var/2s "val0", 31 0;
v0000010b30da84e0_0 .var/2s "val1", 31 0;
TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index ;
    %load/vec4 v0000010b30da7b80_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.146, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.147, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.148, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da8440_0, 0, 32;
    %jmp T_35.150;
T_35.146 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da8440_0, 0, 32;
    %jmp T_35.150;
T_35.147 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30da8440_0, 0, 32;
    %jmp T_35.150;
T_35.148 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30da8440_0, 0, 32;
    %jmp T_35.150;
T_35.150 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30da7b80_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.151, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.152, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.153, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da84e0_0, 0, 32;
    %jmp T_35.155;
T_35.151 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da84e0_0, 0, 32;
    %jmp T_35.155;
T_35.152 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30da84e0_0, 0, 32;
    %jmp T_35.155;
T_35.153 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000010b30da84e0_0, 0, 32;
    %jmp T_35.155;
T_35.155 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30da8440_0;
    %load/vec4 v0000010b30da84e0_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30da7fe0_0, 0, 32;
    %load/vec4 v0000010b30da7fe0_0;
    %cmpi/s 9, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.156, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da7fe0_0, 0, 32;
T_35.156 ;
    %load/vec4 v0000010b30da7fe0_0;
    %ret/vec4 0, 0, 32;  Assign to trit2_to_index (store_vec4_to_lval)
    %disable/flow S_0000010b30db5eb0;
    %end;
S_0000010b30db6040 .scope module, "u_memory" "ternary_memory" 15 97, 16 9 0, S_0000010b30660d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "imem_addr";
    .port_info 3 /OUTPUT 36 "imem_data";
    .port_info 4 /INPUT 18 "dmem_addr";
    .port_info 5 /INPUT 54 "dmem_wdata";
    .port_info 6 /OUTPUT 54 "dmem_rdata";
    .port_info 7 /INPUT 1 "dmem_we";
    .port_info 8 /INPUT 1 "dmem_re";
P_0000010b30e2ef30 .param/l "ADDR_WIDTH" 0 16 15, +C4<00000000000000000000000000001001>;
P_0000010b30e2ef68 .param/l "DMEM_DEPTH" 0 16 14, +C4<00000000000000000000001011011001>;
P_0000010b30e2efa0 .param/l "IMEM_DEPTH" 0 16 13, +C4<00000000000000000000000011110011>;
P_0000010b30e2efd8 .param/l "TRIT_WIDTH" 0 16 12, +C4<00000000000000000000000000011011>;
v0000010b30e4fc90_0 .net "clk", 0 0, o0000010b30de01f8;  alias, 0 drivers
v0000010b30e4e110 .array "dmem", 0 728, 53 0;
v0000010b30e4ed90_0 .net "dmem_addr", 17 0, L_0000010b30f20710;  alias, 1 drivers
v0000010b30e50870_0 .var "dmem_rdata", 53 0;
v0000010b30e50230_0 .net "dmem_re", 0 0, L_0000010b30c61b50;  alias, 1 drivers
v0000010b30e4e250_0 .net "dmem_wdata", 53 0, L_0000010b30f20210;  alias, 1 drivers
v0000010b30e4fd30_0 .net "dmem_we", 0 0, L_0000010b30c61a70;  alias, 1 drivers
v0000010b30e4f6f0 .array "imem", 0 242, 17 0;
v0000010b30e4fdd0_0 .net "imem_addr", 15 0, L_0000010b30c67c70;  alias, 1 drivers
v0000010b30e4fe70_0 .var "imem_data", 35 0;
v0000010b30e50410_0 .net "rst_n", 0 0, o0000010b30de0408;  alias, 0 drivers
E_0000010b30b6b230 .event posedge, v0000010b30da9340_0;
v0000010b30e4e110_0 .array/port v0000010b30e4e110, 0;
v0000010b30e4e110_1 .array/port v0000010b30e4e110, 1;
v0000010b30e4e110_2 .array/port v0000010b30e4e110, 2;
E_0000010b30b6ac30/0 .event anyedge, v0000010b30d91380_0, v0000010b30e4e110_0, v0000010b30e4e110_1, v0000010b30e4e110_2;
v0000010b30e4e110_3 .array/port v0000010b30e4e110, 3;
v0000010b30e4e110_4 .array/port v0000010b30e4e110, 4;
v0000010b30e4e110_5 .array/port v0000010b30e4e110, 5;
v0000010b30e4e110_6 .array/port v0000010b30e4e110, 6;
E_0000010b30b6ac30/1 .event anyedge, v0000010b30e4e110_3, v0000010b30e4e110_4, v0000010b30e4e110_5, v0000010b30e4e110_6;
v0000010b30e4e110_7 .array/port v0000010b30e4e110, 7;
v0000010b30e4e110_8 .array/port v0000010b30e4e110, 8;
v0000010b30e4e110_9 .array/port v0000010b30e4e110, 9;
v0000010b30e4e110_10 .array/port v0000010b30e4e110, 10;
E_0000010b30b6ac30/2 .event anyedge, v0000010b30e4e110_7, v0000010b30e4e110_8, v0000010b30e4e110_9, v0000010b30e4e110_10;
v0000010b30e4e110_11 .array/port v0000010b30e4e110, 11;
v0000010b30e4e110_12 .array/port v0000010b30e4e110, 12;
v0000010b30e4e110_13 .array/port v0000010b30e4e110, 13;
v0000010b30e4e110_14 .array/port v0000010b30e4e110, 14;
E_0000010b30b6ac30/3 .event anyedge, v0000010b30e4e110_11, v0000010b30e4e110_12, v0000010b30e4e110_13, v0000010b30e4e110_14;
v0000010b30e4e110_15 .array/port v0000010b30e4e110, 15;
v0000010b30e4e110_16 .array/port v0000010b30e4e110, 16;
v0000010b30e4e110_17 .array/port v0000010b30e4e110, 17;
v0000010b30e4e110_18 .array/port v0000010b30e4e110, 18;
E_0000010b30b6ac30/4 .event anyedge, v0000010b30e4e110_15, v0000010b30e4e110_16, v0000010b30e4e110_17, v0000010b30e4e110_18;
v0000010b30e4e110_19 .array/port v0000010b30e4e110, 19;
v0000010b30e4e110_20 .array/port v0000010b30e4e110, 20;
v0000010b30e4e110_21 .array/port v0000010b30e4e110, 21;
v0000010b30e4e110_22 .array/port v0000010b30e4e110, 22;
E_0000010b30b6ac30/5 .event anyedge, v0000010b30e4e110_19, v0000010b30e4e110_20, v0000010b30e4e110_21, v0000010b30e4e110_22;
v0000010b30e4e110_23 .array/port v0000010b30e4e110, 23;
v0000010b30e4e110_24 .array/port v0000010b30e4e110, 24;
v0000010b30e4e110_25 .array/port v0000010b30e4e110, 25;
v0000010b30e4e110_26 .array/port v0000010b30e4e110, 26;
E_0000010b30b6ac30/6 .event anyedge, v0000010b30e4e110_23, v0000010b30e4e110_24, v0000010b30e4e110_25, v0000010b30e4e110_26;
v0000010b30e4e110_27 .array/port v0000010b30e4e110, 27;
v0000010b30e4e110_28 .array/port v0000010b30e4e110, 28;
v0000010b30e4e110_29 .array/port v0000010b30e4e110, 29;
v0000010b30e4e110_30 .array/port v0000010b30e4e110, 30;
E_0000010b30b6ac30/7 .event anyedge, v0000010b30e4e110_27, v0000010b30e4e110_28, v0000010b30e4e110_29, v0000010b30e4e110_30;
v0000010b30e4e110_31 .array/port v0000010b30e4e110, 31;
v0000010b30e4e110_32 .array/port v0000010b30e4e110, 32;
v0000010b30e4e110_33 .array/port v0000010b30e4e110, 33;
v0000010b30e4e110_34 .array/port v0000010b30e4e110, 34;
E_0000010b30b6ac30/8 .event anyedge, v0000010b30e4e110_31, v0000010b30e4e110_32, v0000010b30e4e110_33, v0000010b30e4e110_34;
v0000010b30e4e110_35 .array/port v0000010b30e4e110, 35;
v0000010b30e4e110_36 .array/port v0000010b30e4e110, 36;
v0000010b30e4e110_37 .array/port v0000010b30e4e110, 37;
v0000010b30e4e110_38 .array/port v0000010b30e4e110, 38;
E_0000010b30b6ac30/9 .event anyedge, v0000010b30e4e110_35, v0000010b30e4e110_36, v0000010b30e4e110_37, v0000010b30e4e110_38;
v0000010b30e4e110_39 .array/port v0000010b30e4e110, 39;
v0000010b30e4e110_40 .array/port v0000010b30e4e110, 40;
v0000010b30e4e110_41 .array/port v0000010b30e4e110, 41;
v0000010b30e4e110_42 .array/port v0000010b30e4e110, 42;
E_0000010b30b6ac30/10 .event anyedge, v0000010b30e4e110_39, v0000010b30e4e110_40, v0000010b30e4e110_41, v0000010b30e4e110_42;
v0000010b30e4e110_43 .array/port v0000010b30e4e110, 43;
v0000010b30e4e110_44 .array/port v0000010b30e4e110, 44;
v0000010b30e4e110_45 .array/port v0000010b30e4e110, 45;
v0000010b30e4e110_46 .array/port v0000010b30e4e110, 46;
E_0000010b30b6ac30/11 .event anyedge, v0000010b30e4e110_43, v0000010b30e4e110_44, v0000010b30e4e110_45, v0000010b30e4e110_46;
v0000010b30e4e110_47 .array/port v0000010b30e4e110, 47;
v0000010b30e4e110_48 .array/port v0000010b30e4e110, 48;
v0000010b30e4e110_49 .array/port v0000010b30e4e110, 49;
v0000010b30e4e110_50 .array/port v0000010b30e4e110, 50;
E_0000010b30b6ac30/12 .event anyedge, v0000010b30e4e110_47, v0000010b30e4e110_48, v0000010b30e4e110_49, v0000010b30e4e110_50;
v0000010b30e4e110_51 .array/port v0000010b30e4e110, 51;
v0000010b30e4e110_52 .array/port v0000010b30e4e110, 52;
v0000010b30e4e110_53 .array/port v0000010b30e4e110, 53;
v0000010b30e4e110_54 .array/port v0000010b30e4e110, 54;
E_0000010b30b6ac30/13 .event anyedge, v0000010b30e4e110_51, v0000010b30e4e110_52, v0000010b30e4e110_53, v0000010b30e4e110_54;
v0000010b30e4e110_55 .array/port v0000010b30e4e110, 55;
v0000010b30e4e110_56 .array/port v0000010b30e4e110, 56;
v0000010b30e4e110_57 .array/port v0000010b30e4e110, 57;
v0000010b30e4e110_58 .array/port v0000010b30e4e110, 58;
E_0000010b30b6ac30/14 .event anyedge, v0000010b30e4e110_55, v0000010b30e4e110_56, v0000010b30e4e110_57, v0000010b30e4e110_58;
v0000010b30e4e110_59 .array/port v0000010b30e4e110, 59;
v0000010b30e4e110_60 .array/port v0000010b30e4e110, 60;
v0000010b30e4e110_61 .array/port v0000010b30e4e110, 61;
v0000010b30e4e110_62 .array/port v0000010b30e4e110, 62;
E_0000010b30b6ac30/15 .event anyedge, v0000010b30e4e110_59, v0000010b30e4e110_60, v0000010b30e4e110_61, v0000010b30e4e110_62;
v0000010b30e4e110_63 .array/port v0000010b30e4e110, 63;
v0000010b30e4e110_64 .array/port v0000010b30e4e110, 64;
v0000010b30e4e110_65 .array/port v0000010b30e4e110, 65;
v0000010b30e4e110_66 .array/port v0000010b30e4e110, 66;
E_0000010b30b6ac30/16 .event anyedge, v0000010b30e4e110_63, v0000010b30e4e110_64, v0000010b30e4e110_65, v0000010b30e4e110_66;
v0000010b30e4e110_67 .array/port v0000010b30e4e110, 67;
v0000010b30e4e110_68 .array/port v0000010b30e4e110, 68;
v0000010b30e4e110_69 .array/port v0000010b30e4e110, 69;
v0000010b30e4e110_70 .array/port v0000010b30e4e110, 70;
E_0000010b30b6ac30/17 .event anyedge, v0000010b30e4e110_67, v0000010b30e4e110_68, v0000010b30e4e110_69, v0000010b30e4e110_70;
v0000010b30e4e110_71 .array/port v0000010b30e4e110, 71;
v0000010b30e4e110_72 .array/port v0000010b30e4e110, 72;
v0000010b30e4e110_73 .array/port v0000010b30e4e110, 73;
v0000010b30e4e110_74 .array/port v0000010b30e4e110, 74;
E_0000010b30b6ac30/18 .event anyedge, v0000010b30e4e110_71, v0000010b30e4e110_72, v0000010b30e4e110_73, v0000010b30e4e110_74;
v0000010b30e4e110_75 .array/port v0000010b30e4e110, 75;
v0000010b30e4e110_76 .array/port v0000010b30e4e110, 76;
v0000010b30e4e110_77 .array/port v0000010b30e4e110, 77;
v0000010b30e4e110_78 .array/port v0000010b30e4e110, 78;
E_0000010b30b6ac30/19 .event anyedge, v0000010b30e4e110_75, v0000010b30e4e110_76, v0000010b30e4e110_77, v0000010b30e4e110_78;
v0000010b30e4e110_79 .array/port v0000010b30e4e110, 79;
v0000010b30e4e110_80 .array/port v0000010b30e4e110, 80;
v0000010b30e4e110_81 .array/port v0000010b30e4e110, 81;
v0000010b30e4e110_82 .array/port v0000010b30e4e110, 82;
E_0000010b30b6ac30/20 .event anyedge, v0000010b30e4e110_79, v0000010b30e4e110_80, v0000010b30e4e110_81, v0000010b30e4e110_82;
v0000010b30e4e110_83 .array/port v0000010b30e4e110, 83;
v0000010b30e4e110_84 .array/port v0000010b30e4e110, 84;
v0000010b30e4e110_85 .array/port v0000010b30e4e110, 85;
v0000010b30e4e110_86 .array/port v0000010b30e4e110, 86;
E_0000010b30b6ac30/21 .event anyedge, v0000010b30e4e110_83, v0000010b30e4e110_84, v0000010b30e4e110_85, v0000010b30e4e110_86;
v0000010b30e4e110_87 .array/port v0000010b30e4e110, 87;
v0000010b30e4e110_88 .array/port v0000010b30e4e110, 88;
v0000010b30e4e110_89 .array/port v0000010b30e4e110, 89;
v0000010b30e4e110_90 .array/port v0000010b30e4e110, 90;
E_0000010b30b6ac30/22 .event anyedge, v0000010b30e4e110_87, v0000010b30e4e110_88, v0000010b30e4e110_89, v0000010b30e4e110_90;
v0000010b30e4e110_91 .array/port v0000010b30e4e110, 91;
v0000010b30e4e110_92 .array/port v0000010b30e4e110, 92;
v0000010b30e4e110_93 .array/port v0000010b30e4e110, 93;
v0000010b30e4e110_94 .array/port v0000010b30e4e110, 94;
E_0000010b30b6ac30/23 .event anyedge, v0000010b30e4e110_91, v0000010b30e4e110_92, v0000010b30e4e110_93, v0000010b30e4e110_94;
v0000010b30e4e110_95 .array/port v0000010b30e4e110, 95;
v0000010b30e4e110_96 .array/port v0000010b30e4e110, 96;
v0000010b30e4e110_97 .array/port v0000010b30e4e110, 97;
v0000010b30e4e110_98 .array/port v0000010b30e4e110, 98;
E_0000010b30b6ac30/24 .event anyedge, v0000010b30e4e110_95, v0000010b30e4e110_96, v0000010b30e4e110_97, v0000010b30e4e110_98;
v0000010b30e4e110_99 .array/port v0000010b30e4e110, 99;
v0000010b30e4e110_100 .array/port v0000010b30e4e110, 100;
v0000010b30e4e110_101 .array/port v0000010b30e4e110, 101;
v0000010b30e4e110_102 .array/port v0000010b30e4e110, 102;
E_0000010b30b6ac30/25 .event anyedge, v0000010b30e4e110_99, v0000010b30e4e110_100, v0000010b30e4e110_101, v0000010b30e4e110_102;
v0000010b30e4e110_103 .array/port v0000010b30e4e110, 103;
v0000010b30e4e110_104 .array/port v0000010b30e4e110, 104;
v0000010b30e4e110_105 .array/port v0000010b30e4e110, 105;
v0000010b30e4e110_106 .array/port v0000010b30e4e110, 106;
E_0000010b30b6ac30/26 .event anyedge, v0000010b30e4e110_103, v0000010b30e4e110_104, v0000010b30e4e110_105, v0000010b30e4e110_106;
v0000010b30e4e110_107 .array/port v0000010b30e4e110, 107;
v0000010b30e4e110_108 .array/port v0000010b30e4e110, 108;
v0000010b30e4e110_109 .array/port v0000010b30e4e110, 109;
v0000010b30e4e110_110 .array/port v0000010b30e4e110, 110;
E_0000010b30b6ac30/27 .event anyedge, v0000010b30e4e110_107, v0000010b30e4e110_108, v0000010b30e4e110_109, v0000010b30e4e110_110;
v0000010b30e4e110_111 .array/port v0000010b30e4e110, 111;
v0000010b30e4e110_112 .array/port v0000010b30e4e110, 112;
v0000010b30e4e110_113 .array/port v0000010b30e4e110, 113;
v0000010b30e4e110_114 .array/port v0000010b30e4e110, 114;
E_0000010b30b6ac30/28 .event anyedge, v0000010b30e4e110_111, v0000010b30e4e110_112, v0000010b30e4e110_113, v0000010b30e4e110_114;
v0000010b30e4e110_115 .array/port v0000010b30e4e110, 115;
v0000010b30e4e110_116 .array/port v0000010b30e4e110, 116;
v0000010b30e4e110_117 .array/port v0000010b30e4e110, 117;
v0000010b30e4e110_118 .array/port v0000010b30e4e110, 118;
E_0000010b30b6ac30/29 .event anyedge, v0000010b30e4e110_115, v0000010b30e4e110_116, v0000010b30e4e110_117, v0000010b30e4e110_118;
v0000010b30e4e110_119 .array/port v0000010b30e4e110, 119;
v0000010b30e4e110_120 .array/port v0000010b30e4e110, 120;
v0000010b30e4e110_121 .array/port v0000010b30e4e110, 121;
v0000010b30e4e110_122 .array/port v0000010b30e4e110, 122;
E_0000010b30b6ac30/30 .event anyedge, v0000010b30e4e110_119, v0000010b30e4e110_120, v0000010b30e4e110_121, v0000010b30e4e110_122;
v0000010b30e4e110_123 .array/port v0000010b30e4e110, 123;
v0000010b30e4e110_124 .array/port v0000010b30e4e110, 124;
v0000010b30e4e110_125 .array/port v0000010b30e4e110, 125;
v0000010b30e4e110_126 .array/port v0000010b30e4e110, 126;
E_0000010b30b6ac30/31 .event anyedge, v0000010b30e4e110_123, v0000010b30e4e110_124, v0000010b30e4e110_125, v0000010b30e4e110_126;
v0000010b30e4e110_127 .array/port v0000010b30e4e110, 127;
v0000010b30e4e110_128 .array/port v0000010b30e4e110, 128;
v0000010b30e4e110_129 .array/port v0000010b30e4e110, 129;
v0000010b30e4e110_130 .array/port v0000010b30e4e110, 130;
E_0000010b30b6ac30/32 .event anyedge, v0000010b30e4e110_127, v0000010b30e4e110_128, v0000010b30e4e110_129, v0000010b30e4e110_130;
v0000010b30e4e110_131 .array/port v0000010b30e4e110, 131;
v0000010b30e4e110_132 .array/port v0000010b30e4e110, 132;
v0000010b30e4e110_133 .array/port v0000010b30e4e110, 133;
v0000010b30e4e110_134 .array/port v0000010b30e4e110, 134;
E_0000010b30b6ac30/33 .event anyedge, v0000010b30e4e110_131, v0000010b30e4e110_132, v0000010b30e4e110_133, v0000010b30e4e110_134;
v0000010b30e4e110_135 .array/port v0000010b30e4e110, 135;
v0000010b30e4e110_136 .array/port v0000010b30e4e110, 136;
v0000010b30e4e110_137 .array/port v0000010b30e4e110, 137;
v0000010b30e4e110_138 .array/port v0000010b30e4e110, 138;
E_0000010b30b6ac30/34 .event anyedge, v0000010b30e4e110_135, v0000010b30e4e110_136, v0000010b30e4e110_137, v0000010b30e4e110_138;
v0000010b30e4e110_139 .array/port v0000010b30e4e110, 139;
v0000010b30e4e110_140 .array/port v0000010b30e4e110, 140;
v0000010b30e4e110_141 .array/port v0000010b30e4e110, 141;
v0000010b30e4e110_142 .array/port v0000010b30e4e110, 142;
E_0000010b30b6ac30/35 .event anyedge, v0000010b30e4e110_139, v0000010b30e4e110_140, v0000010b30e4e110_141, v0000010b30e4e110_142;
v0000010b30e4e110_143 .array/port v0000010b30e4e110, 143;
v0000010b30e4e110_144 .array/port v0000010b30e4e110, 144;
v0000010b30e4e110_145 .array/port v0000010b30e4e110, 145;
v0000010b30e4e110_146 .array/port v0000010b30e4e110, 146;
E_0000010b30b6ac30/36 .event anyedge, v0000010b30e4e110_143, v0000010b30e4e110_144, v0000010b30e4e110_145, v0000010b30e4e110_146;
v0000010b30e4e110_147 .array/port v0000010b30e4e110, 147;
v0000010b30e4e110_148 .array/port v0000010b30e4e110, 148;
v0000010b30e4e110_149 .array/port v0000010b30e4e110, 149;
v0000010b30e4e110_150 .array/port v0000010b30e4e110, 150;
E_0000010b30b6ac30/37 .event anyedge, v0000010b30e4e110_147, v0000010b30e4e110_148, v0000010b30e4e110_149, v0000010b30e4e110_150;
v0000010b30e4e110_151 .array/port v0000010b30e4e110, 151;
v0000010b30e4e110_152 .array/port v0000010b30e4e110, 152;
v0000010b30e4e110_153 .array/port v0000010b30e4e110, 153;
v0000010b30e4e110_154 .array/port v0000010b30e4e110, 154;
E_0000010b30b6ac30/38 .event anyedge, v0000010b30e4e110_151, v0000010b30e4e110_152, v0000010b30e4e110_153, v0000010b30e4e110_154;
v0000010b30e4e110_155 .array/port v0000010b30e4e110, 155;
v0000010b30e4e110_156 .array/port v0000010b30e4e110, 156;
v0000010b30e4e110_157 .array/port v0000010b30e4e110, 157;
v0000010b30e4e110_158 .array/port v0000010b30e4e110, 158;
E_0000010b30b6ac30/39 .event anyedge, v0000010b30e4e110_155, v0000010b30e4e110_156, v0000010b30e4e110_157, v0000010b30e4e110_158;
v0000010b30e4e110_159 .array/port v0000010b30e4e110, 159;
v0000010b30e4e110_160 .array/port v0000010b30e4e110, 160;
v0000010b30e4e110_161 .array/port v0000010b30e4e110, 161;
v0000010b30e4e110_162 .array/port v0000010b30e4e110, 162;
E_0000010b30b6ac30/40 .event anyedge, v0000010b30e4e110_159, v0000010b30e4e110_160, v0000010b30e4e110_161, v0000010b30e4e110_162;
v0000010b30e4e110_163 .array/port v0000010b30e4e110, 163;
v0000010b30e4e110_164 .array/port v0000010b30e4e110, 164;
v0000010b30e4e110_165 .array/port v0000010b30e4e110, 165;
v0000010b30e4e110_166 .array/port v0000010b30e4e110, 166;
E_0000010b30b6ac30/41 .event anyedge, v0000010b30e4e110_163, v0000010b30e4e110_164, v0000010b30e4e110_165, v0000010b30e4e110_166;
v0000010b30e4e110_167 .array/port v0000010b30e4e110, 167;
v0000010b30e4e110_168 .array/port v0000010b30e4e110, 168;
v0000010b30e4e110_169 .array/port v0000010b30e4e110, 169;
v0000010b30e4e110_170 .array/port v0000010b30e4e110, 170;
E_0000010b30b6ac30/42 .event anyedge, v0000010b30e4e110_167, v0000010b30e4e110_168, v0000010b30e4e110_169, v0000010b30e4e110_170;
v0000010b30e4e110_171 .array/port v0000010b30e4e110, 171;
v0000010b30e4e110_172 .array/port v0000010b30e4e110, 172;
v0000010b30e4e110_173 .array/port v0000010b30e4e110, 173;
v0000010b30e4e110_174 .array/port v0000010b30e4e110, 174;
E_0000010b30b6ac30/43 .event anyedge, v0000010b30e4e110_171, v0000010b30e4e110_172, v0000010b30e4e110_173, v0000010b30e4e110_174;
v0000010b30e4e110_175 .array/port v0000010b30e4e110, 175;
v0000010b30e4e110_176 .array/port v0000010b30e4e110, 176;
v0000010b30e4e110_177 .array/port v0000010b30e4e110, 177;
v0000010b30e4e110_178 .array/port v0000010b30e4e110, 178;
E_0000010b30b6ac30/44 .event anyedge, v0000010b30e4e110_175, v0000010b30e4e110_176, v0000010b30e4e110_177, v0000010b30e4e110_178;
v0000010b30e4e110_179 .array/port v0000010b30e4e110, 179;
v0000010b30e4e110_180 .array/port v0000010b30e4e110, 180;
v0000010b30e4e110_181 .array/port v0000010b30e4e110, 181;
v0000010b30e4e110_182 .array/port v0000010b30e4e110, 182;
E_0000010b30b6ac30/45 .event anyedge, v0000010b30e4e110_179, v0000010b30e4e110_180, v0000010b30e4e110_181, v0000010b30e4e110_182;
v0000010b30e4e110_183 .array/port v0000010b30e4e110, 183;
v0000010b30e4e110_184 .array/port v0000010b30e4e110, 184;
v0000010b30e4e110_185 .array/port v0000010b30e4e110, 185;
v0000010b30e4e110_186 .array/port v0000010b30e4e110, 186;
E_0000010b30b6ac30/46 .event anyedge, v0000010b30e4e110_183, v0000010b30e4e110_184, v0000010b30e4e110_185, v0000010b30e4e110_186;
v0000010b30e4e110_187 .array/port v0000010b30e4e110, 187;
v0000010b30e4e110_188 .array/port v0000010b30e4e110, 188;
v0000010b30e4e110_189 .array/port v0000010b30e4e110, 189;
v0000010b30e4e110_190 .array/port v0000010b30e4e110, 190;
E_0000010b30b6ac30/47 .event anyedge, v0000010b30e4e110_187, v0000010b30e4e110_188, v0000010b30e4e110_189, v0000010b30e4e110_190;
v0000010b30e4e110_191 .array/port v0000010b30e4e110, 191;
v0000010b30e4e110_192 .array/port v0000010b30e4e110, 192;
v0000010b30e4e110_193 .array/port v0000010b30e4e110, 193;
v0000010b30e4e110_194 .array/port v0000010b30e4e110, 194;
E_0000010b30b6ac30/48 .event anyedge, v0000010b30e4e110_191, v0000010b30e4e110_192, v0000010b30e4e110_193, v0000010b30e4e110_194;
v0000010b30e4e110_195 .array/port v0000010b30e4e110, 195;
v0000010b30e4e110_196 .array/port v0000010b30e4e110, 196;
v0000010b30e4e110_197 .array/port v0000010b30e4e110, 197;
v0000010b30e4e110_198 .array/port v0000010b30e4e110, 198;
E_0000010b30b6ac30/49 .event anyedge, v0000010b30e4e110_195, v0000010b30e4e110_196, v0000010b30e4e110_197, v0000010b30e4e110_198;
v0000010b30e4e110_199 .array/port v0000010b30e4e110, 199;
v0000010b30e4e110_200 .array/port v0000010b30e4e110, 200;
v0000010b30e4e110_201 .array/port v0000010b30e4e110, 201;
v0000010b30e4e110_202 .array/port v0000010b30e4e110, 202;
E_0000010b30b6ac30/50 .event anyedge, v0000010b30e4e110_199, v0000010b30e4e110_200, v0000010b30e4e110_201, v0000010b30e4e110_202;
v0000010b30e4e110_203 .array/port v0000010b30e4e110, 203;
v0000010b30e4e110_204 .array/port v0000010b30e4e110, 204;
v0000010b30e4e110_205 .array/port v0000010b30e4e110, 205;
v0000010b30e4e110_206 .array/port v0000010b30e4e110, 206;
E_0000010b30b6ac30/51 .event anyedge, v0000010b30e4e110_203, v0000010b30e4e110_204, v0000010b30e4e110_205, v0000010b30e4e110_206;
v0000010b30e4e110_207 .array/port v0000010b30e4e110, 207;
v0000010b30e4e110_208 .array/port v0000010b30e4e110, 208;
v0000010b30e4e110_209 .array/port v0000010b30e4e110, 209;
v0000010b30e4e110_210 .array/port v0000010b30e4e110, 210;
E_0000010b30b6ac30/52 .event anyedge, v0000010b30e4e110_207, v0000010b30e4e110_208, v0000010b30e4e110_209, v0000010b30e4e110_210;
v0000010b30e4e110_211 .array/port v0000010b30e4e110, 211;
v0000010b30e4e110_212 .array/port v0000010b30e4e110, 212;
v0000010b30e4e110_213 .array/port v0000010b30e4e110, 213;
v0000010b30e4e110_214 .array/port v0000010b30e4e110, 214;
E_0000010b30b6ac30/53 .event anyedge, v0000010b30e4e110_211, v0000010b30e4e110_212, v0000010b30e4e110_213, v0000010b30e4e110_214;
v0000010b30e4e110_215 .array/port v0000010b30e4e110, 215;
v0000010b30e4e110_216 .array/port v0000010b30e4e110, 216;
v0000010b30e4e110_217 .array/port v0000010b30e4e110, 217;
v0000010b30e4e110_218 .array/port v0000010b30e4e110, 218;
E_0000010b30b6ac30/54 .event anyedge, v0000010b30e4e110_215, v0000010b30e4e110_216, v0000010b30e4e110_217, v0000010b30e4e110_218;
v0000010b30e4e110_219 .array/port v0000010b30e4e110, 219;
v0000010b30e4e110_220 .array/port v0000010b30e4e110, 220;
v0000010b30e4e110_221 .array/port v0000010b30e4e110, 221;
v0000010b30e4e110_222 .array/port v0000010b30e4e110, 222;
E_0000010b30b6ac30/55 .event anyedge, v0000010b30e4e110_219, v0000010b30e4e110_220, v0000010b30e4e110_221, v0000010b30e4e110_222;
v0000010b30e4e110_223 .array/port v0000010b30e4e110, 223;
v0000010b30e4e110_224 .array/port v0000010b30e4e110, 224;
v0000010b30e4e110_225 .array/port v0000010b30e4e110, 225;
v0000010b30e4e110_226 .array/port v0000010b30e4e110, 226;
E_0000010b30b6ac30/56 .event anyedge, v0000010b30e4e110_223, v0000010b30e4e110_224, v0000010b30e4e110_225, v0000010b30e4e110_226;
v0000010b30e4e110_227 .array/port v0000010b30e4e110, 227;
v0000010b30e4e110_228 .array/port v0000010b30e4e110, 228;
v0000010b30e4e110_229 .array/port v0000010b30e4e110, 229;
v0000010b30e4e110_230 .array/port v0000010b30e4e110, 230;
E_0000010b30b6ac30/57 .event anyedge, v0000010b30e4e110_227, v0000010b30e4e110_228, v0000010b30e4e110_229, v0000010b30e4e110_230;
v0000010b30e4e110_231 .array/port v0000010b30e4e110, 231;
v0000010b30e4e110_232 .array/port v0000010b30e4e110, 232;
v0000010b30e4e110_233 .array/port v0000010b30e4e110, 233;
v0000010b30e4e110_234 .array/port v0000010b30e4e110, 234;
E_0000010b30b6ac30/58 .event anyedge, v0000010b30e4e110_231, v0000010b30e4e110_232, v0000010b30e4e110_233, v0000010b30e4e110_234;
v0000010b30e4e110_235 .array/port v0000010b30e4e110, 235;
v0000010b30e4e110_236 .array/port v0000010b30e4e110, 236;
v0000010b30e4e110_237 .array/port v0000010b30e4e110, 237;
v0000010b30e4e110_238 .array/port v0000010b30e4e110, 238;
E_0000010b30b6ac30/59 .event anyedge, v0000010b30e4e110_235, v0000010b30e4e110_236, v0000010b30e4e110_237, v0000010b30e4e110_238;
v0000010b30e4e110_239 .array/port v0000010b30e4e110, 239;
v0000010b30e4e110_240 .array/port v0000010b30e4e110, 240;
v0000010b30e4e110_241 .array/port v0000010b30e4e110, 241;
v0000010b30e4e110_242 .array/port v0000010b30e4e110, 242;
E_0000010b30b6ac30/60 .event anyedge, v0000010b30e4e110_239, v0000010b30e4e110_240, v0000010b30e4e110_241, v0000010b30e4e110_242;
v0000010b30e4e110_243 .array/port v0000010b30e4e110, 243;
v0000010b30e4e110_244 .array/port v0000010b30e4e110, 244;
v0000010b30e4e110_245 .array/port v0000010b30e4e110, 245;
v0000010b30e4e110_246 .array/port v0000010b30e4e110, 246;
E_0000010b30b6ac30/61 .event anyedge, v0000010b30e4e110_243, v0000010b30e4e110_244, v0000010b30e4e110_245, v0000010b30e4e110_246;
v0000010b30e4e110_247 .array/port v0000010b30e4e110, 247;
v0000010b30e4e110_248 .array/port v0000010b30e4e110, 248;
v0000010b30e4e110_249 .array/port v0000010b30e4e110, 249;
v0000010b30e4e110_250 .array/port v0000010b30e4e110, 250;
E_0000010b30b6ac30/62 .event anyedge, v0000010b30e4e110_247, v0000010b30e4e110_248, v0000010b30e4e110_249, v0000010b30e4e110_250;
v0000010b30e4e110_251 .array/port v0000010b30e4e110, 251;
v0000010b30e4e110_252 .array/port v0000010b30e4e110, 252;
v0000010b30e4e110_253 .array/port v0000010b30e4e110, 253;
v0000010b30e4e110_254 .array/port v0000010b30e4e110, 254;
E_0000010b30b6ac30/63 .event anyedge, v0000010b30e4e110_251, v0000010b30e4e110_252, v0000010b30e4e110_253, v0000010b30e4e110_254;
v0000010b30e4e110_255 .array/port v0000010b30e4e110, 255;
v0000010b30e4e110_256 .array/port v0000010b30e4e110, 256;
v0000010b30e4e110_257 .array/port v0000010b30e4e110, 257;
v0000010b30e4e110_258 .array/port v0000010b30e4e110, 258;
E_0000010b30b6ac30/64 .event anyedge, v0000010b30e4e110_255, v0000010b30e4e110_256, v0000010b30e4e110_257, v0000010b30e4e110_258;
v0000010b30e4e110_259 .array/port v0000010b30e4e110, 259;
v0000010b30e4e110_260 .array/port v0000010b30e4e110, 260;
v0000010b30e4e110_261 .array/port v0000010b30e4e110, 261;
v0000010b30e4e110_262 .array/port v0000010b30e4e110, 262;
E_0000010b30b6ac30/65 .event anyedge, v0000010b30e4e110_259, v0000010b30e4e110_260, v0000010b30e4e110_261, v0000010b30e4e110_262;
v0000010b30e4e110_263 .array/port v0000010b30e4e110, 263;
v0000010b30e4e110_264 .array/port v0000010b30e4e110, 264;
v0000010b30e4e110_265 .array/port v0000010b30e4e110, 265;
v0000010b30e4e110_266 .array/port v0000010b30e4e110, 266;
E_0000010b30b6ac30/66 .event anyedge, v0000010b30e4e110_263, v0000010b30e4e110_264, v0000010b30e4e110_265, v0000010b30e4e110_266;
v0000010b30e4e110_267 .array/port v0000010b30e4e110, 267;
v0000010b30e4e110_268 .array/port v0000010b30e4e110, 268;
v0000010b30e4e110_269 .array/port v0000010b30e4e110, 269;
v0000010b30e4e110_270 .array/port v0000010b30e4e110, 270;
E_0000010b30b6ac30/67 .event anyedge, v0000010b30e4e110_267, v0000010b30e4e110_268, v0000010b30e4e110_269, v0000010b30e4e110_270;
v0000010b30e4e110_271 .array/port v0000010b30e4e110, 271;
v0000010b30e4e110_272 .array/port v0000010b30e4e110, 272;
v0000010b30e4e110_273 .array/port v0000010b30e4e110, 273;
v0000010b30e4e110_274 .array/port v0000010b30e4e110, 274;
E_0000010b30b6ac30/68 .event anyedge, v0000010b30e4e110_271, v0000010b30e4e110_272, v0000010b30e4e110_273, v0000010b30e4e110_274;
v0000010b30e4e110_275 .array/port v0000010b30e4e110, 275;
v0000010b30e4e110_276 .array/port v0000010b30e4e110, 276;
v0000010b30e4e110_277 .array/port v0000010b30e4e110, 277;
v0000010b30e4e110_278 .array/port v0000010b30e4e110, 278;
E_0000010b30b6ac30/69 .event anyedge, v0000010b30e4e110_275, v0000010b30e4e110_276, v0000010b30e4e110_277, v0000010b30e4e110_278;
v0000010b30e4e110_279 .array/port v0000010b30e4e110, 279;
v0000010b30e4e110_280 .array/port v0000010b30e4e110, 280;
v0000010b30e4e110_281 .array/port v0000010b30e4e110, 281;
v0000010b30e4e110_282 .array/port v0000010b30e4e110, 282;
E_0000010b30b6ac30/70 .event anyedge, v0000010b30e4e110_279, v0000010b30e4e110_280, v0000010b30e4e110_281, v0000010b30e4e110_282;
v0000010b30e4e110_283 .array/port v0000010b30e4e110, 283;
v0000010b30e4e110_284 .array/port v0000010b30e4e110, 284;
v0000010b30e4e110_285 .array/port v0000010b30e4e110, 285;
v0000010b30e4e110_286 .array/port v0000010b30e4e110, 286;
E_0000010b30b6ac30/71 .event anyedge, v0000010b30e4e110_283, v0000010b30e4e110_284, v0000010b30e4e110_285, v0000010b30e4e110_286;
v0000010b30e4e110_287 .array/port v0000010b30e4e110, 287;
v0000010b30e4e110_288 .array/port v0000010b30e4e110, 288;
v0000010b30e4e110_289 .array/port v0000010b30e4e110, 289;
v0000010b30e4e110_290 .array/port v0000010b30e4e110, 290;
E_0000010b30b6ac30/72 .event anyedge, v0000010b30e4e110_287, v0000010b30e4e110_288, v0000010b30e4e110_289, v0000010b30e4e110_290;
v0000010b30e4e110_291 .array/port v0000010b30e4e110, 291;
v0000010b30e4e110_292 .array/port v0000010b30e4e110, 292;
v0000010b30e4e110_293 .array/port v0000010b30e4e110, 293;
v0000010b30e4e110_294 .array/port v0000010b30e4e110, 294;
E_0000010b30b6ac30/73 .event anyedge, v0000010b30e4e110_291, v0000010b30e4e110_292, v0000010b30e4e110_293, v0000010b30e4e110_294;
v0000010b30e4e110_295 .array/port v0000010b30e4e110, 295;
v0000010b30e4e110_296 .array/port v0000010b30e4e110, 296;
v0000010b30e4e110_297 .array/port v0000010b30e4e110, 297;
v0000010b30e4e110_298 .array/port v0000010b30e4e110, 298;
E_0000010b30b6ac30/74 .event anyedge, v0000010b30e4e110_295, v0000010b30e4e110_296, v0000010b30e4e110_297, v0000010b30e4e110_298;
v0000010b30e4e110_299 .array/port v0000010b30e4e110, 299;
v0000010b30e4e110_300 .array/port v0000010b30e4e110, 300;
v0000010b30e4e110_301 .array/port v0000010b30e4e110, 301;
v0000010b30e4e110_302 .array/port v0000010b30e4e110, 302;
E_0000010b30b6ac30/75 .event anyedge, v0000010b30e4e110_299, v0000010b30e4e110_300, v0000010b30e4e110_301, v0000010b30e4e110_302;
v0000010b30e4e110_303 .array/port v0000010b30e4e110, 303;
v0000010b30e4e110_304 .array/port v0000010b30e4e110, 304;
v0000010b30e4e110_305 .array/port v0000010b30e4e110, 305;
v0000010b30e4e110_306 .array/port v0000010b30e4e110, 306;
E_0000010b30b6ac30/76 .event anyedge, v0000010b30e4e110_303, v0000010b30e4e110_304, v0000010b30e4e110_305, v0000010b30e4e110_306;
v0000010b30e4e110_307 .array/port v0000010b30e4e110, 307;
v0000010b30e4e110_308 .array/port v0000010b30e4e110, 308;
v0000010b30e4e110_309 .array/port v0000010b30e4e110, 309;
v0000010b30e4e110_310 .array/port v0000010b30e4e110, 310;
E_0000010b30b6ac30/77 .event anyedge, v0000010b30e4e110_307, v0000010b30e4e110_308, v0000010b30e4e110_309, v0000010b30e4e110_310;
v0000010b30e4e110_311 .array/port v0000010b30e4e110, 311;
v0000010b30e4e110_312 .array/port v0000010b30e4e110, 312;
v0000010b30e4e110_313 .array/port v0000010b30e4e110, 313;
v0000010b30e4e110_314 .array/port v0000010b30e4e110, 314;
E_0000010b30b6ac30/78 .event anyedge, v0000010b30e4e110_311, v0000010b30e4e110_312, v0000010b30e4e110_313, v0000010b30e4e110_314;
v0000010b30e4e110_315 .array/port v0000010b30e4e110, 315;
v0000010b30e4e110_316 .array/port v0000010b30e4e110, 316;
v0000010b30e4e110_317 .array/port v0000010b30e4e110, 317;
v0000010b30e4e110_318 .array/port v0000010b30e4e110, 318;
E_0000010b30b6ac30/79 .event anyedge, v0000010b30e4e110_315, v0000010b30e4e110_316, v0000010b30e4e110_317, v0000010b30e4e110_318;
v0000010b30e4e110_319 .array/port v0000010b30e4e110, 319;
v0000010b30e4e110_320 .array/port v0000010b30e4e110, 320;
v0000010b30e4e110_321 .array/port v0000010b30e4e110, 321;
v0000010b30e4e110_322 .array/port v0000010b30e4e110, 322;
E_0000010b30b6ac30/80 .event anyedge, v0000010b30e4e110_319, v0000010b30e4e110_320, v0000010b30e4e110_321, v0000010b30e4e110_322;
v0000010b30e4e110_323 .array/port v0000010b30e4e110, 323;
v0000010b30e4e110_324 .array/port v0000010b30e4e110, 324;
v0000010b30e4e110_325 .array/port v0000010b30e4e110, 325;
v0000010b30e4e110_326 .array/port v0000010b30e4e110, 326;
E_0000010b30b6ac30/81 .event anyedge, v0000010b30e4e110_323, v0000010b30e4e110_324, v0000010b30e4e110_325, v0000010b30e4e110_326;
v0000010b30e4e110_327 .array/port v0000010b30e4e110, 327;
v0000010b30e4e110_328 .array/port v0000010b30e4e110, 328;
v0000010b30e4e110_329 .array/port v0000010b30e4e110, 329;
v0000010b30e4e110_330 .array/port v0000010b30e4e110, 330;
E_0000010b30b6ac30/82 .event anyedge, v0000010b30e4e110_327, v0000010b30e4e110_328, v0000010b30e4e110_329, v0000010b30e4e110_330;
v0000010b30e4e110_331 .array/port v0000010b30e4e110, 331;
v0000010b30e4e110_332 .array/port v0000010b30e4e110, 332;
v0000010b30e4e110_333 .array/port v0000010b30e4e110, 333;
v0000010b30e4e110_334 .array/port v0000010b30e4e110, 334;
E_0000010b30b6ac30/83 .event anyedge, v0000010b30e4e110_331, v0000010b30e4e110_332, v0000010b30e4e110_333, v0000010b30e4e110_334;
v0000010b30e4e110_335 .array/port v0000010b30e4e110, 335;
v0000010b30e4e110_336 .array/port v0000010b30e4e110, 336;
v0000010b30e4e110_337 .array/port v0000010b30e4e110, 337;
v0000010b30e4e110_338 .array/port v0000010b30e4e110, 338;
E_0000010b30b6ac30/84 .event anyedge, v0000010b30e4e110_335, v0000010b30e4e110_336, v0000010b30e4e110_337, v0000010b30e4e110_338;
v0000010b30e4e110_339 .array/port v0000010b30e4e110, 339;
v0000010b30e4e110_340 .array/port v0000010b30e4e110, 340;
v0000010b30e4e110_341 .array/port v0000010b30e4e110, 341;
v0000010b30e4e110_342 .array/port v0000010b30e4e110, 342;
E_0000010b30b6ac30/85 .event anyedge, v0000010b30e4e110_339, v0000010b30e4e110_340, v0000010b30e4e110_341, v0000010b30e4e110_342;
v0000010b30e4e110_343 .array/port v0000010b30e4e110, 343;
v0000010b30e4e110_344 .array/port v0000010b30e4e110, 344;
v0000010b30e4e110_345 .array/port v0000010b30e4e110, 345;
v0000010b30e4e110_346 .array/port v0000010b30e4e110, 346;
E_0000010b30b6ac30/86 .event anyedge, v0000010b30e4e110_343, v0000010b30e4e110_344, v0000010b30e4e110_345, v0000010b30e4e110_346;
v0000010b30e4e110_347 .array/port v0000010b30e4e110, 347;
v0000010b30e4e110_348 .array/port v0000010b30e4e110, 348;
v0000010b30e4e110_349 .array/port v0000010b30e4e110, 349;
v0000010b30e4e110_350 .array/port v0000010b30e4e110, 350;
E_0000010b30b6ac30/87 .event anyedge, v0000010b30e4e110_347, v0000010b30e4e110_348, v0000010b30e4e110_349, v0000010b30e4e110_350;
v0000010b30e4e110_351 .array/port v0000010b30e4e110, 351;
v0000010b30e4e110_352 .array/port v0000010b30e4e110, 352;
v0000010b30e4e110_353 .array/port v0000010b30e4e110, 353;
v0000010b30e4e110_354 .array/port v0000010b30e4e110, 354;
E_0000010b30b6ac30/88 .event anyedge, v0000010b30e4e110_351, v0000010b30e4e110_352, v0000010b30e4e110_353, v0000010b30e4e110_354;
v0000010b30e4e110_355 .array/port v0000010b30e4e110, 355;
v0000010b30e4e110_356 .array/port v0000010b30e4e110, 356;
v0000010b30e4e110_357 .array/port v0000010b30e4e110, 357;
v0000010b30e4e110_358 .array/port v0000010b30e4e110, 358;
E_0000010b30b6ac30/89 .event anyedge, v0000010b30e4e110_355, v0000010b30e4e110_356, v0000010b30e4e110_357, v0000010b30e4e110_358;
v0000010b30e4e110_359 .array/port v0000010b30e4e110, 359;
v0000010b30e4e110_360 .array/port v0000010b30e4e110, 360;
v0000010b30e4e110_361 .array/port v0000010b30e4e110, 361;
v0000010b30e4e110_362 .array/port v0000010b30e4e110, 362;
E_0000010b30b6ac30/90 .event anyedge, v0000010b30e4e110_359, v0000010b30e4e110_360, v0000010b30e4e110_361, v0000010b30e4e110_362;
v0000010b30e4e110_363 .array/port v0000010b30e4e110, 363;
v0000010b30e4e110_364 .array/port v0000010b30e4e110, 364;
v0000010b30e4e110_365 .array/port v0000010b30e4e110, 365;
v0000010b30e4e110_366 .array/port v0000010b30e4e110, 366;
E_0000010b30b6ac30/91 .event anyedge, v0000010b30e4e110_363, v0000010b30e4e110_364, v0000010b30e4e110_365, v0000010b30e4e110_366;
v0000010b30e4e110_367 .array/port v0000010b30e4e110, 367;
v0000010b30e4e110_368 .array/port v0000010b30e4e110, 368;
v0000010b30e4e110_369 .array/port v0000010b30e4e110, 369;
v0000010b30e4e110_370 .array/port v0000010b30e4e110, 370;
E_0000010b30b6ac30/92 .event anyedge, v0000010b30e4e110_367, v0000010b30e4e110_368, v0000010b30e4e110_369, v0000010b30e4e110_370;
v0000010b30e4e110_371 .array/port v0000010b30e4e110, 371;
v0000010b30e4e110_372 .array/port v0000010b30e4e110, 372;
v0000010b30e4e110_373 .array/port v0000010b30e4e110, 373;
v0000010b30e4e110_374 .array/port v0000010b30e4e110, 374;
E_0000010b30b6ac30/93 .event anyedge, v0000010b30e4e110_371, v0000010b30e4e110_372, v0000010b30e4e110_373, v0000010b30e4e110_374;
v0000010b30e4e110_375 .array/port v0000010b30e4e110, 375;
v0000010b30e4e110_376 .array/port v0000010b30e4e110, 376;
v0000010b30e4e110_377 .array/port v0000010b30e4e110, 377;
v0000010b30e4e110_378 .array/port v0000010b30e4e110, 378;
E_0000010b30b6ac30/94 .event anyedge, v0000010b30e4e110_375, v0000010b30e4e110_376, v0000010b30e4e110_377, v0000010b30e4e110_378;
v0000010b30e4e110_379 .array/port v0000010b30e4e110, 379;
v0000010b30e4e110_380 .array/port v0000010b30e4e110, 380;
v0000010b30e4e110_381 .array/port v0000010b30e4e110, 381;
v0000010b30e4e110_382 .array/port v0000010b30e4e110, 382;
E_0000010b30b6ac30/95 .event anyedge, v0000010b30e4e110_379, v0000010b30e4e110_380, v0000010b30e4e110_381, v0000010b30e4e110_382;
v0000010b30e4e110_383 .array/port v0000010b30e4e110, 383;
v0000010b30e4e110_384 .array/port v0000010b30e4e110, 384;
v0000010b30e4e110_385 .array/port v0000010b30e4e110, 385;
v0000010b30e4e110_386 .array/port v0000010b30e4e110, 386;
E_0000010b30b6ac30/96 .event anyedge, v0000010b30e4e110_383, v0000010b30e4e110_384, v0000010b30e4e110_385, v0000010b30e4e110_386;
v0000010b30e4e110_387 .array/port v0000010b30e4e110, 387;
v0000010b30e4e110_388 .array/port v0000010b30e4e110, 388;
v0000010b30e4e110_389 .array/port v0000010b30e4e110, 389;
v0000010b30e4e110_390 .array/port v0000010b30e4e110, 390;
E_0000010b30b6ac30/97 .event anyedge, v0000010b30e4e110_387, v0000010b30e4e110_388, v0000010b30e4e110_389, v0000010b30e4e110_390;
v0000010b30e4e110_391 .array/port v0000010b30e4e110, 391;
v0000010b30e4e110_392 .array/port v0000010b30e4e110, 392;
v0000010b30e4e110_393 .array/port v0000010b30e4e110, 393;
v0000010b30e4e110_394 .array/port v0000010b30e4e110, 394;
E_0000010b30b6ac30/98 .event anyedge, v0000010b30e4e110_391, v0000010b30e4e110_392, v0000010b30e4e110_393, v0000010b30e4e110_394;
v0000010b30e4e110_395 .array/port v0000010b30e4e110, 395;
v0000010b30e4e110_396 .array/port v0000010b30e4e110, 396;
v0000010b30e4e110_397 .array/port v0000010b30e4e110, 397;
v0000010b30e4e110_398 .array/port v0000010b30e4e110, 398;
E_0000010b30b6ac30/99 .event anyedge, v0000010b30e4e110_395, v0000010b30e4e110_396, v0000010b30e4e110_397, v0000010b30e4e110_398;
v0000010b30e4e110_399 .array/port v0000010b30e4e110, 399;
v0000010b30e4e110_400 .array/port v0000010b30e4e110, 400;
v0000010b30e4e110_401 .array/port v0000010b30e4e110, 401;
v0000010b30e4e110_402 .array/port v0000010b30e4e110, 402;
E_0000010b30b6ac30/100 .event anyedge, v0000010b30e4e110_399, v0000010b30e4e110_400, v0000010b30e4e110_401, v0000010b30e4e110_402;
v0000010b30e4e110_403 .array/port v0000010b30e4e110, 403;
v0000010b30e4e110_404 .array/port v0000010b30e4e110, 404;
v0000010b30e4e110_405 .array/port v0000010b30e4e110, 405;
v0000010b30e4e110_406 .array/port v0000010b30e4e110, 406;
E_0000010b30b6ac30/101 .event anyedge, v0000010b30e4e110_403, v0000010b30e4e110_404, v0000010b30e4e110_405, v0000010b30e4e110_406;
v0000010b30e4e110_407 .array/port v0000010b30e4e110, 407;
v0000010b30e4e110_408 .array/port v0000010b30e4e110, 408;
v0000010b30e4e110_409 .array/port v0000010b30e4e110, 409;
v0000010b30e4e110_410 .array/port v0000010b30e4e110, 410;
E_0000010b30b6ac30/102 .event anyedge, v0000010b30e4e110_407, v0000010b30e4e110_408, v0000010b30e4e110_409, v0000010b30e4e110_410;
v0000010b30e4e110_411 .array/port v0000010b30e4e110, 411;
v0000010b30e4e110_412 .array/port v0000010b30e4e110, 412;
v0000010b30e4e110_413 .array/port v0000010b30e4e110, 413;
v0000010b30e4e110_414 .array/port v0000010b30e4e110, 414;
E_0000010b30b6ac30/103 .event anyedge, v0000010b30e4e110_411, v0000010b30e4e110_412, v0000010b30e4e110_413, v0000010b30e4e110_414;
v0000010b30e4e110_415 .array/port v0000010b30e4e110, 415;
v0000010b30e4e110_416 .array/port v0000010b30e4e110, 416;
v0000010b30e4e110_417 .array/port v0000010b30e4e110, 417;
v0000010b30e4e110_418 .array/port v0000010b30e4e110, 418;
E_0000010b30b6ac30/104 .event anyedge, v0000010b30e4e110_415, v0000010b30e4e110_416, v0000010b30e4e110_417, v0000010b30e4e110_418;
v0000010b30e4e110_419 .array/port v0000010b30e4e110, 419;
v0000010b30e4e110_420 .array/port v0000010b30e4e110, 420;
v0000010b30e4e110_421 .array/port v0000010b30e4e110, 421;
v0000010b30e4e110_422 .array/port v0000010b30e4e110, 422;
E_0000010b30b6ac30/105 .event anyedge, v0000010b30e4e110_419, v0000010b30e4e110_420, v0000010b30e4e110_421, v0000010b30e4e110_422;
v0000010b30e4e110_423 .array/port v0000010b30e4e110, 423;
v0000010b30e4e110_424 .array/port v0000010b30e4e110, 424;
v0000010b30e4e110_425 .array/port v0000010b30e4e110, 425;
v0000010b30e4e110_426 .array/port v0000010b30e4e110, 426;
E_0000010b30b6ac30/106 .event anyedge, v0000010b30e4e110_423, v0000010b30e4e110_424, v0000010b30e4e110_425, v0000010b30e4e110_426;
v0000010b30e4e110_427 .array/port v0000010b30e4e110, 427;
v0000010b30e4e110_428 .array/port v0000010b30e4e110, 428;
v0000010b30e4e110_429 .array/port v0000010b30e4e110, 429;
v0000010b30e4e110_430 .array/port v0000010b30e4e110, 430;
E_0000010b30b6ac30/107 .event anyedge, v0000010b30e4e110_427, v0000010b30e4e110_428, v0000010b30e4e110_429, v0000010b30e4e110_430;
v0000010b30e4e110_431 .array/port v0000010b30e4e110, 431;
v0000010b30e4e110_432 .array/port v0000010b30e4e110, 432;
v0000010b30e4e110_433 .array/port v0000010b30e4e110, 433;
v0000010b30e4e110_434 .array/port v0000010b30e4e110, 434;
E_0000010b30b6ac30/108 .event anyedge, v0000010b30e4e110_431, v0000010b30e4e110_432, v0000010b30e4e110_433, v0000010b30e4e110_434;
v0000010b30e4e110_435 .array/port v0000010b30e4e110, 435;
v0000010b30e4e110_436 .array/port v0000010b30e4e110, 436;
v0000010b30e4e110_437 .array/port v0000010b30e4e110, 437;
v0000010b30e4e110_438 .array/port v0000010b30e4e110, 438;
E_0000010b30b6ac30/109 .event anyedge, v0000010b30e4e110_435, v0000010b30e4e110_436, v0000010b30e4e110_437, v0000010b30e4e110_438;
v0000010b30e4e110_439 .array/port v0000010b30e4e110, 439;
v0000010b30e4e110_440 .array/port v0000010b30e4e110, 440;
v0000010b30e4e110_441 .array/port v0000010b30e4e110, 441;
v0000010b30e4e110_442 .array/port v0000010b30e4e110, 442;
E_0000010b30b6ac30/110 .event anyedge, v0000010b30e4e110_439, v0000010b30e4e110_440, v0000010b30e4e110_441, v0000010b30e4e110_442;
v0000010b30e4e110_443 .array/port v0000010b30e4e110, 443;
v0000010b30e4e110_444 .array/port v0000010b30e4e110, 444;
v0000010b30e4e110_445 .array/port v0000010b30e4e110, 445;
v0000010b30e4e110_446 .array/port v0000010b30e4e110, 446;
E_0000010b30b6ac30/111 .event anyedge, v0000010b30e4e110_443, v0000010b30e4e110_444, v0000010b30e4e110_445, v0000010b30e4e110_446;
v0000010b30e4e110_447 .array/port v0000010b30e4e110, 447;
v0000010b30e4e110_448 .array/port v0000010b30e4e110, 448;
v0000010b30e4e110_449 .array/port v0000010b30e4e110, 449;
v0000010b30e4e110_450 .array/port v0000010b30e4e110, 450;
E_0000010b30b6ac30/112 .event anyedge, v0000010b30e4e110_447, v0000010b30e4e110_448, v0000010b30e4e110_449, v0000010b30e4e110_450;
v0000010b30e4e110_451 .array/port v0000010b30e4e110, 451;
v0000010b30e4e110_452 .array/port v0000010b30e4e110, 452;
v0000010b30e4e110_453 .array/port v0000010b30e4e110, 453;
v0000010b30e4e110_454 .array/port v0000010b30e4e110, 454;
E_0000010b30b6ac30/113 .event anyedge, v0000010b30e4e110_451, v0000010b30e4e110_452, v0000010b30e4e110_453, v0000010b30e4e110_454;
v0000010b30e4e110_455 .array/port v0000010b30e4e110, 455;
v0000010b30e4e110_456 .array/port v0000010b30e4e110, 456;
v0000010b30e4e110_457 .array/port v0000010b30e4e110, 457;
v0000010b30e4e110_458 .array/port v0000010b30e4e110, 458;
E_0000010b30b6ac30/114 .event anyedge, v0000010b30e4e110_455, v0000010b30e4e110_456, v0000010b30e4e110_457, v0000010b30e4e110_458;
v0000010b30e4e110_459 .array/port v0000010b30e4e110, 459;
v0000010b30e4e110_460 .array/port v0000010b30e4e110, 460;
v0000010b30e4e110_461 .array/port v0000010b30e4e110, 461;
v0000010b30e4e110_462 .array/port v0000010b30e4e110, 462;
E_0000010b30b6ac30/115 .event anyedge, v0000010b30e4e110_459, v0000010b30e4e110_460, v0000010b30e4e110_461, v0000010b30e4e110_462;
v0000010b30e4e110_463 .array/port v0000010b30e4e110, 463;
v0000010b30e4e110_464 .array/port v0000010b30e4e110, 464;
v0000010b30e4e110_465 .array/port v0000010b30e4e110, 465;
v0000010b30e4e110_466 .array/port v0000010b30e4e110, 466;
E_0000010b30b6ac30/116 .event anyedge, v0000010b30e4e110_463, v0000010b30e4e110_464, v0000010b30e4e110_465, v0000010b30e4e110_466;
v0000010b30e4e110_467 .array/port v0000010b30e4e110, 467;
v0000010b30e4e110_468 .array/port v0000010b30e4e110, 468;
v0000010b30e4e110_469 .array/port v0000010b30e4e110, 469;
v0000010b30e4e110_470 .array/port v0000010b30e4e110, 470;
E_0000010b30b6ac30/117 .event anyedge, v0000010b30e4e110_467, v0000010b30e4e110_468, v0000010b30e4e110_469, v0000010b30e4e110_470;
v0000010b30e4e110_471 .array/port v0000010b30e4e110, 471;
v0000010b30e4e110_472 .array/port v0000010b30e4e110, 472;
v0000010b30e4e110_473 .array/port v0000010b30e4e110, 473;
v0000010b30e4e110_474 .array/port v0000010b30e4e110, 474;
E_0000010b30b6ac30/118 .event anyedge, v0000010b30e4e110_471, v0000010b30e4e110_472, v0000010b30e4e110_473, v0000010b30e4e110_474;
v0000010b30e4e110_475 .array/port v0000010b30e4e110, 475;
v0000010b30e4e110_476 .array/port v0000010b30e4e110, 476;
v0000010b30e4e110_477 .array/port v0000010b30e4e110, 477;
v0000010b30e4e110_478 .array/port v0000010b30e4e110, 478;
E_0000010b30b6ac30/119 .event anyedge, v0000010b30e4e110_475, v0000010b30e4e110_476, v0000010b30e4e110_477, v0000010b30e4e110_478;
v0000010b30e4e110_479 .array/port v0000010b30e4e110, 479;
v0000010b30e4e110_480 .array/port v0000010b30e4e110, 480;
v0000010b30e4e110_481 .array/port v0000010b30e4e110, 481;
v0000010b30e4e110_482 .array/port v0000010b30e4e110, 482;
E_0000010b30b6ac30/120 .event anyedge, v0000010b30e4e110_479, v0000010b30e4e110_480, v0000010b30e4e110_481, v0000010b30e4e110_482;
v0000010b30e4e110_483 .array/port v0000010b30e4e110, 483;
v0000010b30e4e110_484 .array/port v0000010b30e4e110, 484;
v0000010b30e4e110_485 .array/port v0000010b30e4e110, 485;
v0000010b30e4e110_486 .array/port v0000010b30e4e110, 486;
E_0000010b30b6ac30/121 .event anyedge, v0000010b30e4e110_483, v0000010b30e4e110_484, v0000010b30e4e110_485, v0000010b30e4e110_486;
v0000010b30e4e110_487 .array/port v0000010b30e4e110, 487;
v0000010b30e4e110_488 .array/port v0000010b30e4e110, 488;
v0000010b30e4e110_489 .array/port v0000010b30e4e110, 489;
v0000010b30e4e110_490 .array/port v0000010b30e4e110, 490;
E_0000010b30b6ac30/122 .event anyedge, v0000010b30e4e110_487, v0000010b30e4e110_488, v0000010b30e4e110_489, v0000010b30e4e110_490;
v0000010b30e4e110_491 .array/port v0000010b30e4e110, 491;
v0000010b30e4e110_492 .array/port v0000010b30e4e110, 492;
v0000010b30e4e110_493 .array/port v0000010b30e4e110, 493;
v0000010b30e4e110_494 .array/port v0000010b30e4e110, 494;
E_0000010b30b6ac30/123 .event anyedge, v0000010b30e4e110_491, v0000010b30e4e110_492, v0000010b30e4e110_493, v0000010b30e4e110_494;
v0000010b30e4e110_495 .array/port v0000010b30e4e110, 495;
v0000010b30e4e110_496 .array/port v0000010b30e4e110, 496;
v0000010b30e4e110_497 .array/port v0000010b30e4e110, 497;
v0000010b30e4e110_498 .array/port v0000010b30e4e110, 498;
E_0000010b30b6ac30/124 .event anyedge, v0000010b30e4e110_495, v0000010b30e4e110_496, v0000010b30e4e110_497, v0000010b30e4e110_498;
v0000010b30e4e110_499 .array/port v0000010b30e4e110, 499;
v0000010b30e4e110_500 .array/port v0000010b30e4e110, 500;
v0000010b30e4e110_501 .array/port v0000010b30e4e110, 501;
v0000010b30e4e110_502 .array/port v0000010b30e4e110, 502;
E_0000010b30b6ac30/125 .event anyedge, v0000010b30e4e110_499, v0000010b30e4e110_500, v0000010b30e4e110_501, v0000010b30e4e110_502;
v0000010b30e4e110_503 .array/port v0000010b30e4e110, 503;
v0000010b30e4e110_504 .array/port v0000010b30e4e110, 504;
v0000010b30e4e110_505 .array/port v0000010b30e4e110, 505;
v0000010b30e4e110_506 .array/port v0000010b30e4e110, 506;
E_0000010b30b6ac30/126 .event anyedge, v0000010b30e4e110_503, v0000010b30e4e110_504, v0000010b30e4e110_505, v0000010b30e4e110_506;
v0000010b30e4e110_507 .array/port v0000010b30e4e110, 507;
v0000010b30e4e110_508 .array/port v0000010b30e4e110, 508;
v0000010b30e4e110_509 .array/port v0000010b30e4e110, 509;
v0000010b30e4e110_510 .array/port v0000010b30e4e110, 510;
E_0000010b30b6ac30/127 .event anyedge, v0000010b30e4e110_507, v0000010b30e4e110_508, v0000010b30e4e110_509, v0000010b30e4e110_510;
v0000010b30e4e110_511 .array/port v0000010b30e4e110, 511;
v0000010b30e4e110_512 .array/port v0000010b30e4e110, 512;
v0000010b30e4e110_513 .array/port v0000010b30e4e110, 513;
v0000010b30e4e110_514 .array/port v0000010b30e4e110, 514;
E_0000010b30b6ac30/128 .event anyedge, v0000010b30e4e110_511, v0000010b30e4e110_512, v0000010b30e4e110_513, v0000010b30e4e110_514;
v0000010b30e4e110_515 .array/port v0000010b30e4e110, 515;
v0000010b30e4e110_516 .array/port v0000010b30e4e110, 516;
v0000010b30e4e110_517 .array/port v0000010b30e4e110, 517;
v0000010b30e4e110_518 .array/port v0000010b30e4e110, 518;
E_0000010b30b6ac30/129 .event anyedge, v0000010b30e4e110_515, v0000010b30e4e110_516, v0000010b30e4e110_517, v0000010b30e4e110_518;
v0000010b30e4e110_519 .array/port v0000010b30e4e110, 519;
v0000010b30e4e110_520 .array/port v0000010b30e4e110, 520;
v0000010b30e4e110_521 .array/port v0000010b30e4e110, 521;
v0000010b30e4e110_522 .array/port v0000010b30e4e110, 522;
E_0000010b30b6ac30/130 .event anyedge, v0000010b30e4e110_519, v0000010b30e4e110_520, v0000010b30e4e110_521, v0000010b30e4e110_522;
v0000010b30e4e110_523 .array/port v0000010b30e4e110, 523;
v0000010b30e4e110_524 .array/port v0000010b30e4e110, 524;
v0000010b30e4e110_525 .array/port v0000010b30e4e110, 525;
v0000010b30e4e110_526 .array/port v0000010b30e4e110, 526;
E_0000010b30b6ac30/131 .event anyedge, v0000010b30e4e110_523, v0000010b30e4e110_524, v0000010b30e4e110_525, v0000010b30e4e110_526;
v0000010b30e4e110_527 .array/port v0000010b30e4e110, 527;
v0000010b30e4e110_528 .array/port v0000010b30e4e110, 528;
v0000010b30e4e110_529 .array/port v0000010b30e4e110, 529;
v0000010b30e4e110_530 .array/port v0000010b30e4e110, 530;
E_0000010b30b6ac30/132 .event anyedge, v0000010b30e4e110_527, v0000010b30e4e110_528, v0000010b30e4e110_529, v0000010b30e4e110_530;
v0000010b30e4e110_531 .array/port v0000010b30e4e110, 531;
v0000010b30e4e110_532 .array/port v0000010b30e4e110, 532;
v0000010b30e4e110_533 .array/port v0000010b30e4e110, 533;
v0000010b30e4e110_534 .array/port v0000010b30e4e110, 534;
E_0000010b30b6ac30/133 .event anyedge, v0000010b30e4e110_531, v0000010b30e4e110_532, v0000010b30e4e110_533, v0000010b30e4e110_534;
v0000010b30e4e110_535 .array/port v0000010b30e4e110, 535;
v0000010b30e4e110_536 .array/port v0000010b30e4e110, 536;
v0000010b30e4e110_537 .array/port v0000010b30e4e110, 537;
v0000010b30e4e110_538 .array/port v0000010b30e4e110, 538;
E_0000010b30b6ac30/134 .event anyedge, v0000010b30e4e110_535, v0000010b30e4e110_536, v0000010b30e4e110_537, v0000010b30e4e110_538;
v0000010b30e4e110_539 .array/port v0000010b30e4e110, 539;
v0000010b30e4e110_540 .array/port v0000010b30e4e110, 540;
v0000010b30e4e110_541 .array/port v0000010b30e4e110, 541;
v0000010b30e4e110_542 .array/port v0000010b30e4e110, 542;
E_0000010b30b6ac30/135 .event anyedge, v0000010b30e4e110_539, v0000010b30e4e110_540, v0000010b30e4e110_541, v0000010b30e4e110_542;
v0000010b30e4e110_543 .array/port v0000010b30e4e110, 543;
v0000010b30e4e110_544 .array/port v0000010b30e4e110, 544;
v0000010b30e4e110_545 .array/port v0000010b30e4e110, 545;
v0000010b30e4e110_546 .array/port v0000010b30e4e110, 546;
E_0000010b30b6ac30/136 .event anyedge, v0000010b30e4e110_543, v0000010b30e4e110_544, v0000010b30e4e110_545, v0000010b30e4e110_546;
v0000010b30e4e110_547 .array/port v0000010b30e4e110, 547;
v0000010b30e4e110_548 .array/port v0000010b30e4e110, 548;
v0000010b30e4e110_549 .array/port v0000010b30e4e110, 549;
v0000010b30e4e110_550 .array/port v0000010b30e4e110, 550;
E_0000010b30b6ac30/137 .event anyedge, v0000010b30e4e110_547, v0000010b30e4e110_548, v0000010b30e4e110_549, v0000010b30e4e110_550;
v0000010b30e4e110_551 .array/port v0000010b30e4e110, 551;
v0000010b30e4e110_552 .array/port v0000010b30e4e110, 552;
v0000010b30e4e110_553 .array/port v0000010b30e4e110, 553;
v0000010b30e4e110_554 .array/port v0000010b30e4e110, 554;
E_0000010b30b6ac30/138 .event anyedge, v0000010b30e4e110_551, v0000010b30e4e110_552, v0000010b30e4e110_553, v0000010b30e4e110_554;
v0000010b30e4e110_555 .array/port v0000010b30e4e110, 555;
v0000010b30e4e110_556 .array/port v0000010b30e4e110, 556;
v0000010b30e4e110_557 .array/port v0000010b30e4e110, 557;
v0000010b30e4e110_558 .array/port v0000010b30e4e110, 558;
E_0000010b30b6ac30/139 .event anyedge, v0000010b30e4e110_555, v0000010b30e4e110_556, v0000010b30e4e110_557, v0000010b30e4e110_558;
v0000010b30e4e110_559 .array/port v0000010b30e4e110, 559;
v0000010b30e4e110_560 .array/port v0000010b30e4e110, 560;
v0000010b30e4e110_561 .array/port v0000010b30e4e110, 561;
v0000010b30e4e110_562 .array/port v0000010b30e4e110, 562;
E_0000010b30b6ac30/140 .event anyedge, v0000010b30e4e110_559, v0000010b30e4e110_560, v0000010b30e4e110_561, v0000010b30e4e110_562;
v0000010b30e4e110_563 .array/port v0000010b30e4e110, 563;
v0000010b30e4e110_564 .array/port v0000010b30e4e110, 564;
v0000010b30e4e110_565 .array/port v0000010b30e4e110, 565;
v0000010b30e4e110_566 .array/port v0000010b30e4e110, 566;
E_0000010b30b6ac30/141 .event anyedge, v0000010b30e4e110_563, v0000010b30e4e110_564, v0000010b30e4e110_565, v0000010b30e4e110_566;
v0000010b30e4e110_567 .array/port v0000010b30e4e110, 567;
v0000010b30e4e110_568 .array/port v0000010b30e4e110, 568;
v0000010b30e4e110_569 .array/port v0000010b30e4e110, 569;
v0000010b30e4e110_570 .array/port v0000010b30e4e110, 570;
E_0000010b30b6ac30/142 .event anyedge, v0000010b30e4e110_567, v0000010b30e4e110_568, v0000010b30e4e110_569, v0000010b30e4e110_570;
v0000010b30e4e110_571 .array/port v0000010b30e4e110, 571;
v0000010b30e4e110_572 .array/port v0000010b30e4e110, 572;
v0000010b30e4e110_573 .array/port v0000010b30e4e110, 573;
v0000010b30e4e110_574 .array/port v0000010b30e4e110, 574;
E_0000010b30b6ac30/143 .event anyedge, v0000010b30e4e110_571, v0000010b30e4e110_572, v0000010b30e4e110_573, v0000010b30e4e110_574;
v0000010b30e4e110_575 .array/port v0000010b30e4e110, 575;
v0000010b30e4e110_576 .array/port v0000010b30e4e110, 576;
v0000010b30e4e110_577 .array/port v0000010b30e4e110, 577;
v0000010b30e4e110_578 .array/port v0000010b30e4e110, 578;
E_0000010b30b6ac30/144 .event anyedge, v0000010b30e4e110_575, v0000010b30e4e110_576, v0000010b30e4e110_577, v0000010b30e4e110_578;
v0000010b30e4e110_579 .array/port v0000010b30e4e110, 579;
v0000010b30e4e110_580 .array/port v0000010b30e4e110, 580;
v0000010b30e4e110_581 .array/port v0000010b30e4e110, 581;
v0000010b30e4e110_582 .array/port v0000010b30e4e110, 582;
E_0000010b30b6ac30/145 .event anyedge, v0000010b30e4e110_579, v0000010b30e4e110_580, v0000010b30e4e110_581, v0000010b30e4e110_582;
v0000010b30e4e110_583 .array/port v0000010b30e4e110, 583;
v0000010b30e4e110_584 .array/port v0000010b30e4e110, 584;
v0000010b30e4e110_585 .array/port v0000010b30e4e110, 585;
v0000010b30e4e110_586 .array/port v0000010b30e4e110, 586;
E_0000010b30b6ac30/146 .event anyedge, v0000010b30e4e110_583, v0000010b30e4e110_584, v0000010b30e4e110_585, v0000010b30e4e110_586;
v0000010b30e4e110_587 .array/port v0000010b30e4e110, 587;
v0000010b30e4e110_588 .array/port v0000010b30e4e110, 588;
v0000010b30e4e110_589 .array/port v0000010b30e4e110, 589;
v0000010b30e4e110_590 .array/port v0000010b30e4e110, 590;
E_0000010b30b6ac30/147 .event anyedge, v0000010b30e4e110_587, v0000010b30e4e110_588, v0000010b30e4e110_589, v0000010b30e4e110_590;
v0000010b30e4e110_591 .array/port v0000010b30e4e110, 591;
v0000010b30e4e110_592 .array/port v0000010b30e4e110, 592;
v0000010b30e4e110_593 .array/port v0000010b30e4e110, 593;
v0000010b30e4e110_594 .array/port v0000010b30e4e110, 594;
E_0000010b30b6ac30/148 .event anyedge, v0000010b30e4e110_591, v0000010b30e4e110_592, v0000010b30e4e110_593, v0000010b30e4e110_594;
v0000010b30e4e110_595 .array/port v0000010b30e4e110, 595;
v0000010b30e4e110_596 .array/port v0000010b30e4e110, 596;
v0000010b30e4e110_597 .array/port v0000010b30e4e110, 597;
v0000010b30e4e110_598 .array/port v0000010b30e4e110, 598;
E_0000010b30b6ac30/149 .event anyedge, v0000010b30e4e110_595, v0000010b30e4e110_596, v0000010b30e4e110_597, v0000010b30e4e110_598;
v0000010b30e4e110_599 .array/port v0000010b30e4e110, 599;
v0000010b30e4e110_600 .array/port v0000010b30e4e110, 600;
v0000010b30e4e110_601 .array/port v0000010b30e4e110, 601;
v0000010b30e4e110_602 .array/port v0000010b30e4e110, 602;
E_0000010b30b6ac30/150 .event anyedge, v0000010b30e4e110_599, v0000010b30e4e110_600, v0000010b30e4e110_601, v0000010b30e4e110_602;
v0000010b30e4e110_603 .array/port v0000010b30e4e110, 603;
v0000010b30e4e110_604 .array/port v0000010b30e4e110, 604;
v0000010b30e4e110_605 .array/port v0000010b30e4e110, 605;
v0000010b30e4e110_606 .array/port v0000010b30e4e110, 606;
E_0000010b30b6ac30/151 .event anyedge, v0000010b30e4e110_603, v0000010b30e4e110_604, v0000010b30e4e110_605, v0000010b30e4e110_606;
v0000010b30e4e110_607 .array/port v0000010b30e4e110, 607;
v0000010b30e4e110_608 .array/port v0000010b30e4e110, 608;
v0000010b30e4e110_609 .array/port v0000010b30e4e110, 609;
v0000010b30e4e110_610 .array/port v0000010b30e4e110, 610;
E_0000010b30b6ac30/152 .event anyedge, v0000010b30e4e110_607, v0000010b30e4e110_608, v0000010b30e4e110_609, v0000010b30e4e110_610;
v0000010b30e4e110_611 .array/port v0000010b30e4e110, 611;
v0000010b30e4e110_612 .array/port v0000010b30e4e110, 612;
v0000010b30e4e110_613 .array/port v0000010b30e4e110, 613;
v0000010b30e4e110_614 .array/port v0000010b30e4e110, 614;
E_0000010b30b6ac30/153 .event anyedge, v0000010b30e4e110_611, v0000010b30e4e110_612, v0000010b30e4e110_613, v0000010b30e4e110_614;
v0000010b30e4e110_615 .array/port v0000010b30e4e110, 615;
v0000010b30e4e110_616 .array/port v0000010b30e4e110, 616;
v0000010b30e4e110_617 .array/port v0000010b30e4e110, 617;
v0000010b30e4e110_618 .array/port v0000010b30e4e110, 618;
E_0000010b30b6ac30/154 .event anyedge, v0000010b30e4e110_615, v0000010b30e4e110_616, v0000010b30e4e110_617, v0000010b30e4e110_618;
v0000010b30e4e110_619 .array/port v0000010b30e4e110, 619;
v0000010b30e4e110_620 .array/port v0000010b30e4e110, 620;
v0000010b30e4e110_621 .array/port v0000010b30e4e110, 621;
v0000010b30e4e110_622 .array/port v0000010b30e4e110, 622;
E_0000010b30b6ac30/155 .event anyedge, v0000010b30e4e110_619, v0000010b30e4e110_620, v0000010b30e4e110_621, v0000010b30e4e110_622;
v0000010b30e4e110_623 .array/port v0000010b30e4e110, 623;
v0000010b30e4e110_624 .array/port v0000010b30e4e110, 624;
v0000010b30e4e110_625 .array/port v0000010b30e4e110, 625;
v0000010b30e4e110_626 .array/port v0000010b30e4e110, 626;
E_0000010b30b6ac30/156 .event anyedge, v0000010b30e4e110_623, v0000010b30e4e110_624, v0000010b30e4e110_625, v0000010b30e4e110_626;
v0000010b30e4e110_627 .array/port v0000010b30e4e110, 627;
v0000010b30e4e110_628 .array/port v0000010b30e4e110, 628;
v0000010b30e4e110_629 .array/port v0000010b30e4e110, 629;
v0000010b30e4e110_630 .array/port v0000010b30e4e110, 630;
E_0000010b30b6ac30/157 .event anyedge, v0000010b30e4e110_627, v0000010b30e4e110_628, v0000010b30e4e110_629, v0000010b30e4e110_630;
v0000010b30e4e110_631 .array/port v0000010b30e4e110, 631;
v0000010b30e4e110_632 .array/port v0000010b30e4e110, 632;
v0000010b30e4e110_633 .array/port v0000010b30e4e110, 633;
v0000010b30e4e110_634 .array/port v0000010b30e4e110, 634;
E_0000010b30b6ac30/158 .event anyedge, v0000010b30e4e110_631, v0000010b30e4e110_632, v0000010b30e4e110_633, v0000010b30e4e110_634;
v0000010b30e4e110_635 .array/port v0000010b30e4e110, 635;
v0000010b30e4e110_636 .array/port v0000010b30e4e110, 636;
v0000010b30e4e110_637 .array/port v0000010b30e4e110, 637;
v0000010b30e4e110_638 .array/port v0000010b30e4e110, 638;
E_0000010b30b6ac30/159 .event anyedge, v0000010b30e4e110_635, v0000010b30e4e110_636, v0000010b30e4e110_637, v0000010b30e4e110_638;
v0000010b30e4e110_639 .array/port v0000010b30e4e110, 639;
v0000010b30e4e110_640 .array/port v0000010b30e4e110, 640;
v0000010b30e4e110_641 .array/port v0000010b30e4e110, 641;
v0000010b30e4e110_642 .array/port v0000010b30e4e110, 642;
E_0000010b30b6ac30/160 .event anyedge, v0000010b30e4e110_639, v0000010b30e4e110_640, v0000010b30e4e110_641, v0000010b30e4e110_642;
v0000010b30e4e110_643 .array/port v0000010b30e4e110, 643;
v0000010b30e4e110_644 .array/port v0000010b30e4e110, 644;
v0000010b30e4e110_645 .array/port v0000010b30e4e110, 645;
v0000010b30e4e110_646 .array/port v0000010b30e4e110, 646;
E_0000010b30b6ac30/161 .event anyedge, v0000010b30e4e110_643, v0000010b30e4e110_644, v0000010b30e4e110_645, v0000010b30e4e110_646;
v0000010b30e4e110_647 .array/port v0000010b30e4e110, 647;
v0000010b30e4e110_648 .array/port v0000010b30e4e110, 648;
v0000010b30e4e110_649 .array/port v0000010b30e4e110, 649;
v0000010b30e4e110_650 .array/port v0000010b30e4e110, 650;
E_0000010b30b6ac30/162 .event anyedge, v0000010b30e4e110_647, v0000010b30e4e110_648, v0000010b30e4e110_649, v0000010b30e4e110_650;
v0000010b30e4e110_651 .array/port v0000010b30e4e110, 651;
v0000010b30e4e110_652 .array/port v0000010b30e4e110, 652;
v0000010b30e4e110_653 .array/port v0000010b30e4e110, 653;
v0000010b30e4e110_654 .array/port v0000010b30e4e110, 654;
E_0000010b30b6ac30/163 .event anyedge, v0000010b30e4e110_651, v0000010b30e4e110_652, v0000010b30e4e110_653, v0000010b30e4e110_654;
v0000010b30e4e110_655 .array/port v0000010b30e4e110, 655;
v0000010b30e4e110_656 .array/port v0000010b30e4e110, 656;
v0000010b30e4e110_657 .array/port v0000010b30e4e110, 657;
v0000010b30e4e110_658 .array/port v0000010b30e4e110, 658;
E_0000010b30b6ac30/164 .event anyedge, v0000010b30e4e110_655, v0000010b30e4e110_656, v0000010b30e4e110_657, v0000010b30e4e110_658;
v0000010b30e4e110_659 .array/port v0000010b30e4e110, 659;
v0000010b30e4e110_660 .array/port v0000010b30e4e110, 660;
v0000010b30e4e110_661 .array/port v0000010b30e4e110, 661;
v0000010b30e4e110_662 .array/port v0000010b30e4e110, 662;
E_0000010b30b6ac30/165 .event anyedge, v0000010b30e4e110_659, v0000010b30e4e110_660, v0000010b30e4e110_661, v0000010b30e4e110_662;
v0000010b30e4e110_663 .array/port v0000010b30e4e110, 663;
v0000010b30e4e110_664 .array/port v0000010b30e4e110, 664;
v0000010b30e4e110_665 .array/port v0000010b30e4e110, 665;
v0000010b30e4e110_666 .array/port v0000010b30e4e110, 666;
E_0000010b30b6ac30/166 .event anyedge, v0000010b30e4e110_663, v0000010b30e4e110_664, v0000010b30e4e110_665, v0000010b30e4e110_666;
v0000010b30e4e110_667 .array/port v0000010b30e4e110, 667;
v0000010b30e4e110_668 .array/port v0000010b30e4e110, 668;
v0000010b30e4e110_669 .array/port v0000010b30e4e110, 669;
v0000010b30e4e110_670 .array/port v0000010b30e4e110, 670;
E_0000010b30b6ac30/167 .event anyedge, v0000010b30e4e110_667, v0000010b30e4e110_668, v0000010b30e4e110_669, v0000010b30e4e110_670;
v0000010b30e4e110_671 .array/port v0000010b30e4e110, 671;
v0000010b30e4e110_672 .array/port v0000010b30e4e110, 672;
v0000010b30e4e110_673 .array/port v0000010b30e4e110, 673;
v0000010b30e4e110_674 .array/port v0000010b30e4e110, 674;
E_0000010b30b6ac30/168 .event anyedge, v0000010b30e4e110_671, v0000010b30e4e110_672, v0000010b30e4e110_673, v0000010b30e4e110_674;
v0000010b30e4e110_675 .array/port v0000010b30e4e110, 675;
v0000010b30e4e110_676 .array/port v0000010b30e4e110, 676;
v0000010b30e4e110_677 .array/port v0000010b30e4e110, 677;
v0000010b30e4e110_678 .array/port v0000010b30e4e110, 678;
E_0000010b30b6ac30/169 .event anyedge, v0000010b30e4e110_675, v0000010b30e4e110_676, v0000010b30e4e110_677, v0000010b30e4e110_678;
v0000010b30e4e110_679 .array/port v0000010b30e4e110, 679;
v0000010b30e4e110_680 .array/port v0000010b30e4e110, 680;
v0000010b30e4e110_681 .array/port v0000010b30e4e110, 681;
v0000010b30e4e110_682 .array/port v0000010b30e4e110, 682;
E_0000010b30b6ac30/170 .event anyedge, v0000010b30e4e110_679, v0000010b30e4e110_680, v0000010b30e4e110_681, v0000010b30e4e110_682;
v0000010b30e4e110_683 .array/port v0000010b30e4e110, 683;
v0000010b30e4e110_684 .array/port v0000010b30e4e110, 684;
v0000010b30e4e110_685 .array/port v0000010b30e4e110, 685;
v0000010b30e4e110_686 .array/port v0000010b30e4e110, 686;
E_0000010b30b6ac30/171 .event anyedge, v0000010b30e4e110_683, v0000010b30e4e110_684, v0000010b30e4e110_685, v0000010b30e4e110_686;
v0000010b30e4e110_687 .array/port v0000010b30e4e110, 687;
v0000010b30e4e110_688 .array/port v0000010b30e4e110, 688;
v0000010b30e4e110_689 .array/port v0000010b30e4e110, 689;
v0000010b30e4e110_690 .array/port v0000010b30e4e110, 690;
E_0000010b30b6ac30/172 .event anyedge, v0000010b30e4e110_687, v0000010b30e4e110_688, v0000010b30e4e110_689, v0000010b30e4e110_690;
v0000010b30e4e110_691 .array/port v0000010b30e4e110, 691;
v0000010b30e4e110_692 .array/port v0000010b30e4e110, 692;
v0000010b30e4e110_693 .array/port v0000010b30e4e110, 693;
v0000010b30e4e110_694 .array/port v0000010b30e4e110, 694;
E_0000010b30b6ac30/173 .event anyedge, v0000010b30e4e110_691, v0000010b30e4e110_692, v0000010b30e4e110_693, v0000010b30e4e110_694;
v0000010b30e4e110_695 .array/port v0000010b30e4e110, 695;
v0000010b30e4e110_696 .array/port v0000010b30e4e110, 696;
v0000010b30e4e110_697 .array/port v0000010b30e4e110, 697;
v0000010b30e4e110_698 .array/port v0000010b30e4e110, 698;
E_0000010b30b6ac30/174 .event anyedge, v0000010b30e4e110_695, v0000010b30e4e110_696, v0000010b30e4e110_697, v0000010b30e4e110_698;
v0000010b30e4e110_699 .array/port v0000010b30e4e110, 699;
v0000010b30e4e110_700 .array/port v0000010b30e4e110, 700;
v0000010b30e4e110_701 .array/port v0000010b30e4e110, 701;
v0000010b30e4e110_702 .array/port v0000010b30e4e110, 702;
E_0000010b30b6ac30/175 .event anyedge, v0000010b30e4e110_699, v0000010b30e4e110_700, v0000010b30e4e110_701, v0000010b30e4e110_702;
v0000010b30e4e110_703 .array/port v0000010b30e4e110, 703;
v0000010b30e4e110_704 .array/port v0000010b30e4e110, 704;
v0000010b30e4e110_705 .array/port v0000010b30e4e110, 705;
v0000010b30e4e110_706 .array/port v0000010b30e4e110, 706;
E_0000010b30b6ac30/176 .event anyedge, v0000010b30e4e110_703, v0000010b30e4e110_704, v0000010b30e4e110_705, v0000010b30e4e110_706;
v0000010b30e4e110_707 .array/port v0000010b30e4e110, 707;
v0000010b30e4e110_708 .array/port v0000010b30e4e110, 708;
v0000010b30e4e110_709 .array/port v0000010b30e4e110, 709;
v0000010b30e4e110_710 .array/port v0000010b30e4e110, 710;
E_0000010b30b6ac30/177 .event anyedge, v0000010b30e4e110_707, v0000010b30e4e110_708, v0000010b30e4e110_709, v0000010b30e4e110_710;
v0000010b30e4e110_711 .array/port v0000010b30e4e110, 711;
v0000010b30e4e110_712 .array/port v0000010b30e4e110, 712;
v0000010b30e4e110_713 .array/port v0000010b30e4e110, 713;
v0000010b30e4e110_714 .array/port v0000010b30e4e110, 714;
E_0000010b30b6ac30/178 .event anyedge, v0000010b30e4e110_711, v0000010b30e4e110_712, v0000010b30e4e110_713, v0000010b30e4e110_714;
v0000010b30e4e110_715 .array/port v0000010b30e4e110, 715;
v0000010b30e4e110_716 .array/port v0000010b30e4e110, 716;
v0000010b30e4e110_717 .array/port v0000010b30e4e110, 717;
v0000010b30e4e110_718 .array/port v0000010b30e4e110, 718;
E_0000010b30b6ac30/179 .event anyedge, v0000010b30e4e110_715, v0000010b30e4e110_716, v0000010b30e4e110_717, v0000010b30e4e110_718;
v0000010b30e4e110_719 .array/port v0000010b30e4e110, 719;
v0000010b30e4e110_720 .array/port v0000010b30e4e110, 720;
v0000010b30e4e110_721 .array/port v0000010b30e4e110, 721;
v0000010b30e4e110_722 .array/port v0000010b30e4e110, 722;
E_0000010b30b6ac30/180 .event anyedge, v0000010b30e4e110_719, v0000010b30e4e110_720, v0000010b30e4e110_721, v0000010b30e4e110_722;
v0000010b30e4e110_723 .array/port v0000010b30e4e110, 723;
v0000010b30e4e110_724 .array/port v0000010b30e4e110, 724;
v0000010b30e4e110_725 .array/port v0000010b30e4e110, 725;
v0000010b30e4e110_726 .array/port v0000010b30e4e110, 726;
E_0000010b30b6ac30/181 .event anyedge, v0000010b30e4e110_723, v0000010b30e4e110_724, v0000010b30e4e110_725, v0000010b30e4e110_726;
v0000010b30e4e110_727 .array/port v0000010b30e4e110, 727;
v0000010b30e4e110_728 .array/port v0000010b30e4e110, 728;
E_0000010b30b6ac30/182 .event anyedge, v0000010b30e4e110_727, v0000010b30e4e110_728;
E_0000010b30b6ac30 .event/or E_0000010b30b6ac30/0, E_0000010b30b6ac30/1, E_0000010b30b6ac30/2, E_0000010b30b6ac30/3, E_0000010b30b6ac30/4, E_0000010b30b6ac30/5, E_0000010b30b6ac30/6, E_0000010b30b6ac30/7, E_0000010b30b6ac30/8, E_0000010b30b6ac30/9, E_0000010b30b6ac30/10, E_0000010b30b6ac30/11, E_0000010b30b6ac30/12, E_0000010b30b6ac30/13, E_0000010b30b6ac30/14, E_0000010b30b6ac30/15, E_0000010b30b6ac30/16, E_0000010b30b6ac30/17, E_0000010b30b6ac30/18, E_0000010b30b6ac30/19, E_0000010b30b6ac30/20, E_0000010b30b6ac30/21, E_0000010b30b6ac30/22, E_0000010b30b6ac30/23, E_0000010b30b6ac30/24, E_0000010b30b6ac30/25, E_0000010b30b6ac30/26, E_0000010b30b6ac30/27, E_0000010b30b6ac30/28, E_0000010b30b6ac30/29, E_0000010b30b6ac30/30, E_0000010b30b6ac30/31, E_0000010b30b6ac30/32, E_0000010b30b6ac30/33, E_0000010b30b6ac30/34, E_0000010b30b6ac30/35, E_0000010b30b6ac30/36, E_0000010b30b6ac30/37, E_0000010b30b6ac30/38, E_0000010b30b6ac30/39, E_0000010b30b6ac30/40, E_0000010b30b6ac30/41, E_0000010b30b6ac30/42, E_0000010b30b6ac30/43, E_0000010b30b6ac30/44, E_0000010b30b6ac30/45, E_0000010b30b6ac30/46, E_0000010b30b6ac30/47, E_0000010b30b6ac30/48, E_0000010b30b6ac30/49, E_0000010b30b6ac30/50, E_0000010b30b6ac30/51, E_0000010b30b6ac30/52, E_0000010b30b6ac30/53, E_0000010b30b6ac30/54, E_0000010b30b6ac30/55, E_0000010b30b6ac30/56, E_0000010b30b6ac30/57, E_0000010b30b6ac30/58, E_0000010b30b6ac30/59, E_0000010b30b6ac30/60, E_0000010b30b6ac30/61, E_0000010b30b6ac30/62, E_0000010b30b6ac30/63, E_0000010b30b6ac30/64, E_0000010b30b6ac30/65, E_0000010b30b6ac30/66, E_0000010b30b6ac30/67, E_0000010b30b6ac30/68, E_0000010b30b6ac30/69, E_0000010b30b6ac30/70, E_0000010b30b6ac30/71, E_0000010b30b6ac30/72, E_0000010b30b6ac30/73, E_0000010b30b6ac30/74, E_0000010b30b6ac30/75, E_0000010b30b6ac30/76, E_0000010b30b6ac30/77, E_0000010b30b6ac30/78, E_0000010b30b6ac30/79, E_0000010b30b6ac30/80, E_0000010b30b6ac30/81, E_0000010b30b6ac30/82, E_0000010b30b6ac30/83, E_0000010b30b6ac30/84, E_0000010b30b6ac30/85, E_0000010b30b6ac30/86, E_0000010b30b6ac30/87, E_0000010b30b6ac30/88, E_0000010b30b6ac30/89, E_0000010b30b6ac30/90, E_0000010b30b6ac30/91, E_0000010b30b6ac30/92, E_0000010b30b6ac30/93, E_0000010b30b6ac30/94, E_0000010b30b6ac30/95, E_0000010b30b6ac30/96, E_0000010b30b6ac30/97, E_0000010b30b6ac30/98, E_0000010b30b6ac30/99, E_0000010b30b6ac30/100, E_0000010b30b6ac30/101, E_0000010b30b6ac30/102, E_0000010b30b6ac30/103, E_0000010b30b6ac30/104, E_0000010b30b6ac30/105, E_0000010b30b6ac30/106, E_0000010b30b6ac30/107, E_0000010b30b6ac30/108, E_0000010b30b6ac30/109, E_0000010b30b6ac30/110, E_0000010b30b6ac30/111, E_0000010b30b6ac30/112, E_0000010b30b6ac30/113, E_0000010b30b6ac30/114, E_0000010b30b6ac30/115, E_0000010b30b6ac30/116, E_0000010b30b6ac30/117, E_0000010b30b6ac30/118, E_0000010b30b6ac30/119, E_0000010b30b6ac30/120, E_0000010b30b6ac30/121, E_0000010b30b6ac30/122, E_0000010b30b6ac30/123, E_0000010b30b6ac30/124, E_0000010b30b6ac30/125, E_0000010b30b6ac30/126, E_0000010b30b6ac30/127, E_0000010b30b6ac30/128, E_0000010b30b6ac30/129, E_0000010b30b6ac30/130, E_0000010b30b6ac30/131, E_0000010b30b6ac30/132, E_0000010b30b6ac30/133, E_0000010b30b6ac30/134, E_0000010b30b6ac30/135, E_0000010b30b6ac30/136, E_0000010b30b6ac30/137, E_0000010b30b6ac30/138, E_0000010b30b6ac30/139, E_0000010b30b6ac30/140, E_0000010b30b6ac30/141, E_0000010b30b6ac30/142, E_0000010b30b6ac30/143, E_0000010b30b6ac30/144, E_0000010b30b6ac30/145, E_0000010b30b6ac30/146, E_0000010b30b6ac30/147, E_0000010b30b6ac30/148, E_0000010b30b6ac30/149, E_0000010b30b6ac30/150, E_0000010b30b6ac30/151, E_0000010b30b6ac30/152, E_0000010b30b6ac30/153, E_0000010b30b6ac30/154, E_0000010b30b6ac30/155, E_0000010b30b6ac30/156, E_0000010b30b6ac30/157, E_0000010b30b6ac30/158, E_0000010b30b6ac30/159, E_0000010b30b6ac30/160, E_0000010b30b6ac30/161, E_0000010b30b6ac30/162, E_0000010b30b6ac30/163, E_0000010b30b6ac30/164, E_0000010b30b6ac30/165, E_0000010b30b6ac30/166, E_0000010b30b6ac30/167, E_0000010b30b6ac30/168, E_0000010b30b6ac30/169, E_0000010b30b6ac30/170, E_0000010b30b6ac30/171, E_0000010b30b6ac30/172, E_0000010b30b6ac30/173, E_0000010b30b6ac30/174, E_0000010b30b6ac30/175, E_0000010b30b6ac30/176, E_0000010b30b6ac30/177, E_0000010b30b6ac30/178, E_0000010b30b6ac30/179, E_0000010b30b6ac30/180, E_0000010b30b6ac30/181, E_0000010b30b6ac30/182;
v0000010b30e4f6f0_0 .array/port v0000010b30e4f6f0, 0;
v0000010b30e4f6f0_1 .array/port v0000010b30e4f6f0, 1;
v0000010b30e4f6f0_2 .array/port v0000010b30e4f6f0, 2;
E_0000010b30b6b370/0 .event anyedge, v0000010b30e4b9b0_0, v0000010b30e4f6f0_0, v0000010b30e4f6f0_1, v0000010b30e4f6f0_2;
v0000010b30e4f6f0_3 .array/port v0000010b30e4f6f0, 3;
v0000010b30e4f6f0_4 .array/port v0000010b30e4f6f0, 4;
v0000010b30e4f6f0_5 .array/port v0000010b30e4f6f0, 5;
v0000010b30e4f6f0_6 .array/port v0000010b30e4f6f0, 6;
E_0000010b30b6b370/1 .event anyedge, v0000010b30e4f6f0_3, v0000010b30e4f6f0_4, v0000010b30e4f6f0_5, v0000010b30e4f6f0_6;
v0000010b30e4f6f0_7 .array/port v0000010b30e4f6f0, 7;
v0000010b30e4f6f0_8 .array/port v0000010b30e4f6f0, 8;
v0000010b30e4f6f0_9 .array/port v0000010b30e4f6f0, 9;
v0000010b30e4f6f0_10 .array/port v0000010b30e4f6f0, 10;
E_0000010b30b6b370/2 .event anyedge, v0000010b30e4f6f0_7, v0000010b30e4f6f0_8, v0000010b30e4f6f0_9, v0000010b30e4f6f0_10;
v0000010b30e4f6f0_11 .array/port v0000010b30e4f6f0, 11;
v0000010b30e4f6f0_12 .array/port v0000010b30e4f6f0, 12;
v0000010b30e4f6f0_13 .array/port v0000010b30e4f6f0, 13;
v0000010b30e4f6f0_14 .array/port v0000010b30e4f6f0, 14;
E_0000010b30b6b370/3 .event anyedge, v0000010b30e4f6f0_11, v0000010b30e4f6f0_12, v0000010b30e4f6f0_13, v0000010b30e4f6f0_14;
v0000010b30e4f6f0_15 .array/port v0000010b30e4f6f0, 15;
v0000010b30e4f6f0_16 .array/port v0000010b30e4f6f0, 16;
v0000010b30e4f6f0_17 .array/port v0000010b30e4f6f0, 17;
v0000010b30e4f6f0_18 .array/port v0000010b30e4f6f0, 18;
E_0000010b30b6b370/4 .event anyedge, v0000010b30e4f6f0_15, v0000010b30e4f6f0_16, v0000010b30e4f6f0_17, v0000010b30e4f6f0_18;
v0000010b30e4f6f0_19 .array/port v0000010b30e4f6f0, 19;
v0000010b30e4f6f0_20 .array/port v0000010b30e4f6f0, 20;
v0000010b30e4f6f0_21 .array/port v0000010b30e4f6f0, 21;
v0000010b30e4f6f0_22 .array/port v0000010b30e4f6f0, 22;
E_0000010b30b6b370/5 .event anyedge, v0000010b30e4f6f0_19, v0000010b30e4f6f0_20, v0000010b30e4f6f0_21, v0000010b30e4f6f0_22;
v0000010b30e4f6f0_23 .array/port v0000010b30e4f6f0, 23;
v0000010b30e4f6f0_24 .array/port v0000010b30e4f6f0, 24;
v0000010b30e4f6f0_25 .array/port v0000010b30e4f6f0, 25;
v0000010b30e4f6f0_26 .array/port v0000010b30e4f6f0, 26;
E_0000010b30b6b370/6 .event anyedge, v0000010b30e4f6f0_23, v0000010b30e4f6f0_24, v0000010b30e4f6f0_25, v0000010b30e4f6f0_26;
v0000010b30e4f6f0_27 .array/port v0000010b30e4f6f0, 27;
v0000010b30e4f6f0_28 .array/port v0000010b30e4f6f0, 28;
v0000010b30e4f6f0_29 .array/port v0000010b30e4f6f0, 29;
v0000010b30e4f6f0_30 .array/port v0000010b30e4f6f0, 30;
E_0000010b30b6b370/7 .event anyedge, v0000010b30e4f6f0_27, v0000010b30e4f6f0_28, v0000010b30e4f6f0_29, v0000010b30e4f6f0_30;
v0000010b30e4f6f0_31 .array/port v0000010b30e4f6f0, 31;
v0000010b30e4f6f0_32 .array/port v0000010b30e4f6f0, 32;
v0000010b30e4f6f0_33 .array/port v0000010b30e4f6f0, 33;
v0000010b30e4f6f0_34 .array/port v0000010b30e4f6f0, 34;
E_0000010b30b6b370/8 .event anyedge, v0000010b30e4f6f0_31, v0000010b30e4f6f0_32, v0000010b30e4f6f0_33, v0000010b30e4f6f0_34;
v0000010b30e4f6f0_35 .array/port v0000010b30e4f6f0, 35;
v0000010b30e4f6f0_36 .array/port v0000010b30e4f6f0, 36;
v0000010b30e4f6f0_37 .array/port v0000010b30e4f6f0, 37;
v0000010b30e4f6f0_38 .array/port v0000010b30e4f6f0, 38;
E_0000010b30b6b370/9 .event anyedge, v0000010b30e4f6f0_35, v0000010b30e4f6f0_36, v0000010b30e4f6f0_37, v0000010b30e4f6f0_38;
v0000010b30e4f6f0_39 .array/port v0000010b30e4f6f0, 39;
v0000010b30e4f6f0_40 .array/port v0000010b30e4f6f0, 40;
v0000010b30e4f6f0_41 .array/port v0000010b30e4f6f0, 41;
v0000010b30e4f6f0_42 .array/port v0000010b30e4f6f0, 42;
E_0000010b30b6b370/10 .event anyedge, v0000010b30e4f6f0_39, v0000010b30e4f6f0_40, v0000010b30e4f6f0_41, v0000010b30e4f6f0_42;
v0000010b30e4f6f0_43 .array/port v0000010b30e4f6f0, 43;
v0000010b30e4f6f0_44 .array/port v0000010b30e4f6f0, 44;
v0000010b30e4f6f0_45 .array/port v0000010b30e4f6f0, 45;
v0000010b30e4f6f0_46 .array/port v0000010b30e4f6f0, 46;
E_0000010b30b6b370/11 .event anyedge, v0000010b30e4f6f0_43, v0000010b30e4f6f0_44, v0000010b30e4f6f0_45, v0000010b30e4f6f0_46;
v0000010b30e4f6f0_47 .array/port v0000010b30e4f6f0, 47;
v0000010b30e4f6f0_48 .array/port v0000010b30e4f6f0, 48;
v0000010b30e4f6f0_49 .array/port v0000010b30e4f6f0, 49;
v0000010b30e4f6f0_50 .array/port v0000010b30e4f6f0, 50;
E_0000010b30b6b370/12 .event anyedge, v0000010b30e4f6f0_47, v0000010b30e4f6f0_48, v0000010b30e4f6f0_49, v0000010b30e4f6f0_50;
v0000010b30e4f6f0_51 .array/port v0000010b30e4f6f0, 51;
v0000010b30e4f6f0_52 .array/port v0000010b30e4f6f0, 52;
v0000010b30e4f6f0_53 .array/port v0000010b30e4f6f0, 53;
v0000010b30e4f6f0_54 .array/port v0000010b30e4f6f0, 54;
E_0000010b30b6b370/13 .event anyedge, v0000010b30e4f6f0_51, v0000010b30e4f6f0_52, v0000010b30e4f6f0_53, v0000010b30e4f6f0_54;
v0000010b30e4f6f0_55 .array/port v0000010b30e4f6f0, 55;
v0000010b30e4f6f0_56 .array/port v0000010b30e4f6f0, 56;
v0000010b30e4f6f0_57 .array/port v0000010b30e4f6f0, 57;
v0000010b30e4f6f0_58 .array/port v0000010b30e4f6f0, 58;
E_0000010b30b6b370/14 .event anyedge, v0000010b30e4f6f0_55, v0000010b30e4f6f0_56, v0000010b30e4f6f0_57, v0000010b30e4f6f0_58;
v0000010b30e4f6f0_59 .array/port v0000010b30e4f6f0, 59;
v0000010b30e4f6f0_60 .array/port v0000010b30e4f6f0, 60;
v0000010b30e4f6f0_61 .array/port v0000010b30e4f6f0, 61;
v0000010b30e4f6f0_62 .array/port v0000010b30e4f6f0, 62;
E_0000010b30b6b370/15 .event anyedge, v0000010b30e4f6f0_59, v0000010b30e4f6f0_60, v0000010b30e4f6f0_61, v0000010b30e4f6f0_62;
v0000010b30e4f6f0_63 .array/port v0000010b30e4f6f0, 63;
v0000010b30e4f6f0_64 .array/port v0000010b30e4f6f0, 64;
v0000010b30e4f6f0_65 .array/port v0000010b30e4f6f0, 65;
v0000010b30e4f6f0_66 .array/port v0000010b30e4f6f0, 66;
E_0000010b30b6b370/16 .event anyedge, v0000010b30e4f6f0_63, v0000010b30e4f6f0_64, v0000010b30e4f6f0_65, v0000010b30e4f6f0_66;
v0000010b30e4f6f0_67 .array/port v0000010b30e4f6f0, 67;
v0000010b30e4f6f0_68 .array/port v0000010b30e4f6f0, 68;
v0000010b30e4f6f0_69 .array/port v0000010b30e4f6f0, 69;
v0000010b30e4f6f0_70 .array/port v0000010b30e4f6f0, 70;
E_0000010b30b6b370/17 .event anyedge, v0000010b30e4f6f0_67, v0000010b30e4f6f0_68, v0000010b30e4f6f0_69, v0000010b30e4f6f0_70;
v0000010b30e4f6f0_71 .array/port v0000010b30e4f6f0, 71;
v0000010b30e4f6f0_72 .array/port v0000010b30e4f6f0, 72;
v0000010b30e4f6f0_73 .array/port v0000010b30e4f6f0, 73;
v0000010b30e4f6f0_74 .array/port v0000010b30e4f6f0, 74;
E_0000010b30b6b370/18 .event anyedge, v0000010b30e4f6f0_71, v0000010b30e4f6f0_72, v0000010b30e4f6f0_73, v0000010b30e4f6f0_74;
v0000010b30e4f6f0_75 .array/port v0000010b30e4f6f0, 75;
v0000010b30e4f6f0_76 .array/port v0000010b30e4f6f0, 76;
v0000010b30e4f6f0_77 .array/port v0000010b30e4f6f0, 77;
v0000010b30e4f6f0_78 .array/port v0000010b30e4f6f0, 78;
E_0000010b30b6b370/19 .event anyedge, v0000010b30e4f6f0_75, v0000010b30e4f6f0_76, v0000010b30e4f6f0_77, v0000010b30e4f6f0_78;
v0000010b30e4f6f0_79 .array/port v0000010b30e4f6f0, 79;
v0000010b30e4f6f0_80 .array/port v0000010b30e4f6f0, 80;
v0000010b30e4f6f0_81 .array/port v0000010b30e4f6f0, 81;
v0000010b30e4f6f0_82 .array/port v0000010b30e4f6f0, 82;
E_0000010b30b6b370/20 .event anyedge, v0000010b30e4f6f0_79, v0000010b30e4f6f0_80, v0000010b30e4f6f0_81, v0000010b30e4f6f0_82;
v0000010b30e4f6f0_83 .array/port v0000010b30e4f6f0, 83;
v0000010b30e4f6f0_84 .array/port v0000010b30e4f6f0, 84;
v0000010b30e4f6f0_85 .array/port v0000010b30e4f6f0, 85;
v0000010b30e4f6f0_86 .array/port v0000010b30e4f6f0, 86;
E_0000010b30b6b370/21 .event anyedge, v0000010b30e4f6f0_83, v0000010b30e4f6f0_84, v0000010b30e4f6f0_85, v0000010b30e4f6f0_86;
v0000010b30e4f6f0_87 .array/port v0000010b30e4f6f0, 87;
v0000010b30e4f6f0_88 .array/port v0000010b30e4f6f0, 88;
v0000010b30e4f6f0_89 .array/port v0000010b30e4f6f0, 89;
v0000010b30e4f6f0_90 .array/port v0000010b30e4f6f0, 90;
E_0000010b30b6b370/22 .event anyedge, v0000010b30e4f6f0_87, v0000010b30e4f6f0_88, v0000010b30e4f6f0_89, v0000010b30e4f6f0_90;
v0000010b30e4f6f0_91 .array/port v0000010b30e4f6f0, 91;
v0000010b30e4f6f0_92 .array/port v0000010b30e4f6f0, 92;
v0000010b30e4f6f0_93 .array/port v0000010b30e4f6f0, 93;
v0000010b30e4f6f0_94 .array/port v0000010b30e4f6f0, 94;
E_0000010b30b6b370/23 .event anyedge, v0000010b30e4f6f0_91, v0000010b30e4f6f0_92, v0000010b30e4f6f0_93, v0000010b30e4f6f0_94;
v0000010b30e4f6f0_95 .array/port v0000010b30e4f6f0, 95;
v0000010b30e4f6f0_96 .array/port v0000010b30e4f6f0, 96;
v0000010b30e4f6f0_97 .array/port v0000010b30e4f6f0, 97;
v0000010b30e4f6f0_98 .array/port v0000010b30e4f6f0, 98;
E_0000010b30b6b370/24 .event anyedge, v0000010b30e4f6f0_95, v0000010b30e4f6f0_96, v0000010b30e4f6f0_97, v0000010b30e4f6f0_98;
v0000010b30e4f6f0_99 .array/port v0000010b30e4f6f0, 99;
v0000010b30e4f6f0_100 .array/port v0000010b30e4f6f0, 100;
v0000010b30e4f6f0_101 .array/port v0000010b30e4f6f0, 101;
v0000010b30e4f6f0_102 .array/port v0000010b30e4f6f0, 102;
E_0000010b30b6b370/25 .event anyedge, v0000010b30e4f6f0_99, v0000010b30e4f6f0_100, v0000010b30e4f6f0_101, v0000010b30e4f6f0_102;
v0000010b30e4f6f0_103 .array/port v0000010b30e4f6f0, 103;
v0000010b30e4f6f0_104 .array/port v0000010b30e4f6f0, 104;
v0000010b30e4f6f0_105 .array/port v0000010b30e4f6f0, 105;
v0000010b30e4f6f0_106 .array/port v0000010b30e4f6f0, 106;
E_0000010b30b6b370/26 .event anyedge, v0000010b30e4f6f0_103, v0000010b30e4f6f0_104, v0000010b30e4f6f0_105, v0000010b30e4f6f0_106;
v0000010b30e4f6f0_107 .array/port v0000010b30e4f6f0, 107;
v0000010b30e4f6f0_108 .array/port v0000010b30e4f6f0, 108;
v0000010b30e4f6f0_109 .array/port v0000010b30e4f6f0, 109;
v0000010b30e4f6f0_110 .array/port v0000010b30e4f6f0, 110;
E_0000010b30b6b370/27 .event anyedge, v0000010b30e4f6f0_107, v0000010b30e4f6f0_108, v0000010b30e4f6f0_109, v0000010b30e4f6f0_110;
v0000010b30e4f6f0_111 .array/port v0000010b30e4f6f0, 111;
v0000010b30e4f6f0_112 .array/port v0000010b30e4f6f0, 112;
v0000010b30e4f6f0_113 .array/port v0000010b30e4f6f0, 113;
v0000010b30e4f6f0_114 .array/port v0000010b30e4f6f0, 114;
E_0000010b30b6b370/28 .event anyedge, v0000010b30e4f6f0_111, v0000010b30e4f6f0_112, v0000010b30e4f6f0_113, v0000010b30e4f6f0_114;
v0000010b30e4f6f0_115 .array/port v0000010b30e4f6f0, 115;
v0000010b30e4f6f0_116 .array/port v0000010b30e4f6f0, 116;
v0000010b30e4f6f0_117 .array/port v0000010b30e4f6f0, 117;
v0000010b30e4f6f0_118 .array/port v0000010b30e4f6f0, 118;
E_0000010b30b6b370/29 .event anyedge, v0000010b30e4f6f0_115, v0000010b30e4f6f0_116, v0000010b30e4f6f0_117, v0000010b30e4f6f0_118;
v0000010b30e4f6f0_119 .array/port v0000010b30e4f6f0, 119;
v0000010b30e4f6f0_120 .array/port v0000010b30e4f6f0, 120;
v0000010b30e4f6f0_121 .array/port v0000010b30e4f6f0, 121;
v0000010b30e4f6f0_122 .array/port v0000010b30e4f6f0, 122;
E_0000010b30b6b370/30 .event anyedge, v0000010b30e4f6f0_119, v0000010b30e4f6f0_120, v0000010b30e4f6f0_121, v0000010b30e4f6f0_122;
v0000010b30e4f6f0_123 .array/port v0000010b30e4f6f0, 123;
v0000010b30e4f6f0_124 .array/port v0000010b30e4f6f0, 124;
v0000010b30e4f6f0_125 .array/port v0000010b30e4f6f0, 125;
v0000010b30e4f6f0_126 .array/port v0000010b30e4f6f0, 126;
E_0000010b30b6b370/31 .event anyedge, v0000010b30e4f6f0_123, v0000010b30e4f6f0_124, v0000010b30e4f6f0_125, v0000010b30e4f6f0_126;
v0000010b30e4f6f0_127 .array/port v0000010b30e4f6f0, 127;
v0000010b30e4f6f0_128 .array/port v0000010b30e4f6f0, 128;
v0000010b30e4f6f0_129 .array/port v0000010b30e4f6f0, 129;
v0000010b30e4f6f0_130 .array/port v0000010b30e4f6f0, 130;
E_0000010b30b6b370/32 .event anyedge, v0000010b30e4f6f0_127, v0000010b30e4f6f0_128, v0000010b30e4f6f0_129, v0000010b30e4f6f0_130;
v0000010b30e4f6f0_131 .array/port v0000010b30e4f6f0, 131;
v0000010b30e4f6f0_132 .array/port v0000010b30e4f6f0, 132;
v0000010b30e4f6f0_133 .array/port v0000010b30e4f6f0, 133;
v0000010b30e4f6f0_134 .array/port v0000010b30e4f6f0, 134;
E_0000010b30b6b370/33 .event anyedge, v0000010b30e4f6f0_131, v0000010b30e4f6f0_132, v0000010b30e4f6f0_133, v0000010b30e4f6f0_134;
v0000010b30e4f6f0_135 .array/port v0000010b30e4f6f0, 135;
v0000010b30e4f6f0_136 .array/port v0000010b30e4f6f0, 136;
v0000010b30e4f6f0_137 .array/port v0000010b30e4f6f0, 137;
v0000010b30e4f6f0_138 .array/port v0000010b30e4f6f0, 138;
E_0000010b30b6b370/34 .event anyedge, v0000010b30e4f6f0_135, v0000010b30e4f6f0_136, v0000010b30e4f6f0_137, v0000010b30e4f6f0_138;
v0000010b30e4f6f0_139 .array/port v0000010b30e4f6f0, 139;
v0000010b30e4f6f0_140 .array/port v0000010b30e4f6f0, 140;
v0000010b30e4f6f0_141 .array/port v0000010b30e4f6f0, 141;
v0000010b30e4f6f0_142 .array/port v0000010b30e4f6f0, 142;
E_0000010b30b6b370/35 .event anyedge, v0000010b30e4f6f0_139, v0000010b30e4f6f0_140, v0000010b30e4f6f0_141, v0000010b30e4f6f0_142;
v0000010b30e4f6f0_143 .array/port v0000010b30e4f6f0, 143;
v0000010b30e4f6f0_144 .array/port v0000010b30e4f6f0, 144;
v0000010b30e4f6f0_145 .array/port v0000010b30e4f6f0, 145;
v0000010b30e4f6f0_146 .array/port v0000010b30e4f6f0, 146;
E_0000010b30b6b370/36 .event anyedge, v0000010b30e4f6f0_143, v0000010b30e4f6f0_144, v0000010b30e4f6f0_145, v0000010b30e4f6f0_146;
v0000010b30e4f6f0_147 .array/port v0000010b30e4f6f0, 147;
v0000010b30e4f6f0_148 .array/port v0000010b30e4f6f0, 148;
v0000010b30e4f6f0_149 .array/port v0000010b30e4f6f0, 149;
v0000010b30e4f6f0_150 .array/port v0000010b30e4f6f0, 150;
E_0000010b30b6b370/37 .event anyedge, v0000010b30e4f6f0_147, v0000010b30e4f6f0_148, v0000010b30e4f6f0_149, v0000010b30e4f6f0_150;
v0000010b30e4f6f0_151 .array/port v0000010b30e4f6f0, 151;
v0000010b30e4f6f0_152 .array/port v0000010b30e4f6f0, 152;
v0000010b30e4f6f0_153 .array/port v0000010b30e4f6f0, 153;
v0000010b30e4f6f0_154 .array/port v0000010b30e4f6f0, 154;
E_0000010b30b6b370/38 .event anyedge, v0000010b30e4f6f0_151, v0000010b30e4f6f0_152, v0000010b30e4f6f0_153, v0000010b30e4f6f0_154;
v0000010b30e4f6f0_155 .array/port v0000010b30e4f6f0, 155;
v0000010b30e4f6f0_156 .array/port v0000010b30e4f6f0, 156;
v0000010b30e4f6f0_157 .array/port v0000010b30e4f6f0, 157;
v0000010b30e4f6f0_158 .array/port v0000010b30e4f6f0, 158;
E_0000010b30b6b370/39 .event anyedge, v0000010b30e4f6f0_155, v0000010b30e4f6f0_156, v0000010b30e4f6f0_157, v0000010b30e4f6f0_158;
v0000010b30e4f6f0_159 .array/port v0000010b30e4f6f0, 159;
v0000010b30e4f6f0_160 .array/port v0000010b30e4f6f0, 160;
v0000010b30e4f6f0_161 .array/port v0000010b30e4f6f0, 161;
v0000010b30e4f6f0_162 .array/port v0000010b30e4f6f0, 162;
E_0000010b30b6b370/40 .event anyedge, v0000010b30e4f6f0_159, v0000010b30e4f6f0_160, v0000010b30e4f6f0_161, v0000010b30e4f6f0_162;
v0000010b30e4f6f0_163 .array/port v0000010b30e4f6f0, 163;
v0000010b30e4f6f0_164 .array/port v0000010b30e4f6f0, 164;
v0000010b30e4f6f0_165 .array/port v0000010b30e4f6f0, 165;
v0000010b30e4f6f0_166 .array/port v0000010b30e4f6f0, 166;
E_0000010b30b6b370/41 .event anyedge, v0000010b30e4f6f0_163, v0000010b30e4f6f0_164, v0000010b30e4f6f0_165, v0000010b30e4f6f0_166;
v0000010b30e4f6f0_167 .array/port v0000010b30e4f6f0, 167;
v0000010b30e4f6f0_168 .array/port v0000010b30e4f6f0, 168;
v0000010b30e4f6f0_169 .array/port v0000010b30e4f6f0, 169;
v0000010b30e4f6f0_170 .array/port v0000010b30e4f6f0, 170;
E_0000010b30b6b370/42 .event anyedge, v0000010b30e4f6f0_167, v0000010b30e4f6f0_168, v0000010b30e4f6f0_169, v0000010b30e4f6f0_170;
v0000010b30e4f6f0_171 .array/port v0000010b30e4f6f0, 171;
v0000010b30e4f6f0_172 .array/port v0000010b30e4f6f0, 172;
v0000010b30e4f6f0_173 .array/port v0000010b30e4f6f0, 173;
v0000010b30e4f6f0_174 .array/port v0000010b30e4f6f0, 174;
E_0000010b30b6b370/43 .event anyedge, v0000010b30e4f6f0_171, v0000010b30e4f6f0_172, v0000010b30e4f6f0_173, v0000010b30e4f6f0_174;
v0000010b30e4f6f0_175 .array/port v0000010b30e4f6f0, 175;
v0000010b30e4f6f0_176 .array/port v0000010b30e4f6f0, 176;
v0000010b30e4f6f0_177 .array/port v0000010b30e4f6f0, 177;
v0000010b30e4f6f0_178 .array/port v0000010b30e4f6f0, 178;
E_0000010b30b6b370/44 .event anyedge, v0000010b30e4f6f0_175, v0000010b30e4f6f0_176, v0000010b30e4f6f0_177, v0000010b30e4f6f0_178;
v0000010b30e4f6f0_179 .array/port v0000010b30e4f6f0, 179;
v0000010b30e4f6f0_180 .array/port v0000010b30e4f6f0, 180;
v0000010b30e4f6f0_181 .array/port v0000010b30e4f6f0, 181;
v0000010b30e4f6f0_182 .array/port v0000010b30e4f6f0, 182;
E_0000010b30b6b370/45 .event anyedge, v0000010b30e4f6f0_179, v0000010b30e4f6f0_180, v0000010b30e4f6f0_181, v0000010b30e4f6f0_182;
v0000010b30e4f6f0_183 .array/port v0000010b30e4f6f0, 183;
v0000010b30e4f6f0_184 .array/port v0000010b30e4f6f0, 184;
v0000010b30e4f6f0_185 .array/port v0000010b30e4f6f0, 185;
v0000010b30e4f6f0_186 .array/port v0000010b30e4f6f0, 186;
E_0000010b30b6b370/46 .event anyedge, v0000010b30e4f6f0_183, v0000010b30e4f6f0_184, v0000010b30e4f6f0_185, v0000010b30e4f6f0_186;
v0000010b30e4f6f0_187 .array/port v0000010b30e4f6f0, 187;
v0000010b30e4f6f0_188 .array/port v0000010b30e4f6f0, 188;
v0000010b30e4f6f0_189 .array/port v0000010b30e4f6f0, 189;
v0000010b30e4f6f0_190 .array/port v0000010b30e4f6f0, 190;
E_0000010b30b6b370/47 .event anyedge, v0000010b30e4f6f0_187, v0000010b30e4f6f0_188, v0000010b30e4f6f0_189, v0000010b30e4f6f0_190;
v0000010b30e4f6f0_191 .array/port v0000010b30e4f6f0, 191;
v0000010b30e4f6f0_192 .array/port v0000010b30e4f6f0, 192;
v0000010b30e4f6f0_193 .array/port v0000010b30e4f6f0, 193;
v0000010b30e4f6f0_194 .array/port v0000010b30e4f6f0, 194;
E_0000010b30b6b370/48 .event anyedge, v0000010b30e4f6f0_191, v0000010b30e4f6f0_192, v0000010b30e4f6f0_193, v0000010b30e4f6f0_194;
v0000010b30e4f6f0_195 .array/port v0000010b30e4f6f0, 195;
v0000010b30e4f6f0_196 .array/port v0000010b30e4f6f0, 196;
v0000010b30e4f6f0_197 .array/port v0000010b30e4f6f0, 197;
v0000010b30e4f6f0_198 .array/port v0000010b30e4f6f0, 198;
E_0000010b30b6b370/49 .event anyedge, v0000010b30e4f6f0_195, v0000010b30e4f6f0_196, v0000010b30e4f6f0_197, v0000010b30e4f6f0_198;
v0000010b30e4f6f0_199 .array/port v0000010b30e4f6f0, 199;
v0000010b30e4f6f0_200 .array/port v0000010b30e4f6f0, 200;
v0000010b30e4f6f0_201 .array/port v0000010b30e4f6f0, 201;
v0000010b30e4f6f0_202 .array/port v0000010b30e4f6f0, 202;
E_0000010b30b6b370/50 .event anyedge, v0000010b30e4f6f0_199, v0000010b30e4f6f0_200, v0000010b30e4f6f0_201, v0000010b30e4f6f0_202;
v0000010b30e4f6f0_203 .array/port v0000010b30e4f6f0, 203;
v0000010b30e4f6f0_204 .array/port v0000010b30e4f6f0, 204;
v0000010b30e4f6f0_205 .array/port v0000010b30e4f6f0, 205;
v0000010b30e4f6f0_206 .array/port v0000010b30e4f6f0, 206;
E_0000010b30b6b370/51 .event anyedge, v0000010b30e4f6f0_203, v0000010b30e4f6f0_204, v0000010b30e4f6f0_205, v0000010b30e4f6f0_206;
v0000010b30e4f6f0_207 .array/port v0000010b30e4f6f0, 207;
v0000010b30e4f6f0_208 .array/port v0000010b30e4f6f0, 208;
v0000010b30e4f6f0_209 .array/port v0000010b30e4f6f0, 209;
v0000010b30e4f6f0_210 .array/port v0000010b30e4f6f0, 210;
E_0000010b30b6b370/52 .event anyedge, v0000010b30e4f6f0_207, v0000010b30e4f6f0_208, v0000010b30e4f6f0_209, v0000010b30e4f6f0_210;
v0000010b30e4f6f0_211 .array/port v0000010b30e4f6f0, 211;
v0000010b30e4f6f0_212 .array/port v0000010b30e4f6f0, 212;
v0000010b30e4f6f0_213 .array/port v0000010b30e4f6f0, 213;
v0000010b30e4f6f0_214 .array/port v0000010b30e4f6f0, 214;
E_0000010b30b6b370/53 .event anyedge, v0000010b30e4f6f0_211, v0000010b30e4f6f0_212, v0000010b30e4f6f0_213, v0000010b30e4f6f0_214;
v0000010b30e4f6f0_215 .array/port v0000010b30e4f6f0, 215;
v0000010b30e4f6f0_216 .array/port v0000010b30e4f6f0, 216;
v0000010b30e4f6f0_217 .array/port v0000010b30e4f6f0, 217;
v0000010b30e4f6f0_218 .array/port v0000010b30e4f6f0, 218;
E_0000010b30b6b370/54 .event anyedge, v0000010b30e4f6f0_215, v0000010b30e4f6f0_216, v0000010b30e4f6f0_217, v0000010b30e4f6f0_218;
v0000010b30e4f6f0_219 .array/port v0000010b30e4f6f0, 219;
v0000010b30e4f6f0_220 .array/port v0000010b30e4f6f0, 220;
v0000010b30e4f6f0_221 .array/port v0000010b30e4f6f0, 221;
v0000010b30e4f6f0_222 .array/port v0000010b30e4f6f0, 222;
E_0000010b30b6b370/55 .event anyedge, v0000010b30e4f6f0_219, v0000010b30e4f6f0_220, v0000010b30e4f6f0_221, v0000010b30e4f6f0_222;
v0000010b30e4f6f0_223 .array/port v0000010b30e4f6f0, 223;
v0000010b30e4f6f0_224 .array/port v0000010b30e4f6f0, 224;
v0000010b30e4f6f0_225 .array/port v0000010b30e4f6f0, 225;
v0000010b30e4f6f0_226 .array/port v0000010b30e4f6f0, 226;
E_0000010b30b6b370/56 .event anyedge, v0000010b30e4f6f0_223, v0000010b30e4f6f0_224, v0000010b30e4f6f0_225, v0000010b30e4f6f0_226;
v0000010b30e4f6f0_227 .array/port v0000010b30e4f6f0, 227;
v0000010b30e4f6f0_228 .array/port v0000010b30e4f6f0, 228;
v0000010b30e4f6f0_229 .array/port v0000010b30e4f6f0, 229;
v0000010b30e4f6f0_230 .array/port v0000010b30e4f6f0, 230;
E_0000010b30b6b370/57 .event anyedge, v0000010b30e4f6f0_227, v0000010b30e4f6f0_228, v0000010b30e4f6f0_229, v0000010b30e4f6f0_230;
v0000010b30e4f6f0_231 .array/port v0000010b30e4f6f0, 231;
v0000010b30e4f6f0_232 .array/port v0000010b30e4f6f0, 232;
v0000010b30e4f6f0_233 .array/port v0000010b30e4f6f0, 233;
v0000010b30e4f6f0_234 .array/port v0000010b30e4f6f0, 234;
E_0000010b30b6b370/58 .event anyedge, v0000010b30e4f6f0_231, v0000010b30e4f6f0_232, v0000010b30e4f6f0_233, v0000010b30e4f6f0_234;
v0000010b30e4f6f0_235 .array/port v0000010b30e4f6f0, 235;
v0000010b30e4f6f0_236 .array/port v0000010b30e4f6f0, 236;
v0000010b30e4f6f0_237 .array/port v0000010b30e4f6f0, 237;
v0000010b30e4f6f0_238 .array/port v0000010b30e4f6f0, 238;
E_0000010b30b6b370/59 .event anyedge, v0000010b30e4f6f0_235, v0000010b30e4f6f0_236, v0000010b30e4f6f0_237, v0000010b30e4f6f0_238;
v0000010b30e4f6f0_239 .array/port v0000010b30e4f6f0, 239;
v0000010b30e4f6f0_240 .array/port v0000010b30e4f6f0, 240;
v0000010b30e4f6f0_241 .array/port v0000010b30e4f6f0, 241;
v0000010b30e4f6f0_242 .array/port v0000010b30e4f6f0, 242;
E_0000010b30b6b370/60 .event anyedge, v0000010b30e4f6f0_239, v0000010b30e4f6f0_240, v0000010b30e4f6f0_241, v0000010b30e4f6f0_242;
E_0000010b30b6b370 .event/or E_0000010b30b6b370/0, E_0000010b30b6b370/1, E_0000010b30b6b370/2, E_0000010b30b6b370/3, E_0000010b30b6b370/4, E_0000010b30b6b370/5, E_0000010b30b6b370/6, E_0000010b30b6b370/7, E_0000010b30b6b370/8, E_0000010b30b6b370/9, E_0000010b30b6b370/10, E_0000010b30b6b370/11, E_0000010b30b6b370/12, E_0000010b30b6b370/13, E_0000010b30b6b370/14, E_0000010b30b6b370/15, E_0000010b30b6b370/16, E_0000010b30b6b370/17, E_0000010b30b6b370/18, E_0000010b30b6b370/19, E_0000010b30b6b370/20, E_0000010b30b6b370/21, E_0000010b30b6b370/22, E_0000010b30b6b370/23, E_0000010b30b6b370/24, E_0000010b30b6b370/25, E_0000010b30b6b370/26, E_0000010b30b6b370/27, E_0000010b30b6b370/28, E_0000010b30b6b370/29, E_0000010b30b6b370/30, E_0000010b30b6b370/31, E_0000010b30b6b370/32, E_0000010b30b6b370/33, E_0000010b30b6b370/34, E_0000010b30b6b370/35, E_0000010b30b6b370/36, E_0000010b30b6b370/37, E_0000010b30b6b370/38, E_0000010b30b6b370/39, E_0000010b30b6b370/40, E_0000010b30b6b370/41, E_0000010b30b6b370/42, E_0000010b30b6b370/43, E_0000010b30b6b370/44, E_0000010b30b6b370/45, E_0000010b30b6b370/46, E_0000010b30b6b370/47, E_0000010b30b6b370/48, E_0000010b30b6b370/49, E_0000010b30b6b370/50, E_0000010b30b6b370/51, E_0000010b30b6b370/52, E_0000010b30b6b370/53, E_0000010b30b6b370/54, E_0000010b30b6b370/55, E_0000010b30b6b370/56, E_0000010b30b6b370/57, E_0000010b30b6b370/58, E_0000010b30b6b370/59, E_0000010b30b6b370/60;
S_0000010b30db64f0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 16 140, 16 140 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4db70_0 .var/2s "i", 31 0;
S_0000010b30db69a0 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 16 142, 16 142 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4dc10_0 .var/2s "i", 31 0;
S_0000010b30db6cc0 .scope begin, "$unm_blk_28" "$unm_blk_28" 16 91, 16 91 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4d030_0 .var/2s "idx", 31 0;
S_0000010b30db6b30 .scope begin, "$unm_blk_29" "$unm_blk_29" 16 113, 16 113 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4d0d0_0 .var/2s "idx", 31 0;
S_0000010b30db7c60 .scope begin, "$unm_blk_31" "$unm_blk_31" 16 124, 16 124 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4dd50_0 .var/2s "idx", 31 0;
S_0000010b30db7df0 .scope task, "display_dmem" "display_dmem" 16 170, 16 170 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4d170_0 .var/2s "count", 31 0;
v0000010b30e4d3f0_0 .var/2s "start_addr", 31 0;
TD_ternary_cpu_system.u_memory.display_dmem ;
    %vpi_call/w 16 171 "$display", "=== Data Memory ===" {0 0 0};
    %fork t_9, S_0000010b30db6e50;
    %jmp t_8;
    .scope S_0000010b30db6e50;
t_9 ;
    %load/vec4 v0000010b30e4d3f0_0;
    %store/vec4 v0000010b30e4de90_0, 0, 32;
T_36.158 ;
    %load/vec4 v0000010b30e4de90_0;
    %load/vec4 v0000010b30e4d3f0_0;
    %load/vec4 v0000010b30e4d170_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_36.160, 5;
    %load/vec4 v0000010b30e4de90_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_36.160;
    %flag_set/vec4 8;
    %jmp/0xz T_36.159, 8;
    %alloc S_0000010b3069e910;
    %ix/getv/s 4, v0000010b30e4de90_0;
    %load/vec4a v0000010b30e4e110, 4;
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 16 173 "$display", "DMEM[%0d] = %0d", v0000010b30e4de90_0, S<0,vec4,s32> {1 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30e4de90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4de90_0, 0, 32;
    %jmp T_36.158;
T_36.159 ;
    %end;
    .scope S_0000010b30db7df0;
t_8 %join;
    %end;
S_0000010b30db6e50 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 16 172, 16 172 0, S_0000010b30db7df0;
 .timescale 0 0;
v0000010b30e4de90_0 .var/2s "i", 31 0;
S_0000010b30db77b0 .scope task, "load_program" "load_program" 16 150, 16 150 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4ba50_0 .var/2s "size", 31 0;
TD_ternary_cpu_system.u_memory.load_program ;
    %vpi_call/w 16 151 "$display", "[MEM] load_program(array) unsupported under Icarus; initialize imem[] directly (size=%0d)", v0000010b30e4ba50_0 {0 0 0};
    %end;
S_0000010b30db7490 .scope autofunction.vec2.u32, "trit8_to_int" "trit8_to_int" 16 49, 16 49 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4d490_0 .var "addr", 15 0;
v0000010b30e4d530_0 .var/2s "i", 31 0;
v0000010b30e4df30_0 .var/2s "power3", 31 0;
v0000010b30e4d5d0_0 .var/2s "result", 31 0;
; Variable trit8_to_int is bool return value of scope S_0000010b30db7490
TD_ternary_cpu_system.u_memory.trit8_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4d5d0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30e4df30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4d530_0, 0, 32;
T_38.161 ;
    %load/vec4 v0000010b30e4d530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_38.162, 5;
    %load/vec4 v0000010b30e4d490_0;
    %load/vec4 v0000010b30e4d530_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.163, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.164, 6;
    %jmp T_38.166;
T_38.163 ;
    %load/vec4 v0000010b30e4d5d0_0;
    %load/vec4 v0000010b30e4df30_0;
    %sub;
    %cast2;
    %store/vec4 v0000010b30e4d5d0_0, 0, 32;
    %jmp T_38.166;
T_38.164 ;
    %load/vec4 v0000010b30e4d5d0_0;
    %load/vec4 v0000010b30e4df30_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4d5d0_0, 0, 32;
    %jmp T_38.166;
T_38.166 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30e4df30_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v0000010b30e4df30_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30e4d530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4d530_0, 0, 32;
    %jmp T_38.161;
T_38.162 ;
    %load/vec4 v0000010b30e4d5d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_38.167, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4d5d0_0, 0, 32;
T_38.167 ;
    %load/vec4 v0000010b30e4d5d0_0;
    %ret/vec4 0, 0, 32;  Assign to trit8_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30db7490;
    %end;
S_0000010b30db6fe0 .scope autofunction.vec2.u32, "trit9_to_int" "trit9_to_int" 16 67, 16 67 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e4eb10_0 .var "addr", 17 0;
v0000010b30e4e2f0_0 .var/2s "i", 31 0;
v0000010b30e500f0_0 .var/2s "power3", 31 0;
v0000010b30e4f470_0 .var/2s "result", 31 0;
; Variable trit9_to_int is bool return value of scope S_0000010b30db6fe0
TD_ternary_cpu_system.u_memory.trit9_to_int ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4f470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30e500f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4e2f0_0, 0, 32;
T_39.169 ;
    %load/vec4 v0000010b30e4e2f0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_39.170, 5;
    %load/vec4 v0000010b30e4eb10_0;
    %load/vec4 v0000010b30e4e2f0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.171, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.172, 6;
    %jmp T_39.174;
T_39.171 ;
    %load/vec4 v0000010b30e4f470_0;
    %load/vec4 v0000010b30e500f0_0;
    %sub;
    %cast2;
    %store/vec4 v0000010b30e4f470_0, 0, 32;
    %jmp T_39.174;
T_39.172 ;
    %load/vec4 v0000010b30e4f470_0;
    %load/vec4 v0000010b30e500f0_0;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4f470_0, 0, 32;
    %jmp T_39.174;
T_39.174 ;
    %pop/vec4 1;
    %load/vec4 v0000010b30e500f0_0;
    %muli 3, 0, 32;
    %cast2;
    %store/vec4 v0000010b30e500f0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30e4e2f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4e2f0_0, 0, 32;
    %jmp T_39.169;
T_39.170 ;
    %load/vec4 v0000010b30e4f470_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_39.175, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4f470_0, 0, 32;
T_39.175 ;
    %load/vec4 v0000010b30e4f470_0;
    %ret/vec4 0, 0, 32;  Assign to trit9_to_int (store_vec4_to_lval)
    %disable/flow S_0000010b30db6fe0;
    %end;
S_0000010b30db7170 .scope task, "write_data" "write_data" 16 163, 16 163 0, S_0000010b30db6040;
 .timescale 0 0;
v0000010b30e507d0_0 .var/2s "addr", 31 0;
v0000010b30e4ecf0_0 .var "data", 53 0;
TD_ternary_cpu_system.u_memory.write_data ;
    %load/vec4 v0000010b30e507d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_40.179, 5;
    %load/vec4 v0000010b30e507d0_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_40.179;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.177, 8;
    %load/vec4 v0000010b30e4ecf0_0;
    %ix/getv/s 4, v0000010b30e507d0_0;
    %store/vec4a v0000010b30e4e110, 4, 0;
T_40.177 ;
    %end;
    .scope S_0000010b30d39980;
T_41 ;
Ewait_0 .event/or E_0000010b30b64db0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d24e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d257d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d23bb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30d24d30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d248d0_0, 0, 1;
    %load/vec4 v0000010b30d23d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d24bf0_0;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d26d10_0;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d25e10_0;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d25d70_0;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d27210_0;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d26b30_0;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
T_41.0 ;
    %load/vec4 v0000010b30d25190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d25af0_0;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d25b90_0;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d27490_0;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d24f10_0;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d28750_0;
    %cmp/u;
    %jmp/1 T_41.16, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d27fd0_0;
    %cmp/u;
    %jmp/1 T_41.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %jmp T_41.19;
T_41.19 ;
    %pop/vec4 1;
T_41.10 ;
    %load/vec4 v0000010b30d25a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d23bb0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %load/vec4 v0000010b30d25cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30d24d30_0, 0, 2;
    %jmp T_41.23;
T_41.22 ;
    %load/vec4 v0000010b30d24c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30d24d30_0, 0, 2;
    %jmp T_41.25;
T_41.24 ;
    %load/vec4 v0000010b30d24330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30d24d30_0, 0, 2;
T_41.26 ;
T_41.25 ;
T_41.23 ;
T_41.20 ;
    %load/vec4 v0000010b30d24ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d240b0_0, 0, 1;
    %load/vec4 v0000010b30d25550_0;
    %flag_set/vec4 8;
    %jmp/1 T_41.32, 8;
    %load/vec4 v0000010b30d250f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.32;
    %jmp/0xz  T_41.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
T_41.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
T_41.28 ;
    %load/vec4 v0000010b30d252d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_41.35, 8;
    %load/vec4 v0000010b30d25690_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.35;
    %jmp/0xz  T_41.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
T_41.33 ;
    %load/vec4 v0000010b30d28070_0;
    %flag_set/vec4 8;
    %jmp/1 T_41.38, 8;
    %load/vec4 v0000010b30d26bd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_41.38;
    %jmp/0xz  T_41.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d257d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d24830_0, 0, 3;
T_41.36 ;
    %load/vec4 v0000010b30d25870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d26810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d24290_0, 0, 1;
T_41.39 ;
    %load/vec4 v0000010b30d24dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d248d0_0, 0, 1;
T_41.41 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000010b30d39e30;
T_42 ;
Ewait_1 .event/or E_0000010b30b666f0, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d29a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d29fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d273f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30d277b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d2af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d27530_0, 0, 1;
    %load/vec4 v0000010b30d27850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d2aa50_0;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2ae10_0;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2acd0_0;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2a730_0;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2ab90_0;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d298d0_0;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
T_42.0 ;
    %load/vec4 v0000010b30d28250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d28cf0_0;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2a370_0;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d289d0_0;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d29d30_0;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d28930_0;
    %cmp/u;
    %jmp/1 T_42.16, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d2aeb0_0;
    %cmp/u;
    %jmp/1 T_42.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %jmp T_42.19;
T_42.19 ;
    %pop/vec4 1;
T_42.10 ;
    %load/vec4 v0000010b30d278f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d273f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %load/vec4 v0000010b30d28f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30d277b0_0, 0, 2;
    %jmp T_42.23;
T_42.22 ;
    %load/vec4 v0000010b30d2a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30d277b0_0, 0, 2;
    %jmp T_42.25;
T_42.24 ;
    %load/vec4 v0000010b30d29830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30d277b0_0, 0, 2;
T_42.26 ;
T_42.25 ;
T_42.23 ;
T_42.20 ;
    %load/vec4 v0000010b30d281b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2af50_0, 0, 1;
    %load/vec4 v0000010b30d2a4b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_42.32, 8;
    %load/vec4 v0000010b30d29f10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.32;
    %jmp/0xz  T_42.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
T_42.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
T_42.28 ;
    %load/vec4 v0000010b30d28a70_0;
    %flag_set/vec4 8;
    %jmp/1 T_42.35, 8;
    %load/vec4 v0000010b30d2aff0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.35;
    %jmp/0xz  T_42.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d29a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
T_42.33 ;
    %load/vec4 v0000010b30d2a190_0;
    %flag_set/vec4 8;
    %jmp/1 T_42.38, 8;
    %load/vec4 v0000010b30d2a870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_42.38;
    %jmp/0xz  T_42.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d29fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d28430_0, 0, 3;
T_42.36 ;
    %load/vec4 v0000010b30d29010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2a550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d270d0_0, 0, 1;
T_42.39 ;
    %load/vec4 v0000010b30d28bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d27530_0, 0, 1;
T_42.41 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000010b30d39b10;
T_43 ;
Ewait_2 .event/or E_0000010b30b67370, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d2f5f0_0, 0, 1;
    %load/vec4 v0000010b30d2f910_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2f5f0_0, 0, 1;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000010b30d2f910_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_43.2, 4;
    %load/vec4 v0000010b30d2f910_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2f5f0_0, 0, 1;
T_43.4 ;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000010b30d378b0;
T_44 ;
Ewait_3 .event/or E_0000010b30b66770, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d2e330_0, 0, 1;
    %load/vec4 v0000010b30d2e510_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2e330_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000010b30d2e510_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0000010b30d2e510_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d2e330_0, 0, 1;
T_44.4 ;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000010b30d3a920;
T_45 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d33fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %fork t_11, S_0000010b30d39340;
    %jmp t_10;
    .scope S_0000010b30d39340;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d2d9d0_0, 0, 32;
T_45.2 ;
    %load/vec4 v0000010b30d2d9d0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_45.3, 5;
    %fork t_13, S_0000010b30d3a470;
    %jmp t_12;
    .scope S_0000010b30d3a470;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d2e5b0_0, 0, 32;
T_45.4 ;
    %load/vec4 v0000010b30d2e5b0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_45.5, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000010b30d2d9d0_0;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30d2e5b0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000010b30d32750, 5, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d2e5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d2e5b0_0, 0, 32;
    %jmp T_45.4;
T_45.5 ;
    %end;
    .scope S_0000010b30d39340;
t_12 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d2d9d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d2d9d0_0, 0, 32;
    %jmp T_45.2;
T_45.3 ;
    %end;
    .scope S_0000010b30d3a920;
t_10 %join;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000010b30d33510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.8, 9;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d322f0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0000010b30d33c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.11, 9;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d322f0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d324d0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_45.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.9, 8;
    %load/vec4 v0000010b30d32250_0;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d322f0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30d32750, 0, 4;
T_45.9 ;
T_45.6 ;
    %load/vec4 v0000010b30d33c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_45.14, 9;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d324d0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_45.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.12, 8;
    %load/vec4 v0000010b30d32570_0;
    %alloc S_0000010b30d3c540;
    %load/vec4 v0000010b30d324d0_0;
    %store/vec4 v0000010b30d30b30_0, 0, 4;
    %callf/vec4 TD_tb_ternary_cpu.dut.u_regfile.trit2_to_index, S_0000010b30d3c540;
    %free S_0000010b30d3c540;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30d32750, 0, 4;
T_45.12 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000010b30cf99c0;
T_46 ;
Ewait_4 .event/or E_0000010b30b64bb0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000010b30d0cb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %fork t_15, S_0000010b30cfae10;
    %jmp t_14;
    .scope S_0000010b30cfae10;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c529e0_0, 0, 32;
T_46.10 ;
    %load/vec4 v0000010b30c529e0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_46.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000010b30c529e0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30cfd650_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c529e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c529e0_0, 0, 32;
    %jmp T_46.10;
T_46.11 ;
    %end;
    .scope S_0000010b30cf99c0;
t_14 %join;
    %jmp T_46.9;
T_46.0 ;
    %load/vec4 v0000010b30d0c470_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.1 ;
    %load/vec4 v0000010b30d0c470_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.2 ;
    %load/vec4 v0000010b30d0c970_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.3 ;
    %load/vec4 v0000010b30d0c830_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.4 ;
    %load/vec4 v0000010b30d0c510_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.5 ;
    %load/vec4 v0000010b30cff6d0_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.6 ;
    %load/vec4 v0000010b30cfe2d0_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.7 ;
    %load/vec4 v0000010b30d0c470_0;
    %store/vec4 v0000010b30cfd650_0, 0, 54;
    %jmp T_46.9;
T_46.9 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000010b30cf99c0;
T_47 ;
Ewait_5 .event/or E_0000010b30b65370, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d0cd30_0, 0, 1;
    %fork t_17, S_0000010b30cfa320;
    %jmp t_16;
    .scope S_0000010b30cfa320;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c54740_0, 0, 32;
T_47.0 ;
    %load/vec4 v0000010b30c54740_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_47.1, 5;
    %load/vec4 v0000010b30cfd650_0;
    %load/vec4 v0000010b30c54740_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d0cd30_0, 0, 1;
T_47.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c54740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c54740_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %end;
    .scope S_0000010b30cf99c0;
t_16 %join;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000010b30d11880;
T_48 ;
Ewait_6 .event/or E_0000010b30b664b0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0000010b30d23390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_48.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_48.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_48.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_48.7, 6;
    %fork t_19, S_0000010b30d121e0;
    %jmp t_18;
    .scope S_0000010b30d121e0;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30cfe190_0, 0, 32;
T_48.10 ;
    %load/vec4 v0000010b30cfe190_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_48.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000010b30cfe190_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30d222b0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30cfe190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30cfe190_0, 0, 32;
    %jmp T_48.10;
T_48.11 ;
    %end;
    .scope S_0000010b30d11880;
t_18 %join;
    %jmp T_48.9;
T_48.0 ;
    %load/vec4 v0000010b30d220d0_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.1 ;
    %load/vec4 v0000010b30d220d0_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.2 ;
    %load/vec4 v0000010b30d23890_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.3 ;
    %load/vec4 v0000010b30d22170_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.4 ;
    %load/vec4 v0000010b30d22d50_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.5 ;
    %load/vec4 v0000010b30d22350_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.6 ;
    %load/vec4 v0000010b30d237f0_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.7 ;
    %load/vec4 v0000010b30d220d0_0;
    %store/vec4 v0000010b30d222b0_0, 0, 54;
    %jmp T_48.9;
T_48.9 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000010b30d11880;
T_49 ;
Ewait_7 .event/or E_0000010b30b66370, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d22990_0, 0, 1;
    %fork t_21, S_0000010b30d110b0;
    %jmp t_20;
    .scope S_0000010b30d110b0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30cfd8d0_0, 0, 32;
T_49.0 ;
    %load/vec4 v0000010b30cfd8d0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_49.1, 5;
    %load/vec4 v0000010b30d222b0_0;
    %load/vec4 v0000010b30cfd8d0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_49.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d22990_0, 0, 1;
T_49.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30cfd8d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30cfd8d0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .scope S_0000010b30d11880;
t_20 %join;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000010b30c74c70;
T_50 ;
Ewait_8 .event/or E_0000010b30b64b70, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0000010b30d427b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.2, 8;
    %load/vec4 v0000010b30d182b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.2;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000010b30d36c10_0;
    %store/vec4 v0000010b30d1a470_0, 0, 16;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0000010b30d42850_0;
    %flag_set/vec4 8;
    %jmp/1 T_50.5, 8;
    %load/vec4 v0000010b30d18850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_50.5;
    %jmp/0xz  T_50.3, 8;
    %load/vec4 v0000010b30d35590_0;
    %store/vec4 v0000010b30d1a470_0, 0, 16;
    %jmp T_50.4;
T_50.3 ;
    %load/vec4 v0000010b30d1b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0000010b30d1b2d0_0;
    %store/vec4 v0000010b30d1a470_0, 0, 16;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0000010b30d1b190_0;
    %store/vec4 v0000010b30d1a470_0, 0, 16;
T_50.7 ;
T_50.4 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000010b30c74c70;
T_51 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d1b870_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000010b30d18d50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.4, 9;
    %load/vec4 v0000010b30d1aab0_0;
    %nor/r;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0000010b30d1a470_0;
    %assign/vec4 v0000010b30d1b870_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000010b30c74c70;
T_52 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30d1a8d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d1a970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19930_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000010b30d1aab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0000010b30d427b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_52.8, 8;
    %load/vec4 v0000010b30d182b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_52.8;
    %jmp/1 T_52.7, 8;
    %load/vec4 v0000010b30d42850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_52.7;
    %jmp/1 T_52.6, 8;
    %load/vec4 v0000010b30d18850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_52.6;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30d1a8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19930_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000010b30d1b690_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v0000010b30d1a8d0_0, 0;
    %load/vec4 v0000010b30d1b870_0;
    %assign/vec4 v0000010b30d1a970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30d19930_0, 0;
T_52.5 ;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000010b30c74c70;
T_53 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30d1b7d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d1bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19d90_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000010b30d1aab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0000010b30d427b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_53.8, 8;
    %load/vec4 v0000010b30d182b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.8;
    %jmp/1 T_53.7, 8;
    %load/vec4 v0000010b30d42850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.7;
    %jmp/1 T_53.6, 8;
    %load/vec4 v0000010b30d18850_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_53.6;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30d1b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19d90_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0000010b30d42530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.9, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30d1b7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19d90_0, 0;
    %jmp T_53.10;
T_53.9 ;
    %load/vec4 v0000010b30d1b690_0;
    %parti/s 18, 18, 6;
    %assign/vec4 v0000010b30d1b7d0_0, 0;
    %load/vec4 v0000010b30d1b190_0;
    %assign/vec4 v0000010b30d1bcd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30d19d90_0, 0;
T_53.10 ;
T_53.5 ;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000010b30c74c70;
T_54 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d1b5f0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d1b370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d19cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d19f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d18210_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000010b30d192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d17bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d171d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d182b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d19e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1ab50_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000010b30d1aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d17bd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d171d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d182b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1ab50_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0000010b30d1b910_0;
    %assign/vec4 v0000010b30d1b5f0_0, 0;
    %load/vec4 v0000010b30d1abf0_0;
    %assign/vec4 v0000010b30d1b370_0, 0;
    %load/vec4 v0000010b30d19070_0;
    %assign/vec4 v0000010b30d19cf0_0, 0;
    %load/vec4 v0000010b30d179f0_0;
    %assign/vec4 v0000010b30d19f70_0, 0;
    %load/vec4 v0000010b30d196b0_0;
    %assign/vec4 v0000010b30d18210_0, 0;
    %load/vec4 v0000010b30d362b0_0;
    %assign/vec4 v0000010b30d192f0_0, 0;
    %load/vec4 v0000010b30d17630_0;
    %assign/vec4 v0000010b30d19ed0_0, 0;
    %load/vec4 v0000010b30d18350_0;
    %assign/vec4 v0000010b30d18990_0, 0;
    %load/vec4 v0000010b30d180d0_0;
    %assign/vec4 v0000010b30d1b4b0_0, 0;
    %load/vec4 v0000010b30d35770_0;
    %assign/vec4 v0000010b30d19430_0, 0;
    %load/vec4 v0000010b30d36cb0_0;
    %assign/vec4 v0000010b30d17bd0_0, 0;
    %load/vec4 v0000010b30d36df0_0;
    %assign/vec4 v0000010b30d171d0_0, 0;
    %load/vec4 v0000010b30d1b730_0;
    %assign/vec4 v0000010b30d19bb0_0, 0;
    %load/vec4 v0000010b30d174f0_0;
    %assign/vec4 v0000010b30d182b0_0, 0;
    %load/vec4 v0000010b30d1a970_0;
    %assign/vec4 v0000010b30d19e30_0, 0;
    %load/vec4 v0000010b30d19930_0;
    %assign/vec4 v0000010b30d1ab50_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0000010b30c74c70;
T_55 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d1a010_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d1afb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d1add0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d1a6f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d19570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000010b30d19250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d17270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d194d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d17e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d1ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b9b0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000010b30d1aab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_55.4, 8;
    %load/vec4 v0000010b30d42530_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_55.4;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d19610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d194d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d17e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1b9b0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0000010b30d1a830_0;
    %assign/vec4 v0000010b30d1a010_0, 0;
    %load/vec4 v0000010b30d1b410_0;
    %assign/vec4 v0000010b30d1afb0_0, 0;
    %load/vec4 v0000010b30d17450_0;
    %assign/vec4 v0000010b30d1add0_0, 0;
    %load/vec4 v0000010b30d17f90_0;
    %assign/vec4 v0000010b30d1a6f0_0, 0;
    %load/vec4 v0000010b30d176d0_0;
    %assign/vec4 v0000010b30d19570_0, 0;
    %load/vec4 v0000010b30d36530_0;
    %assign/vec4 v0000010b30d19250_0, 0;
    %load/vec4 v0000010b30d188f0_0;
    %assign/vec4 v0000010b30d1bc30_0, 0;
    %load/vec4 v0000010b30d191b0_0;
    %assign/vec4 v0000010b30d19610_0, 0;
    %load/vec4 v0000010b30d17130_0;
    %assign/vec4 v0000010b30d1aa10_0, 0;
    %load/vec4 v0000010b30d36670_0;
    %assign/vec4 v0000010b30d17270_0, 0;
    %load/vec4 v0000010b30d36d50_0;
    %assign/vec4 v0000010b30d194d0_0, 0;
    %load/vec4 v0000010b30d353b0_0;
    %assign/vec4 v0000010b30d17e50_0, 0;
    %load/vec4 v0000010b30d1a790_0;
    %assign/vec4 v0000010b30d1b550_0, 0;
    %load/vec4 v0000010b30d185d0_0;
    %assign/vec4 v0000010b30d18850_0, 0;
    %load/vec4 v0000010b30d1bcd0_0;
    %assign/vec4 v0000010b30d1ae70_0, 0;
    %load/vec4 v0000010b30d19d90_0;
    %assign/vec4 v0000010b30d1b9b0_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000010b30c74c70;
T_56 ;
Ewait_9 .event/or E_0000010b30b650f0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000010b30d178b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %load/vec4 v0000010b30d1b5f0_0;
    %store/vec4 v0000010b30d35b30_0, 0, 54;
    %jmp T_56.3;
T_56.0 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35b30_0, 0, 54;
    %jmp T_56.3;
T_56.1 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35b30_0, 0, 54;
    %jmp T_56.3;
T_56.3 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000010b30c74c70;
T_57 ;
Ewait_10 .event/or E_0000010b30b647b0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0000010b30d19430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0000010b30d1a330_0;
    %replicate 25;
    %load/vec4 v0000010b30d18210_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30d35c70_0, 0, 54;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000010b30d17c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %load/vec4 v0000010b30d1b370_0;
    %store/vec4 v0000010b30d35c70_0, 0, 54;
    %jmp T_57.5;
T_57.2 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35c70_0, 0, 54;
    %jmp T_57.5;
T_57.3 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35c70_0, 0, 54;
    %jmp T_57.5;
T_57.5 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000010b30c74c70;
T_58 ;
Ewait_11 .event/or E_0000010b30b64af0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0000010b30d18cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %load/vec4 v0000010b30d1a010_0;
    %store/vec4 v0000010b30d35d10_0, 0, 54;
    %jmp T_58.3;
T_58.0 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35d10_0, 0, 54;
    %jmp T_58.3;
T_58.1 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35d10_0, 0, 54;
    %jmp T_58.3;
T_58.3 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000010b30c74c70;
T_59 ;
Ewait_12 .event/or E_0000010b30b64030, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0000010b30d17270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0000010b30d1af10_0;
    %replicate 25;
    %load/vec4 v0000010b30d19570_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30d35450_0, 0, 54;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000010b30d17950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %load/vec4 v0000010b30d1afb0_0;
    %store/vec4 v0000010b30d35450_0, 0, 54;
    %jmp T_59.5;
T_59.2 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35450_0, 0, 54;
    %jmp T_59.5;
T_59.3 ;
    %load/vec4 v0000010b30d19b10_0;
    %store/vec4 v0000010b30d35450_0, 0, 54;
    %jmp T_59.5;
T_59.5 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0000010b30c74c70;
T_60 ;
Ewait_13 .event/or E_0000010b30b63730, E_0x0;
    %wait Ewait_13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d427b0_0, 0, 1;
    %load/vec4 v0000010b30d17bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0000010b30d1ab50_0;
    %and;
T_60.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000010b30d171d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d427b0_0, 0, 1;
    %jmp T_60.7;
T_60.3 ;
    %load/vec4 v0000010b30d36e90_0;
    %store/vec4 v0000010b30d427b0_0, 0, 1;
    %jmp T_60.7;
T_60.4 ;
    %load/vec4 v0000010b30d36e90_0;
    %nor/r;
    %store/vec4 v0000010b30d427b0_0, 0, 1;
    %jmp T_60.7;
T_60.5 ;
    %load/vec4 v0000010b30d367b0_0;
    %store/vec4 v0000010b30d427b0_0, 0, 1;
    %jmp T_60.7;
T_60.7 ;
    %pop/vec4 1;
T_60.0 ;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000010b30c74c70;
T_61 ;
Ewait_14 .event/or E_0000010b30b63ff0, E_0x0;
    %wait Ewait_14;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d42850_0, 0, 1;
    %load/vec4 v0000010b30d194d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0000010b30d1b9b0_0;
    %and;
T_61.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0000010b30d17e50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d42850_0, 0, 1;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v0000010b30d35ef0_0;
    %store/vec4 v0000010b30d42850_0, 0, 1;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v0000010b30d35ef0_0;
    %nor/r;
    %store/vec4 v0000010b30d42850_0, 0, 1;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v0000010b30d360d0_0;
    %store/vec4 v0000010b30d42850_0, 0, 1;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
T_61.0 ;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000010b30c74c70;
T_62 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d1a0b0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000010b30d18990_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_62.2, 8;
    %load/vec4 v0000010b30d1b4b0_0;
    %or;
T_62.2;
    %assign/vec4 v0000010b30d1a0b0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000010b30c74c70;
T_63 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d19890_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d17d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d17810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d17db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d17ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18fd0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000010b30d35e50_0;
    %assign/vec4 v0000010b30d19890_0, 0;
    %load/vec4 v0000010b30d18990_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.4, 9;
    %load/vec4 v0000010b30d1ab50_0;
    %and;
T_63.4;
    %flag_set/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0000010b30d19750_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %assign/vec4 v0000010b30d17d10_0, 0;
    %load/vec4 v0000010b30d19cf0_0;
    %assign/vec4 v0000010b30d17810_0, 0;
    %load/vec4 v0000010b30d19ed0_0;
    %assign/vec4 v0000010b30d17db0_0, 0;
    %load/vec4 v0000010b30d18990_0;
    %assign/vec4 v0000010b30d17ef0_0, 0;
    %load/vec4 v0000010b30d1ab50_0;
    %assign/vec4 v0000010b30d18fd0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0000010b30c74c70;
T_64 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d18710_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d18ad0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d19110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d18f30_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000010b30d36990_0;
    %assign/vec4 v0000010b30d18710_0, 0;
    %load/vec4 v0000010b30d19610_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.5, 10;
    %load/vec4 v0000010b30d1b9b0_0;
    %and;
T_64.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.4, 9;
    %load/vec4 v0000010b30d18990_0;
    %nor/r;
    %and;
T_64.4;
    %flag_set/vec4 8;
    %jmp/0 T_64.2, 8;
    %load/vec4 v0000010b30d19750_0;
    %jmp/1 T_64.3, 8;
T_64.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_64.3, 8;
 ; End of false expr.
    %blend;
T_64.3;
    %assign/vec4 v0000010b30d18ad0_0, 0;
    %load/vec4 v0000010b30d1add0_0;
    %assign/vec4 v0000010b30d19110_0, 0;
    %load/vec4 v0000010b30d1bc30_0;
    %assign/vec4 v0000010b30d18df0_0, 0;
    %load/vec4 v0000010b30d19610_0;
    %assign/vec4 v0000010b30d18490_0, 0;
    %load/vec4 v0000010b30d1b9b0_0;
    %assign/vec4 v0000010b30d18f30_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000010b30c74c70;
T_65 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d187b0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0000010b30d17770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.5, 9;
    %load/vec4 v0000010b30d19930_0;
    %and;
T_65.5;
    %flag_set/vec4 8;
    %jmp/1 T_65.4, 8;
    %load/vec4 v0000010b30d18b70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_65.6, 10;
    %load/vec4 v0000010b30d19d90_0;
    %and;
T_65.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_65.4;
    %jmp/0xz  T_65.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30d187b0_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0000010b30c74c70;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d365d0_0, 0, 32;
    %end;
    .thread T_66;
    .scope S_0000010b30c74c70;
T_67 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d1beb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30d365d0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0000010b30d187b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0000010b30d365d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000010b30d365d0_0, 0;
    %alloc S_0000010b3069e910;
    %pushi/vec4 0, 0, 38;
    %load/vec4 v0000010b30d1b870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 5 870 "$display", "[Cycle %0d] PC=%0d IPC=%0d ValidA=%b ValidB=%b", v0000010b30d365d0_0, S<0,vec4,s32>, v0000010b30d1ad30_0, v0000010b30d19930_0, v0000010b30d19d90_0 {1 0 0};
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0000010b30619960;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d43110_0, 0, 1;
T_68.0 ;
    %delay 5000, 0;
    %load/vec4 v0000010b30d43110_0;
    %inv;
    %store/vec4 v0000010b30d43110_0, 0, 1;
    %jmp T_68.0;
    %end;
    .thread T_68;
    .scope S_0000010b30619960;
T_69 ;
Ewait_15 .event/or E_0000010b30b63fb0, E_0x0;
    %wait Ewait_15;
    %fork t_23, S_0000010b306059c0;
    %jmp t_22;
    .scope S_0000010b306059c0;
t_23 ;
    %alloc S_0000010b30d3cb80;
    %load/vec4 v0000010b30d43f70_0;
    %store/vec4 v0000010b30d44150_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_0000010b30d3cb80;
    %free S_0000010b30d3cb80;
    %store/vec4 v0000010b30c58700_0, 0, 32;
    %load/vec4 v0000010b30c58700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_69.2, 5;
    %load/vec4 v0000010b30c58700_0;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_69.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %ix/getv/s 4, v0000010b30c58700_0;
    %load/vec4a v0000010b30d422b0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42350_0, 4, 18;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42350_0, 4, 18;
T_69.1 ;
    %load/vec4 v0000010b30c58700_0;
    %addi 1, 0, 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_69.5, 5;
    %load/vec4 v0000010b30c58700_0;
    %addi 1, 0, 32;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %load/vec4 v0000010b30c58700_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000010b30d422b0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42350_0, 4, 18;
    %jmp T_69.4;
T_69.3 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30d42350_0, 4, 18;
T_69.4 ;
    %end;
    .scope S_0000010b30619960;
t_22 %join;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000010b30619960;
T_70 ;
    %wait E_0000010b30b63430;
    %fork t_25, S_0000010b30c74f90;
    %jmp t_24;
    .scope S_0000010b30c74f90;
t_25 ;
    %alloc S_0000010b30d3cea0;
    %load/vec4 v0000010b30d446f0_0;
    %store/vec4 v0000010b30d42490_0, 0, 18;
    %callf/vec4 TD_tb_ternary_cpu.trit9_to_int, S_0000010b30d3cea0;
    %free S_0000010b30d3cea0;
    %store/vec4 v0000010b30c591a0_0, 0, 32;
    %load/vec4 v0000010b30d448d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_70.3, 10;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000010b30c591a0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_70.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0000010b30c591a0_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_70.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0000010b30d43b10_0;
    %ix/getv/s 3, v0000010b30c591a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30d42f30, 0, 4;
    %alloc S_0000010b3069e910;
    %load/vec4 v0000010b30d43b10_0;
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 4 104 "$display", "[MEM] Write: Addr=%0d Data=%0d", v0000010b30c591a0_0, S<0,vec4,s32> {1 0 0};
T_70.0 ;
    %end;
    .scope S_0000010b30619960;
t_24 %join;
    %jmp T_70;
    .thread T_70;
    .scope S_0000010b30619960;
T_71 ;
Ewait_16 .event/or E_0000010b30b63f30, E_0x0;
    %wait Ewait_16;
    %fork t_27, S_0000010b30c755d0;
    %jmp t_26;
    .scope S_0000010b30c755d0;
t_27 ;
    %alloc S_0000010b30d3cea0;
    %load/vec4 v0000010b30d446f0_0;
    %store/vec4 v0000010b30d42490_0, 0, 18;
    %callf/vec4 TD_tb_ternary_cpu.trit9_to_int, S_0000010b30d3cea0;
    %free S_0000010b30d3cea0;
    %store/vec4 v0000010b30c59600_0, 0, 32;
    %load/vec4 v0000010b30c59600_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_71.2, 5;
    %load/vec4 v0000010b30c59600_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_71.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %ix/getv/s 4, v0000010b30c59600_0;
    %load/vec4a v0000010b30d42f30, 4;
    %store/vec4 v0000010b30d44830_0, 0, 54;
    %jmp T_71.1;
T_71.0 ;
    %pushi/vec4 0, 0, 54;
    %store/vec4 v0000010b30d44830_0, 0, 54;
T_71.1 ;
    %end;
    .scope S_0000010b30619960;
t_26 %join;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000010b30619960;
T_72 ;
    %vpi_call/w 4 191 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 192 "$display", "=== Balanced Ternary CPU Testbench ===" {0 0 0};
    %vpi_call/w 4 193 "$display", "=== Dual-Issue Superscalar Version ===" {0 0 0};
    %vpi_call/w 4 194 "$display", "===========================================" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000010b30d42670_0, 0, 4;
    %fork t_29, S_0000010b30605830;
    %jmp t_28;
    .scope S_0000010b30605830;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c597e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0000010b30c597e0_0;
    %cmpi/s 243, 0, 32;
    %jmp/0xz T_72.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0000010b30c597e0_0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c597e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c597e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %end;
    .scope S_0000010b30619960;
t_28 %join;
    %fork t_31, S_0000010b30675ea0;
    %jmp t_30;
    .scope S_0000010b30675ea0;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30c59560_0, 0, 32;
T_72.2 ;
    %load/vec4 v0000010b30c59560_0;
    %cmpi/s 729, 0, 32;
    %jmp/0xz T_72.3, 5;
    %pushi/vec4 0, 0, 54;
    %ix/getv/s 4, v0000010b30c59560_0;
    %store/vec4a v0000010b30d42f30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30c59560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30c59560_0, 0, 32;
    %jmp T_72.2;
T_72.3 ;
    %end;
    .scope S_0000010b30619960;
t_30 %join;
    %vpi_call/w 4 213 "$display", "\012--- Loading Test Program ---" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 217 "$display", "IMEM[0]: ADD R1, R0, 1" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %pushi/vec4 1, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 221 "$display", "IMEM[1]: ADD R2, R1, 1" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 4, 0, 4;
    %pushi/vec4 2, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 225 "$display", "IMEM[2]: ADD R3, R2, 1" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 0, 0, 6;
    %pushi/vec4 5, 0, 4;
    %pushi/vec4 4, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 229 "$display", "IMEM[3]: ADD R4, R3, 1" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 40, 0, 6;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 233 "$display", "IMEM[4]: NOP" {0 0 0};
    %alloc S_0000010b30d3e930;
    %pushi/vec4 41, 0, 6;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000010b30d42d50_0, 0, 4;
    %store/vec4 v0000010b30d42df0_0, 0, 4;
    %store/vec4 v0000010b30d43070_0, 0, 4;
    %store/vec4 v0000010b30d445b0_0, 0, 6;
    %callf/vec4 TD_tb_ternary_cpu.encode_instr, S_0000010b30d3e930;
    %free S_0000010b30d3e930;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000010b30d422b0, 4, 0;
    %vpi_call/w 4 237 "$display", "IMEM[5]: HALT" {0 0 0};
    %vpi_call/w 4 239 "$display", "\012--- Starting Simulation ---\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d428f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d428f0_0, 0, 1;
    %vpi_call/w 4 245 "$display", "[TB] Reset released at time %0t", $time {0 0 0};
    %fork t_33, S_0000010b30619960;
    %fork t_34, S_0000010b30619960;
    %join;
    %join/detach 1;
    %jmp t_32;
t_33 ;
T_72.4 ;
    %load/vec4 v0000010b30d42210_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_72.5, 6;
    %wait E_0000010b30b64470;
    %jmp T_72.4;
T_72.5 ;
    %vpi_call/w 4 251 "$display", "\012[TB] CPU halted at time %0t", $time {0 0 0};
    %end;
t_34 ;
    %delay 1000000, 0;
    %vpi_call/w 4 255 "$display", "\012[TB] TIMEOUT at time %0t", $time {0 0 0};
    %end;
    .scope S_0000010b30619960;
t_32 ;
    %disable/fork;
    %delay 50000, 0;
    %vpi_call/w 4 264 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 265 "$display", "=== Final CPU State ===" {0 0 0};
    %vpi_call/w 4 266 "$display", "===========================================" {0 0 0};
    %alloc S_0000010b30d3cb80;
    %load/vec4 v0000010b30d42fd0_0;
    %store/vec4 v0000010b30d44150_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_0000010b30d3cb80;
    %free S_0000010b30d3cb80;
    %vpi_call/w 4 267 "$display", "PC = %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 4 268 "$display", "Halted = %0d", v0000010b30d42210_0 {0 0 0};
    %vpi_call/w 4 271 "$display", "\012--- Register Verification ---" {0 0 0};
    %alloc S_0000010b30d3d030;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d44650_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000010b30d43930_0, 0, 32;
    %pushi/str "R1 = 1";
    %store/str v0000010b30d44290_0;
    %fork TD_tb_ternary_cpu.verify_register, S_0000010b30d3d030;
    %join;
    %free S_0000010b30d3d030;
    %alloc S_0000010b30d3d030;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30d44650_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000010b30d43930_0, 0, 32;
    %pushi/str "R2 = 2";
    %store/str v0000010b30d44290_0;
    %fork TD_tb_ternary_cpu.verify_register, S_0000010b30d3d030;
    %join;
    %free S_0000010b30d3d030;
    %alloc S_0000010b30d3d030;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30d44650_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000010b30d43930_0, 0, 32;
    %pushi/str "R3 = 3";
    %store/str v0000010b30d44290_0;
    %fork TD_tb_ternary_cpu.verify_register, S_0000010b30d3d030;
    %join;
    %free S_0000010b30d3d030;
    %alloc S_0000010b30d3d030;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000010b30d44650_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000010b30d43930_0, 0, 32;
    %pushi/str "R4 = 4";
    %store/str v0000010b30d44290_0;
    %fork TD_tb_ternary_cpu.verify_register, S_0000010b30d3d030;
    %join;
    %free S_0000010b30d3d030;
    %vpi_call/w 4 277 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 278 "$display", "=== Test Complete ===" {0 0 0};
    %vpi_call/w 4 279 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 281 "$finish" {0 0 0};
    %end;
    .thread T_72;
    .scope S_0000010b30619960;
T_73 ;
    %wait E_0000010b30b667f0;
    %load/vec4 v0000010b30d428f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30d44330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30d423f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30d42c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30d43d90_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0000010b30d44330_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000010b30d44330_0, 0;
    %load/vec4 v0000010b30d425d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0000010b30d42710_0;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0000010b30d423f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000010b30d423f0_0, 0;
T_73.2 ;
    %load/vec4 v0000010b30d432f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.7, 9;
    %load/vec4 v0000010b30d42710_0;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.5, 8;
    %load/vec4 v0000010b30d423f0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000010b30d423f0_0, 0;
T_73.5 ;
    %load/vec4 v0000010b30d42710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %load/vec4 v0000010b30d42c10_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000010b30d42c10_0, 0;
T_73.8 ;
    %load/vec4 v0000010b30d43ed0_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.12, 8;
    %load/vec4 v0000010b30d42170_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.12;
    %jmp/0xz  T_73.10, 8;
    %load/vec4 v0000010b30d43d90_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0000010b30d43d90_0, 0;
T_73.10 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0000010b30619960;
T_74 ;
    %wait E_0000010b30b643f0;
    %delay 1000, 0;
    %load/vec4 v0000010b30d423f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_74.0, 5;
    %load/vec4 v0000010b30d44330_0;
    %cvt/rv/s;
    %load/vec4 v0000010b30d423f0_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000010b30d434d0_0;
    %load/vec4 v0000010b30d423f0_0;
    %cvt/rv/s;
    %load/vec4 v0000010b30d44330_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000010b30d43250_0;
    %jmp T_74.1;
T_74.0 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000010b30d434d0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000010b30d43250_0;
T_74.1 ;
    %vpi_call/w 4 345 "$display", "\012===========================================" {0 0 0};
    %vpi_call/w 4 346 "$display", "=== Performance Metrics (Dual-Issue) ===" {0 0 0};
    %vpi_call/w 4 347 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 348 "$display", "Total Cycles:       %0d", v0000010b30d44330_0 {0 0 0};
    %vpi_call/w 4 349 "$display", "Instructions:       %0d", v0000010b30d423f0_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0000010b30d42c10_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0000010b30d44330_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 350 "$display", "Stall Cycles:       %0d (%.1f%%)", v0000010b30d42c10_0, W<0,r> {0 1 0};
    %vpi_call/w 4 352 "$display", "Forward Events:     %0d", v0000010b30d43d90_0 {0 0 0};
    %vpi_call/w 4 353 "$display", "CPI:                %.3f", v0000010b30d434d0_0 {0 0 0};
    %vpi_call/w 4 354 "$display", "IPC:                %.3f (max 2.0 for dual-issue)", v0000010b30d43250_0 {0 0 0};
    %vpi_call/w 4 355 "$display", "===========================================" {0 0 0};
    %jmp T_74;
    .thread T_74;
    .scope S_0000010b30619960;
T_75 ;
    %wait E_0000010b30b63430;
    %load/vec4 v0000010b30d428f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0000010b30d42210_0;
    %nor/r;
    %and;
T_75.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %alloc S_0000010b30d3cb80;
    %load/vec4 v0000010b30d42fd0_0;
    %store/vec4 v0000010b30d44150_0, 0, 16;
    %callf/vec4 TD_tb_ternary_cpu.trit8_to_int, S_0000010b30d3cb80;
    %free S_0000010b30d3cb80;
    %load/vec4 v0000010b30d43ed0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_75.3, 8;
    %load/vec4 v0000010b30d42170_0;
    %or;
T_75.3;
    %vpi_call/w 4 361 "$display", "[Cycle %0d] PC=%0d ValidA=%0d ValidB=%0d IPC=%0d Stall=%0d Fwd=%0d", v0000010b30d44330_0, S<1,vec4,s32>, v0000010b30d425d0_0, v0000010b30d432f0_0, v0000010b30d42b70_0, v0000010b30d42710_0, S<0,vec4,u1> {2 0 0};
T_75.0 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0000010b30db3160;
T_76 ;
Ewait_17 .event/or E_0000010b30b694b0, E_0x0;
    %wait Ewait_17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9d720_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30d9ee40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9cc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9ce60_0, 0, 1;
    %load/vec4 v0000010b30d9d5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d9cfa0_0;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9db80_0;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9dae0_0;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9d180_0;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9e3a0_0;
    %cmp/u;
    %jmp/1 T_76.6, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9d360_0;
    %cmp/u;
    %jmp/1 T_76.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.9;
T_76.9 ;
    %pop/vec4 1;
T_76.0 ;
    %load/vec4 v0000010b30d9e300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d9ef80_0;
    %cmp/u;
    %jmp/1 T_76.12, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9d0e0_0;
    %cmp/u;
    %jmp/1 T_76.13, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9de00_0;
    %cmp/u;
    %jmp/1 T_76.14, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9d860_0;
    %cmp/u;
    %jmp/1 T_76.15, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9da40_0;
    %cmp/u;
    %jmp/1 T_76.16, 6;
    %dup/vec4;
    %load/vec4 v0000010b30d9d900_0;
    %cmp/u;
    %jmp/1 T_76.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %jmp T_76.19;
T_76.19 ;
    %pop/vec4 1;
T_76.10 ;
    %load/vec4 v0000010b30d9d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9d720_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %load/vec4 v0000010b30d9e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30d9ee40_0, 0, 2;
    %jmp T_76.23;
T_76.22 ;
    %load/vec4 v0000010b30d9d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30d9ee40_0, 0, 2;
    %jmp T_76.25;
T_76.24 ;
    %load/vec4 v0000010b30d9ec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30d9ee40_0, 0, 2;
T_76.26 ;
T_76.25 ;
T_76.23 ;
T_76.20 ;
    %load/vec4 v0000010b30d9d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9cc80_0, 0, 1;
    %load/vec4 v0000010b30d9e760_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.32, 8;
    %load/vec4 v0000010b30d9c960_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.32;
    %jmp/0xz  T_76.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
T_76.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
T_76.28 ;
    %load/vec4 v0000010b30d9e120_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.35, 8;
    %load/vec4 v0000010b30d9e8a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.35;
    %jmp/0xz  T_76.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9eb20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
T_76.33 ;
    %load/vec4 v0000010b30d9ebc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.38, 8;
    %load/vec4 v0000010b30d9dcc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.38;
    %jmp/0xz  T_76.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9cf00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30d9f020_0, 0, 3;
T_76.36 ;
    %load/vec4 v0000010b30d9e9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dfe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9dd60_0, 0, 1;
T_76.39 ;
    %load/vec4 v0000010b30d9e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9ce60_0, 0, 1;
T_76.41 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0000010b30db1220;
T_77 ;
Ewait_18 .event/or E_0000010b30b6b0f0, E_0x0;
    %wait Ewait_18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9fac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30da13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000010b30d9f3e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9f980_0, 0, 1;
    %load/vec4 v0000010b30da0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30d9fc00_0;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da2cc0_0;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da1320_0;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da1280_0;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da2f40_0;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da1fa0_0;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
T_77.0 ;
    %load/vec4 v0000010b30d9f660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0000010b30da10a0_0;
    %cmp/u;
    %jmp/1 T_77.12, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da0f60_0;
    %cmp/u;
    %jmp/1 T_77.13, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da3760_0;
    %cmp/u;
    %jmp/1 T_77.14, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da0240_0;
    %cmp/u;
    %jmp/1 T_77.15, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da1be0_0;
    %cmp/u;
    %jmp/1 T_77.16, 6;
    %dup/vec4;
    %load/vec4 v0000010b30da1960_0;
    %cmp/u;
    %jmp/1 T_77.17, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.13 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.17 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %jmp T_77.19;
T_77.19 ;
    %pop/vec4 1;
T_77.10 ;
    %load/vec4 v0000010b30d9f520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9f8e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %load/vec4 v0000010b30da07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000010b30d9f3e0_0, 0, 2;
    %jmp T_77.23;
T_77.22 ;
    %load/vec4 v0000010b30d9ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.24, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000010b30d9f3e0_0, 0, 2;
    %jmp T_77.25;
T_77.24 ;
    %load/vec4 v0000010b30d9fe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000010b30d9f3e0_0, 0, 2;
T_77.26 ;
T_77.25 ;
T_77.23 ;
T_77.20 ;
    %load/vec4 v0000010b30da0e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.28, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9fa20_0, 0, 1;
    %load/vec4 v0000010b30da02e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.32, 8;
    %load/vec4 v0000010b30da0880_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.32;
    %jmp/0xz  T_77.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
T_77.30 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
T_77.28 ;
    %load/vec4 v0000010b30da0b00_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.35, 8;
    %load/vec4 v0000010b30da0ba0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.35;
    %jmp/0xz  T_77.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9fac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
T_77.33 ;
    %load/vec4 v0000010b30da2fe0_0;
    %flag_set/vec4 8;
    %jmp/1 T_77.38, 8;
    %load/vec4 v0000010b30da1d20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_77.38;
    %jmp/0xz  T_77.36, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da13c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000010b30da0ec0_0, 0, 3;
T_77.36 ;
    %load/vec4 v0000010b30da0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da3b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da1460_0, 0, 1;
T_77.39 ;
    %load/vec4 v0000010b30da0100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.41, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9f980_0, 0, 1;
T_77.41 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0000010b30db2350;
T_78 ;
Ewait_19 .event/or E_0000010b30b6a930, E_0x0;
    %wait Ewait_19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30da7cc0_0, 0, 1;
    %load/vec4 v0000010b30da74a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da7cc0_0, 0, 1;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000010b30da74a0_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_78.2, 4;
    %load/vec4 v0000010b30da74a0_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da7cc0_0, 0, 1;
T_78.4 ;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0000010b30db2fd0;
T_79 ;
Ewait_20 .event/or E_0000010b30b6b270, E_0x0;
    %wait Ewait_20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30da8800_0, 0, 1;
    %load/vec4 v0000010b30da7680_0;
    %parti/s 2, 2, 3;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_79.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da8800_0, 0, 1;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000010b30da7680_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_79.2, 4;
    %load/vec4 v0000010b30da7680_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_79.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30da8800_0, 0, 1;
T_79.4 ;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0000010b30db2800;
T_80 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30daa060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %fork t_36, S_0000010b30db2990;
    %jmp t_35;
    .scope S_0000010b30db2990;
t_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da7540_0, 0, 32;
T_80.2 ;
    %load/vec4 v0000010b30da7540_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_80.3, 5;
    %fork t_38, S_0000010b30db2b20;
    %jmp t_37;
    .scope S_0000010b30db2b20;
t_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30da8580_0, 0, 32;
T_80.4 ;
    %load/vec4 v0000010b30da8580_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_80.5, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v0000010b30da7540_0;
    %flag_mov 8, 4;
    %load/vec4 v0000010b30da8580_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0000010b30da9fc0, 5, 6;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30da8580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30da8580_0, 0, 32;
    %jmp T_80.4;
T_80.5 ;
    %end;
    .scope S_0000010b30db2990;
t_37 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30da7540_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30da7540_0, 0, 32;
    %jmp T_80.2;
T_80.3 ;
    %end;
    .scope S_0000010b30db2800;
t_35 %join;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000010b30daa420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.8, 9;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da9840_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_80.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %load/vec4 v0000010b30daa4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.11, 9;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da9840_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da98e0_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_80.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.9, 8;
    %load/vec4 v0000010b30dab820_0;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da9840_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30da9fc0, 0, 4;
T_80.9 ;
T_80.6 ;
    %load/vec4 v0000010b30daa4c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.14, 9;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da98e0_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_80.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.12, 8;
    %load/vec4 v0000010b30da9d40_0;
    %alloc S_0000010b30db5eb0;
    %load/vec4 v0000010b30da98e0_0;
    %store/vec4 v0000010b30da7b80_0, 0, 4;
    %callf/vec4 TD_ternary_cpu_system.u_cpu.u_regfile.trit2_to_index, S_0000010b30db5eb0;
    %free S_0000010b30db5eb0;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30da9fc0, 0, 4;
T_80.12 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000010b30d7a9b0;
T_81 ;
Ewait_21 .event/or E_0000010b30b68a70, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0000010b30d5bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_81.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_81.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_81.7, 6;
    %fork t_40, S_0000010b30d769a0;
    %jmp t_39;
    .scope S_0000010b30d769a0;
t_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4ce90_0, 0, 32;
T_81.10 ;
    %load/vec4 v0000010b30d4ce90_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_81.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000010b30d4ce90_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30d5bdf0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d4ce90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d4ce90_0, 0, 32;
    %jmp T_81.10;
T_81.11 ;
    %end;
    .scope S_0000010b30d7a9b0;
t_39 %join;
    %jmp T_81.9;
T_81.0 ;
    %load/vec4 v0000010b30d5b8f0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.1 ;
    %load/vec4 v0000010b30d5b8f0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.2 ;
    %load/vec4 v0000010b30d5ced0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.3 ;
    %load/vec4 v0000010b30d5c7f0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.4 ;
    %load/vec4 v0000010b30d5c570_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.5 ;
    %load/vec4 v0000010b30d5d510_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.6 ;
    %load/vec4 v0000010b30d5d5b0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.7 ;
    %load/vec4 v0000010b30d5b8f0_0;
    %store/vec4 v0000010b30d5bdf0_0, 0, 54;
    %jmp T_81.9;
T_81.9 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0000010b30d7a9b0;
T_82 ;
Ewait_22 .event/or E_0000010b30b687b0, E_0x0;
    %wait Ewait_22;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d5bb70_0, 0, 1;
    %fork t_42, S_0000010b30d78f20;
    %jmp t_41;
    .scope S_0000010b30d78f20;
t_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d4d430_0, 0, 32;
T_82.0 ;
    %load/vec4 v0000010b30d4d430_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_82.1, 5;
    %load/vec4 v0000010b30d5bdf0_0;
    %load/vec4 v0000010b30d4d430_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d5bb70_0, 0, 1;
T_82.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d4d430_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d4d430_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %end;
    .scope S_0000010b30d7a9b0;
t_41 %join;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0000010b30d7f630;
T_83 ;
Ewait_23 .event/or E_0000010b30b698f0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0000010b30d9a660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %fork t_44, S_0000010b30d80760;
    %jmp t_43;
    .scope S_0000010b30d80760;
t_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d5cc50_0, 0, 32;
T_83.10 ;
    %load/vec4 v0000010b30d5cc50_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_83.11, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0000010b30d5cc50_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %ix/vec4/s 4;
    %store/vec4 v0000010b30d9c0a0_0, 4, 2;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d5cc50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d5cc50_0, 0, 32;
    %jmp T_83.10;
T_83.11 ;
    %end;
    .scope S_0000010b30d7f630;
t_43 %join;
    %jmp T_83.9;
T_83.0 ;
    %load/vec4 v0000010b30d9bce0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.1 ;
    %load/vec4 v0000010b30d9bce0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.2 ;
    %load/vec4 v0000010b30d9c6e0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.3 ;
    %load/vec4 v0000010b30d9a700_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.4 ;
    %load/vec4 v0000010b30d9a980_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.5 ;
    %load/vec4 v0000010b30d9b1a0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.6 ;
    %load/vec4 v0000010b30d9a7a0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.7 ;
    %load/vec4 v0000010b30d9bce0_0;
    %store/vec4 v0000010b30d9c0a0_0, 0, 54;
    %jmp T_83.9;
T_83.9 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000010b30d7f630;
T_84 ;
Ewait_24 .event/or E_0000010b30b69d70, E_0x0;
    %wait Ewait_24;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010b30d9b7e0_0, 0, 1;
    %fork t_46, S_0000010b30d808f0;
    %jmp t_45;
    .scope S_0000010b30d808f0;
t_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30d5c890_0, 0, 32;
T_84.0 ;
    %load/vec4 v0000010b30d5c890_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_84.1, 5;
    %load/vec4 v0000010b30d9c0a0_0;
    %load/vec4 v0000010b30d5c890_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %part/s 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_84.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30d9b7e0_0, 0, 1;
T_84.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30d5c890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30d5c890_0, 0, 32;
    %jmp T_84.0;
T_84.1 ;
    %end;
    .scope S_0000010b30d7f630;
t_45 %join;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000010b30d3b730;
T_85 ;
Ewait_25 .event/or E_0000010b30b67a30, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0000010b30e4d2b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0000010b30d92820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0000010b30dafa60_0;
    %store/vec4 v0000010b30e4bcd0_0, 0, 16;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0000010b30e4dad0_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.5, 8;
    %load/vec4 v0000010b30d920a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.5;
    %jmp/0xz  T_85.3, 8;
    %load/vec4 v0000010b30dae980_0;
    %store/vec4 v0000010b30e4bcd0_0, 0, 16;
    %jmp T_85.4;
T_85.3 ;
    %load/vec4 v0000010b30e4d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %load/vec4 v0000010b30e4cf90_0;
    %store/vec4 v0000010b30e4bcd0_0, 0, 16;
    %jmp T_85.7;
T_85.6 ;
    %load/vec4 v0000010b30e4c450_0;
    %store/vec4 v0000010b30e4bcd0_0, 0, 16;
T_85.7 ;
T_85.4 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000010b30d3b730;
T_86 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30e4d850_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0000010b30d90de0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_86.4, 9;
    %load/vec4 v0000010b30e4cbd0_0;
    %nor/r;
    %and;
T_86.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0000010b30e4bcd0_0;
    %assign/vec4 v0000010b30e4d850_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0000010b30d3b730;
T_87 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30e4be10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30e4c8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4b910_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0000010b30e4cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0000010b30e4d2b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_87.8, 8;
    %load/vec4 v0000010b30d92820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_87.8;
    %jmp/1 T_87.7, 8;
    %load/vec4 v0000010b30e4dad0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_87.7;
    %jmp/1 T_87.6, 8;
    %load/vec4 v0000010b30d920a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_87.6;
    %jmp/0xz  T_87.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30e4be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4b910_0, 0;
    %jmp T_87.5;
T_87.4 ;
    %load/vec4 v0000010b30e4beb0_0;
    %parti/s 18, 0, 2;
    %assign/vec4 v0000010b30e4be10_0, 0;
    %load/vec4 v0000010b30e4d850_0;
    %assign/vec4 v0000010b30e4c8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30e4b910_0, 0;
T_87.5 ;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0000010b30d3b730;
T_88 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30e4d7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30e4dcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bd70_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0000010b30e4cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0000010b30e4d2b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.8, 8;
    %load/vec4 v0000010b30d92820_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.8;
    %jmp/1 T_88.7, 8;
    %load/vec4 v0000010b30e4dad0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.7;
    %jmp/1 T_88.6, 8;
    %load/vec4 v0000010b30d920a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.6;
    %jmp/0xz  T_88.4, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30e4d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bd70_0, 0;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v0000010b30e4c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.9, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000010b30e4d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bd70_0, 0;
    %jmp T_88.10;
T_88.9 ;
    %load/vec4 v0000010b30e4beb0_0;
    %parti/s 18, 18, 6;
    %assign/vec4 v0000010b30e4d7b0_0, 0;
    %load/vec4 v0000010b30e4c450_0;
    %assign/vec4 v0000010b30e4dcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30e4bd70_0, 0;
T_88.10 ;
T_88.5 ;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0000010b30d3b730;
T_89 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d91e20_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d925a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d905c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d91b00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d92280_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000010b30d91880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d907a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d91c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d90160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bb90_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0000010b30e4cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d91c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bb90_0, 0;
    %jmp T_89.3;
T_89.2 ;
    %load/vec4 v0000010b30e4d8f0_0;
    %assign/vec4 v0000010b30d91e20_0, 0;
    %load/vec4 v0000010b30e4bff0_0;
    %assign/vec4 v0000010b30d925a0_0, 0;
    %load/vec4 v0000010b30dae3e0_0;
    %assign/vec4 v0000010b30d905c0_0, 0;
    %load/vec4 v0000010b30daf240_0;
    %assign/vec4 v0000010b30d91b00_0, 0;
    %load/vec4 v0000010b30daf420_0;
    %assign/vec4 v0000010b30d92280_0, 0;
    %load/vec4 v0000010b30daefc0_0;
    %assign/vec4 v0000010b30d91880_0, 0;
    %load/vec4 v0000010b30dafd80_0;
    %assign/vec4 v0000010b30d91d80_0, 0;
    %load/vec4 v0000010b30dae480_0;
    %assign/vec4 v0000010b30d91ec0_0, 0;
    %load/vec4 v0000010b30dae7a0_0;
    %assign/vec4 v0000010b30d90840_0, 0;
    %load/vec4 v0000010b30daf880_0;
    %assign/vec4 v0000010b30d907a0_0, 0;
    %load/vec4 v0000010b30daeac0_0;
    %assign/vec4 v0000010b30d90480_0, 0;
    %load/vec4 v0000010b30daff60_0;
    %assign/vec4 v0000010b30d91c40_0, 0;
    %load/vec4 v0000010b30e4d670_0;
    %assign/vec4 v0000010b30d92460_0, 0;
    %load/vec4 v0000010b30daeb60_0;
    %assign/vec4 v0000010b30d92820_0, 0;
    %load/vec4 v0000010b30e4c8b0_0;
    %assign/vec4 v0000010b30d90160_0, 0;
    %load/vec4 v0000010b30e4b910_0;
    %assign/vec4 v0000010b30e4bb90_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0000010b30d3b730;
T_90 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d921e0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d92640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d91a60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d923c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d90fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000010b30d916a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d90e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d920a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000010b30d91f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4c270_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0000010b30e4cbd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.4, 8;
    %load/vec4 v0000010b30e4c9f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.4;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010b30d90e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d920a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4c270_0, 0;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0000010b30e4c1d0_0;
    %assign/vec4 v0000010b30d921e0_0, 0;
    %load/vec4 v0000010b30e4c770_0;
    %assign/vec4 v0000010b30d92640_0, 0;
    %load/vec4 v0000010b30dae0c0_0;
    %assign/vec4 v0000010b30d91a60_0, 0;
    %load/vec4 v0000010b30daf2e0_0;
    %assign/vec4 v0000010b30d923c0_0, 0;
    %load/vec4 v0000010b30daf560_0;
    %assign/vec4 v0000010b30d90fc0_0, 0;
    %load/vec4 v0000010b30daede0_0;
    %assign/vec4 v0000010b30d916a0_0, 0;
    %load/vec4 v0000010b30daf1a0_0;
    %assign/vec4 v0000010b30d90b60_0, 0;
    %load/vec4 v0000010b30daee80_0;
    %assign/vec4 v0000010b30d92140_0, 0;
    %load/vec4 v0000010b30dafe20_0;
    %assign/vec4 v0000010b30d90a20_0, 0;
    %load/vec4 v0000010b30dae200_0;
    %assign/vec4 v0000010b30d90ac0_0, 0;
    %load/vec4 v0000010b30dafec0_0;
    %assign/vec4 v0000010b30d90520_0, 0;
    %load/vec4 v0000010b30dafce0_0;
    %assign/vec4 v0000010b30d90e80_0, 0;
    %load/vec4 v0000010b30e4c3b0_0;
    %assign/vec4 v0000010b30d91060_0, 0;
    %load/vec4 v0000010b30dae700_0;
    %assign/vec4 v0000010b30d920a0_0, 0;
    %load/vec4 v0000010b30e4dcb0_0;
    %assign/vec4 v0000010b30d91f60_0, 0;
    %load/vec4 v0000010b30e4bd70_0;
    %assign/vec4 v0000010b30e4c270_0, 0;
T_90.3 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0000010b30d3b730;
T_91 ;
Ewait_26 .event/or E_0000010b30b684b0, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0000010b30d900c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_91.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_91.1, 6;
    %load/vec4 v0000010b30d91e20_0;
    %store/vec4 v0000010b30dad620_0, 0, 54;
    %jmp T_91.3;
T_91.0 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad620_0, 0, 54;
    %jmp T_91.3;
T_91.1 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad620_0, 0, 54;
    %jmp T_91.3;
T_91.3 ;
    %pop/vec4 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0000010b30d3b730;
T_92 ;
Ewait_27 .event/or E_0000010b30b67830, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0000010b30d907a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0000010b30e4cb30_0;
    %replicate 25;
    %load/vec4 v0000010b30d92280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30dad6c0_0, 0, 54;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0000010b30d908e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_92.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_92.3, 6;
    %load/vec4 v0000010b30d925a0_0;
    %store/vec4 v0000010b30dad6c0_0, 0, 54;
    %jmp T_92.5;
T_92.2 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad6c0_0, 0, 54;
    %jmp T_92.5;
T_92.3 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad6c0_0, 0, 54;
    %jmp T_92.5;
T_92.5 ;
    %pop/vec4 1;
T_92.1 ;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0000010b30d3b730;
T_93 ;
Ewait_28 .event/or E_0000010b30b67630, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0000010b30d90d40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %load/vec4 v0000010b30d921e0_0;
    %store/vec4 v0000010b30dad760_0, 0, 54;
    %jmp T_93.3;
T_93.0 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad760_0, 0, 54;
    %jmp T_93.3;
T_93.1 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dad760_0, 0, 54;
    %jmp T_93.3;
T_93.3 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0000010b30d3b730;
T_94 ;
Ewait_29 .event/or E_0000010b30b677f0, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0000010b30d90ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v0000010b30e4cdb0_0;
    %replicate 25;
    %load/vec4 v0000010b30d90fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30dabaa0_0, 0, 54;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0000010b30d91560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %load/vec4 v0000010b30d92640_0;
    %store/vec4 v0000010b30dabaa0_0, 0, 54;
    %jmp T_94.5;
T_94.2 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dabaa0_0, 0, 54;
    %jmp T_94.5;
T_94.3 ;
    %load/vec4 v0000010b30e4baf0_0;
    %store/vec4 v0000010b30dabaa0_0, 0, 54;
    %jmp T_94.5;
T_94.5 ;
    %pop/vec4 1;
T_94.1 ;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0000010b30d3b730;
T_95 ;
Ewait_30 .event/or E_0000010b30b680b0, E_0x0;
    %wait Ewait_30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30e4d2b0_0, 0, 1;
    %load/vec4 v0000010b30d90480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0000010b30e4bb90_0;
    %and;
T_95.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0000010b30d91c40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30e4d2b0_0, 0, 1;
    %jmp T_95.7;
T_95.3 ;
    %load/vec4 v0000010b30daf600_0;
    %store/vec4 v0000010b30e4d2b0_0, 0, 1;
    %jmp T_95.7;
T_95.4 ;
    %load/vec4 v0000010b30daf600_0;
    %nor/r;
    %store/vec4 v0000010b30e4d2b0_0, 0, 1;
    %jmp T_95.7;
T_95.5 ;
    %load/vec4 v0000010b30dafb00_0;
    %store/vec4 v0000010b30e4d2b0_0, 0, 1;
    %jmp T_95.7;
T_95.7 ;
    %pop/vec4 1;
T_95.0 ;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0000010b30d3b730;
T_96 ;
Ewait_31 .event/or E_0000010b30b679f0, E_0x0;
    %wait Ewait_31;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30e4dad0_0, 0, 1;
    %load/vec4 v0000010b30d90520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0000010b30e4c270_0;
    %and;
T_96.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0000010b30d90e80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_96.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010b30e4dad0_0, 0, 1;
    %jmp T_96.7;
T_96.3 ;
    %load/vec4 v0000010b30daf9c0_0;
    %store/vec4 v0000010b30e4dad0_0, 0, 1;
    %jmp T_96.7;
T_96.4 ;
    %load/vec4 v0000010b30daf9c0_0;
    %nor/r;
    %store/vec4 v0000010b30e4dad0_0, 0, 1;
    %jmp T_96.7;
T_96.5 ;
    %load/vec4 v0000010b30dae5c0_0;
    %store/vec4 v0000010b30e4dad0_0, 0, 1;
    %jmp T_96.7;
T_96.7 ;
    %pop/vec4 1;
T_96.0 ;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0000010b30d3b730;
T_97 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30e4bf50_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0000010b30d91ec0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_97.2, 8;
    %load/vec4 v0000010b30d90840_0;
    %or;
T_97.2;
    %assign/vec4 v0000010b30e4bf50_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0000010b30d3b730;
T_98 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d917e0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d90340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d90200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d903e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90f20_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0000010b30dae840_0;
    %assign/vec4 v0000010b30d917e0_0, 0;
    %load/vec4 v0000010b30d91ec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.4, 9;
    %load/vec4 v0000010b30e4bb90_0;
    %and;
T_98.4;
    %flag_set/vec4 8;
    %jmp/0 T_98.2, 8;
    %load/vec4 v0000010b30d914c0_0;
    %jmp/1 T_98.3, 8;
T_98.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_98.3, 8;
 ; End of false expr.
    %blend;
T_98.3;
    %assign/vec4 v0000010b30d90340_0, 0;
    %load/vec4 v0000010b30d905c0_0;
    %assign/vec4 v0000010b30d90200_0, 0;
    %load/vec4 v0000010b30d91d80_0;
    %assign/vec4 v0000010b30d90c00_0, 0;
    %load/vec4 v0000010b30d91ec0_0;
    %assign/vec4 v0000010b30d903e0_0, 0;
    %load/vec4 v0000010b30e4bb90_0;
    %assign/vec4 v0000010b30d90f20_0, 0;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0000010b30d3b730;
T_99 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d912e0_0, 0;
    %pushi/vec4 0, 0, 54;
    %assign/vec4 v0000010b30d926e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000010b30d91420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d91600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d90980_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0000010b30daed40_0;
    %assign/vec4 v0000010b30d912e0_0, 0;
    %load/vec4 v0000010b30d92140_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_99.5, 10;
    %load/vec4 v0000010b30e4c270_0;
    %and;
T_99.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_99.4, 9;
    %load/vec4 v0000010b30d91ec0_0;
    %nor/r;
    %and;
T_99.4;
    %flag_set/vec4 8;
    %jmp/0 T_99.2, 8;
    %load/vec4 v0000010b30d914c0_0;
    %jmp/1 T_99.3, 8;
T_99.2 ; End of true expr.
    %pushi/vec4 0, 0, 54;
    %jmp/0 T_99.3, 8;
 ; End of false expr.
    %blend;
T_99.3;
    %assign/vec4 v0000010b30d926e0_0, 0;
    %load/vec4 v0000010b30d91a60_0;
    %assign/vec4 v0000010b30d91420_0, 0;
    %load/vec4 v0000010b30d90b60_0;
    %assign/vec4 v0000010b30d91740_0, 0;
    %load/vec4 v0000010b30d92140_0;
    %assign/vec4 v0000010b30d91600_0, 0;
    %load/vec4 v0000010b30e4c270_0;
    %assign/vec4 v0000010b30d90980_0, 0;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0000010b30d3b730;
T_100 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010b30d92780_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0000010b30dae160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_100.5, 9;
    %load/vec4 v0000010b30e4b910_0;
    %and;
T_100.5;
    %flag_set/vec4 8;
    %jmp/1 T_100.4, 8;
    %load/vec4 v0000010b30daf100_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_100.6, 10;
    %load/vec4 v0000010b30e4bd70_0;
    %and;
T_100.6;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_100.4;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010b30d92780_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000010b30d3b730;
T_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30daf7e0_0, 0, 32;
    %end;
    .thread T_101;
    .scope S_0000010b30d3b730;
T_102 ;
    %wait E_0000010b30b6a870;
    %load/vec4 v0000010b30e4c590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000010b30daf7e0_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0000010b30d92780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0000010b30daf7e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000010b30daf7e0_0, 0;
    %alloc S_0000010b3069e910;
    %pushi/vec4 0, 0, 38;
    %load/vec4 v0000010b30e4d850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000010b30c58520_0, 0, 54;
    %callf/vec4 TD_ternary_pkg.ternary_to_bin, S_0000010b3069e910;
    %free S_0000010b3069e910;
    %vpi_call/w 5 870 "$display", "[Cycle %0d] PC=%0d IPC=%0d ValidA=%b ValidB=%b", v0000010b30daf7e0_0, S<0,vec4,s32>, v0000010b30e4cd10_0, v0000010b30e4b910_0, v0000010b30e4bd70_0 {1 0 0};
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0000010b30db6040;
T_103 ;
Ewait_32 .event/or E_0000010b30b6b370, E_0x0;
    %wait Ewait_32;
    %fork t_48, S_0000010b30db6cc0;
    %jmp t_47;
    .scope S_0000010b30db6cc0;
t_48 ;
    %alloc S_0000010b30db7490;
    %load/vec4 v0000010b30e4fdd0_0;
    %store/vec4 v0000010b30e4d490_0, 0, 16;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit8_to_int, S_0000010b30db7490;
    %free S_0000010b30db7490;
    %store/vec4 v0000010b30e4d030_0, 0, 32;
    %load/vec4 v0000010b30e4d030_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_103.2, 5;
    %load/vec4 v0000010b30e4d030_0;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_103.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %ix/getv/s 4, v0000010b30e4d030_0;
    %load/vec4a v0000010b30e4f6f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30e4fe70_0, 4, 18;
    %jmp T_103.1;
T_103.0 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30e4fe70_0, 4, 18;
T_103.1 ;
    %load/vec4 v0000010b30e4d030_0;
    %addi 1, 0, 32;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_103.5, 5;
    %load/vec4 v0000010b30e4d030_0;
    %addi 1, 0, 32;
    %cmpi/s 243, 0, 32;
    %flag_get/vec4 5;
    %and;
T_103.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.3, 8;
    %load/vec4 v0000010b30e4d030_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0000010b30e4f6f0, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30e4fe70_0, 4, 18;
    %jmp T_103.4;
T_103.3 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000010b30e4fe70_0, 4, 18;
T_103.4 ;
    %end;
    .scope S_0000010b30db6040;
t_47 %join;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0000010b30db6040;
T_104 ;
Ewait_33 .event/or E_0000010b30b6ac30, E_0x0;
    %wait Ewait_33;
    %fork t_50, S_0000010b30db6b30;
    %jmp t_49;
    .scope S_0000010b30db6b30;
t_50 ;
    %alloc S_0000010b30db6fe0;
    %load/vec4 v0000010b30e4ed90_0;
    %store/vec4 v0000010b30e4eb10_0, 0, 18;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit9_to_int, S_0000010b30db6fe0;
    %free S_0000010b30db6fe0;
    %store/vec4 v0000010b30e4d0d0_0, 0, 32;
    %load/vec4 v0000010b30e4d0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_104.2, 5;
    %load/vec4 v0000010b30e4d0d0_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_104.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %ix/getv/s 4, v0000010b30e4d0d0_0;
    %load/vec4a v0000010b30e4e110, 4;
    %store/vec4 v0000010b30e50870_0, 0, 54;
    %jmp T_104.1;
T_104.0 ;
    %pushi/vec4 0, 0, 54;
    %store/vec4 v0000010b30e50870_0, 0, 54;
T_104.1 ;
    %end;
    .scope S_0000010b30db6040;
t_49 %join;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0000010b30db6040;
T_105 ;
    %wait E_0000010b30b6b230;
    %load/vec4 v0000010b30e4fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %fork t_52, S_0000010b30db7c60;
    %jmp t_51;
    .scope S_0000010b30db7c60;
t_52 ;
    %alloc S_0000010b30db6fe0;
    %load/vec4 v0000010b30e4ed90_0;
    %store/vec4 v0000010b30e4eb10_0, 0, 18;
    %callf/vec4 TD_ternary_cpu_system.u_memory.trit9_to_int, S_0000010b30db6fe0;
    %free S_0000010b30db6fe0;
    %store/vec4 v0000010b30e4dd50_0, 0, 32;
    %load/vec4 v0000010b30e4dd50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_105.4, 5;
    %load/vec4 v0000010b30e4dd50_0;
    %cmpi/s 729, 0, 32;
    %flag_get/vec4 5;
    %and;
T_105.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0000010b30e4e250_0;
    %ix/getv/s 3, v0000010b30e4dd50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000010b30e4e110, 0, 4;
T_105.2 ;
    %end;
    .scope S_0000010b30db6040;
t_51 %join;
T_105.0 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000010b30db6040;
T_106 ;
    %fork t_54, S_0000010b30db64f0;
    %jmp t_53;
    .scope S_0000010b30db64f0;
t_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4db70_0, 0, 32;
T_106.0 ;
    %load/vec4 v0000010b30e4db70_0;
    %cmpi/s 243, 0, 32;
    %jmp/0xz T_106.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0000010b30e4db70_0;
    %store/vec4a v0000010b30e4f6f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30e4db70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4db70_0, 0, 32;
    %jmp T_106.0;
T_106.1 ;
    %end;
    .scope S_0000010b30db6040;
t_53 %join;
    %fork t_56, S_0000010b30db69a0;
    %jmp t_55;
    .scope S_0000010b30db69a0;
t_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000010b30e4dc10_0, 0, 32;
T_106.2 ;
    %load/vec4 v0000010b30e4dc10_0;
    %cmpi/s 729, 0, 32;
    %jmp/0xz T_106.3, 5;
    %pushi/vec4 0, 0, 54;
    %ix/getv/s 4, v0000010b30e4dc10_0;
    %store/vec4a v0000010b30e4e110, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000010b30e4dc10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000010b30e4dc10_0, 0, 32;
    %jmp T_106.2;
T_106.3 ;
    %end;
    .scope S_0000010b30db6040;
t_55 %join;
    %end;
    .thread T_106;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/ternary_pkg.sv";
    "./tb/tb_ternary_cpu.sv";
    "./rtl/ternary_cpu.sv";
    "./rtl/ternary_adder_8trit_cla.sv";
    "./rtl/ternary_adder.sv";
    "./rtl/btfa.sv";
    "./rtl/ternary_alu.sv";
    "./rtl/btisa_decoder.sv";
    "./rtl/ternary_forward_unit.sv";
    "./rtl/ternary_hazard_unit.sv";
    "./rtl/ternary_branch_predictor.sv";
    "./rtl/ternary_regfile.sv";
    "./rtl/ternary_cpu_system.sv";
    "./rtl/ternary_memory.sv";
