Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: K-2015.06-SP1
Date   : Sat Nov 24 13:48:33 2018
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: index_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: index_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  index_reg[0]/CK (DFF_X2)               0.0000     0.0000 r
  index_reg[0]/QN (DFF_X2)               0.0566     0.0566 f
  U2284/ZN (AOI22_X2)                    0.0205     0.0771 r
  U2469/ZN (INV_X4)                      0.0055     0.0826 f
  index_reg[0]/D (DFF_X2)                0.0000     0.0826 f
  data arrival time                                 0.0826

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  index_reg[0]/CK (DFF_X2)               0.0000     0.0500 r
  library hold time                      0.0007     0.0507
  data required time                                0.0507
  -----------------------------------------------------------
  data required time                                0.0507
  data arrival time                                -0.0826
  -----------------------------------------------------------
  slack (MET)                                       0.0320


1
