DMAENGINE_ALIGN_64_BYTES	,	V_203
XGENE_DMA_RING_ID	,	V_131
xgene_chan_xfer_request	,	F_40
"%s\n"	,	L_6
"Failed to get efuse csr region\n"	,	L_38
XGENE_DMA_RING_WQ_DESC_SIZE	,	V_127
list_splice_tail_init	,	F_19
XGENE_DMA_RING_ID_SETUP	,	F_90
XGENE_DMA_RING_ID_GET	,	F_102
dev	,	V_81
scf	,	V_48
XGENE_DMA_BUFNUM	,	V_152
dchan	,	V_79
async_tx_ack	,	F_60
DMA_XOR	,	V_193
FLYBY_3SRC_XOR	,	V_14
unlikely	,	F_14
XGENE_DMA_RING_ID_BUF_SETUP	,	F_91
XGENE_DMA_RING_INT1_MASK	,	V_158
XGENE_DMA_RING_ADDRH_SET	,	F_88
size	,	V_126
rx_ring	,	V_74
pr_err	,	F_9
src_sg	,	V_87
""	,	L_28
xgene_dma_init_async	,	F_140
xgene_dma_prep_xor	,	F_63
ld_pending	,	V_55
XGENE_DMA_RING_TYPE_SET	,	F_80
usleep_range	,	F_121
XGENE_DMA_CH_SETUP	,	F_108
XGENE_DMA_RING_CFG_SIZE_2KB	,	V_143
EBUSY	,	V_96
chan_dbg	,	F_23
XGENE_DMA_MAX_CHANNEL	,	V_154
"Failed to ioremap ring cmd csr region"	,	L_37
i	,	V_42
irq	,	V_108
j	,	V_153
xgene_dma_free_chan_resources	,	F_54
dma_async_device_register	,	F_137
ioread32	,	F_2
xgene_dma_clean_descriptor	,	F_21
xgene_dma_set_caps	,	F_129
XGENE_DMA_REV_NO_RD	,	F_117
platform_device	,	V_210
xgene_dma_create_ring_one	,	F_101
csr_ring_cmd	,	V_138
dma_zalloc_coherent	,	F_103
XGENE_DMA_RING_DST_ID	,	F_105
xgene_dma_request_irqs	,	F_123
pq_align	,	V_206
XGENE_DMA_RING_TYPE_REGULAR	,	V_128
xgene_dma_clean_completed_descriptor	,	F_30
XGENE_DMA_ENABLE	,	F_109
int_mask	,	V_112
XGENE_DMA_DESC_IN_BIT	,	V_29
cmd_base	,	V_137
ret	,	V_148
res	,	V_213
disable_irq_nosync	,	F_72
XGENE_DMA_RING_INT4_MASK	,	V_161
dma_pool_create	,	F_52
xgene_dma_invalidate_buffer	,	F_7
iowrite32	,	F_41
list	,	V_83
XGENE_DMA_XOR_CHANNEL	,	V_194
XGENE_DMA_BUS_ID_RD	,	F_118
"Failed to register Rx IRQ %d\n"	,	L_24
dma_async_tx_descriptor	,	V_49
slots	,	V_68
XGENE_DMA_DESC_DR_BIT	,	V_44
"dmachan%d"	,	L_31
dma_pool_destroy	,	F_55
sg_dma_address	,	F_59
platform_get_resource	,	F_145
dma_cookie_status	,	F_67
xgene_dma_init_rings	,	F_106
dma_cookie_complete	,	F_34
XGENE_DMA_FLAG_64B_DESC	,	V_47
dma_pool_zalloc	,	F_26
xgene_dma_prep_cpy_desc	,	F_11
_desc_sw	,	V_71
XGENE_DMA_RING_THRESLD1_SET1	,	V_177
tasklet_init	,	F_135
XGENE_DMA_RING_COHERENT_SET	,	F_86
XGENE_DMA_DESC_STATUS	,	F_47
dma_has_cap	,	F_132
xgene_dma_run_tx_complete_actions	,	F_33
list_del	,	F_22
xgene_dma_ring	,	V_64
XGENE_DMA_RING_RECOMTIMEOUTL_SET	,	F_82
xgene_dma_ring_cfgsize	,	V_141
XGENE_DMA_16K_BUFFER_LEN_CODE	,	V_10
to_dma_desc_sw	,	F_16
owner	,	V_129
dma_tx_state	,	V_104
cap_mask	,	V_189
XGENE_DMA_DESC_BUFLEN_POS	,	V_9
spin_unlock_bh	,	F_20
XGENE_DMA_IPBRR	,	V_167
DMA_BIT_MASK	,	F_158
async_tx_test_ack	,	F_32
err_request_irq	,	V_221
dma_cookie_assign	,	F_18
xgene_dma_err_isr	,	F_74
ENOMEM	,	V_82
xgene_dma_alloc_chan_resources	,	F_51
_src	,	V_100
XGENE_DMA_RING_INT0_MASK	,	V_157
dmaengine_desc_get_callback_invoke	,	F_36
lock	,	V_53
XGENE_DMA_MAX_XOR_SRC	,	V_98
id	,	V_109
FLYBY_4SRC_XOR	,	V_15
clk	,	V_218
cookie	,	V_51
list_for_each_entry_safe	,	F_31
"dma_error"	,	L_22
dst_avail	,	V_91
IRQ_HANDLED	,	V_111
XGENE_DMA_RING_STATE	,	V_119
list_move_tail	,	F_44
max_pq	,	V_205
xgene_dma_desc_hw	,	V_21
csr_ring	,	V_118
xgene_dma_prep_xor_desc	,	F_12
cmd	,	V_70
dma_dev	,	V_188
XGENE_DMA_INT_MASK_SHIFT	,	V_115
XGENE_DMA_RING_ID_BUF	,	V_132
XGENE_DMA_RING_NUM	,	V_139
status	,	V_76
XGENE_DMA_MAX_BYTE_CNT	,	V_8
xgene_dma_prep_sg	,	F_56
list_add_tail	,	F_39
max_xor	,	V_201
desc_pool	,	V_57
dma_descriptor_unmap	,	F_35
XGENE_DMA_RING_CLKEN	,	V_168
u16	,	T_7
err_irq	,	V_185
sg_next	,	F_61
XGENE_DMA_RING_THRESLD1_SET1_VAL	,	V_176
XGENE_DMA_RING_THRESLD0_SET1	,	V_175
m0	,	V_25
m1	,	V_24
m2	,	V_27
"No pending LDs\n"	,	L_5
is_pq_enabled	,	F_1
m3	,	V_26
"LD %p allocated\n"	,	L_4
xgene_dma_disable	,	F_110
XGENE_SOC_JTAG1_SHADOW	,	V_5
xgene_dma_delete_chan_rings	,	F_100
device_prep_dma_xor	,	V_200
XGENE_DMA_RING_STATE_WR_BASE	,	V_122
_len	,	V_99
dma_free_coherent	,	F_99
tx_ring	,	V_43
xgene_dma_async_unregister	,	F_142
size_t	,	T_3
"%s: CAPABILITY ( %s%s%s)\n"	,	L_26
XGENE_DMA_BLK_MEM_RDY	,	V_183
desc_vaddr	,	V_147
pdev	,	V_211
xgene_dma_init_ring_mngr	,	F_120
xgene_dma_alloc_descriptor	,	F_25
u32	,	T_1
xgene_chan_xfer_ld_pending	,	F_42
"XOR "	,	L_29
XGENE_DMA_RING_CFG_SIZE_512KB	,	V_146
tasklet_schedule	,	F_73
new	,	V_90
xgene_dma_clear_ring	,	F_93
"Failed to release ring mngr memory from shutdown\n"	,	L_20
xgene_dma_set_ring_cmd	,	F_95
XGENE_DMA_DEV_ID_RD	,	F_119
XGENE_DMA_RING_RECOMBBUF_SET	,	F_81
irq_clear_status_flags	,	F_127
XGENE_DMA_RING_BLK_MEM_RDY_VAL	,	V_172
xgene_dma_prep_pq	,	F_64
XGENE_DMA_DESC_C_BIT	,	V_32
desc_hw	,	V_66
"Rx ring id 0x%X num %d desc 0x%p\n"	,	L_16
dma_cookie_init	,	F_136
"Failed to get ring cmd csr region\n"	,	L_36
dma_cap_zero	,	F_130
platform_set_drvdata	,	F_151
XGENE_DMA_RING_BLK_MEM_RDY	,	V_171
devm_kzalloc	,	F_150
platform_get_drvdata	,	F_161
dst	,	V_38
ENXIO	,	V_215
irq_set_status_flags	,	F_125
XGENE_DMA_RING_CONFIG	,	V_181
xgene_dma_tx_submit	,	F_13
XGENE_DMA_RING_CMD_SM_OFFSET	,	V_217
head	,	V_67
dma_cap_set	,	F_131
flyby_type	,	V_12
"SGCPY "	,	L_27
xgene_dma_set_src_buffer	,	F_5
"Failed to get clk\n"	,	L_42
XGENE_DMA_RING_INT2_MASK	,	V_159
xgene_dma_cleanup_descriptors	,	F_45
src	,	V_39
XGENE_DMA_RING_CFG_SIZE_64KB	,	V_145
"Failed to ioremap csr region"	,	L_33
sg_dma_len	,	F_57
XGENE_DMA_DESC_ELERR_RD	,	F_48
nbytes	,	V_19
u64	,	T_2
xgene_dma_get_resources	,	F_144
XGENE_DMA_RING_NE_INT_MODE	,	V_134
xgene_dma_tx_status	,	F_66
spin_lock_bh	,	F_17
devm_request_irq	,	F_124
IS_ERR	,	F_153
spin_lock_init	,	F_134
XGENE_DMA_PQ_DISABLE_MASK	,	V_6
ring	,	V_65
dma_addr_t	,	T_6
xgene_dma_enable	,	F_107
XGENE_DMA_RING_HYSTERESIS_VAL	,	V_178
err_async_init	,	V_222
len	,	V_7
"Failed to allocate ring desc\n"	,	L_15
ext8	,	V_17
desc_sw	,	V_37
_desc	,	V_62
state	,	V_121
FLYBY_5SRC_XOR	,	V_16
dst_sg	,	V_85
XGENE_DMA_DESC_EMPTY_SIGNATURE	,	V_77
"Invalid dma descriptor index\n"	,	L_1
"X-Gene DMA TX DESC2: "	,	L_8
tasklet	,	V_110
buf_num	,	V_135
ACPI_COMPANION	,	F_154
node	,	V_56
paddr	,	V_18
xgene_dma_encode_len	,	F_3
cpu_to_le64	,	F_6
GFP_KERNEL	,	V_150
device	,	V_207
dma_async_device_unregister	,	F_141
xgene_dma_delete_ring_one	,	F_98
xgene_dma_free_irqs	,	F_128
XGENE_DMA_INVALID_LEN_CODE	,	V_20
"Free all resources\n"	,	L_12
XGENE_DMA_BLK_MEM_RDY_VAL	,	V_184
device_node	,	V_209
xgene_dma_init_mem	,	F_122
XGENE_DMA_RING_INT3_MASK	,	V_160
xgene_dma_encode_xor_flyby	,	F_4
device_issue_pending	,	V_197
list_splice	,	F_62
XGENE_DMA_RING_SELTHRSH_SET	,	F_84
xgene_dma_err	,	V_116
src_nents	,	V_88
__le64	,	T_5
le64_to_cpu	,	F_46
XGENE_DMA_RING_OWNER_CPU	,	V_133
scatterlist	,	V_84
u8	,	T_4
XGENE_DMA_RING_ADDRL_SET	,	F_87
desc_paddr	,	V_125
XGENE_DMA_RING_ACCEPTLERR_SET	,	F_85
xgene_dma_desc_sw	,	V_36
XGENE_DMA_INT_ALL_UNMASK	,	V_163
desc1	,	V_40
desc2	,	V_41
XGENE_DMA_DISABLE	,	F_111
tasklet_kill	,	F_138
XGENE_DMA_DESC_RTYPE_POS	,	V_31
xgene_dma_free_desc_list	,	F_53
"Failed to allocate descriptor pool\n"	,	L_10
ring_id	,	V_136
"Failed to enable clk %d\n"	,	L_43
XGENE_DMA_PQ_CHANNEL	,	V_191
csr_dma	,	V_113
"Tx ring id 0x%X num %d desc 0x%p\n"	,	L_17
tx	,	V_50
"Failed to allocate LDs\n"	,	L_3
INIT_LIST_HEAD	,	F_28
"Failed to ioremap ring csr region"	,	L_35
err_dma_mask	,	V_220
xgene_dma_probe	,	F_149
cfgsize	,	V_130
XGENE_DMA_RING_RECOMTIMEOUTH_SET	,	F_83
platform_get_irq	,	F_148
XGENE_DMA_GCR	,	V_155
xgene_dma_init_hw	,	F_114
XGENE_DMA_DESC_NV_BIT	,	V_45
XGENE_DMA_RING_HYSTERESIS	,	V_179
XGENE_DMA_RING_SRST	,	V_169
XGENE_DMA_ASSOC_RING_MNGR1	,	V_164
XGENE_DMA_INT_ALL_MASK	,	V_156
DMA_PQ	,	V_192
XGENE_DMA_RING_OWNER_DMA	,	V_30
channels	,	V_208
xgene_dma	,	V_1
ring_num	,	V_149
to_dma_chan	,	F_15
device_prep_dma_pq	,	V_204
name	,	V_80
pdma	,	V_2
idx	,	V_23
XGENE_DMA_RING_SIZE_SET	,	F_89
desc	,	V_22
device_prep_dma_sg	,	V_199
xgene_dma_init_channels	,	F_143
xor_align	,	V_202
xgene_dma_desc_err	,	V_78
BUG_ON	,	F_71
pending	,	V_69
"X-Gene DMA v%d.%02d.%02d driver registered %d channels"	,	L_19
dev_err	,	F_76
xgene_dma_create_chan_rings	,	F_104
dst_nents	,	V_86
dma_chan	,	V_61
XGENE_DMA_CFG_RING_WQ_ASSOC	,	V_165
device_free_chan_resources	,	V_196
dma_chan_name	,	F_139
XGENE_DMA_RING_NE_INT_MODE_RESET	,	F_94
"PQ "	,	L_30
devm_clk_get	,	F_152
tx_submit	,	V_60
start	,	V_216
"Allocate descripto pool\n"	,	L_11
clk_disable_unprepare	,	F_159
device_alloc_chan_resources	,	V_195
"Failed to ioremap efuse csr region"	,	L_39
XGENE_DMA_RING_NUM_CONFIG	,	V_120
max_outstanding	,	V_72
list_empty	,	F_43
dev_info	,	F_116
multi	,	V_97
xgene_dma_lookup_ext8	,	F_8
xgene_dma_mask_interrupts	,	F_112
xgene_dma_issue_pending	,	F_65
xgene_dma_async_register	,	F_133
xgene_dma_get_ring_size	,	F_97
FLYBY_2SRC_XOR	,	V_13
"PQ is disabled in HW\n"	,	L_18
"X-Gene DMA RX ERR DESC: "	,	L_9
src_cnt	,	V_11
GFP_NOWAIT	,	V_59
device_tx_status	,	V_198
xgene_dma_setup_ring	,	F_79
val	,	V_3
"No usable DMA configuration\n"	,	L_44
phys	,	V_58
txstate	,	V_105
fail	,	V_95
XGENE_DMA_MAX_64B_DESC_BYTE_CNT	,	V_93
dst_ring_num	,	V_28
XGENE_DMA_RING_NE_INT_MODE_SET	,	F_92
XGENE_DMA_RING_CFG_SIZE_512B	,	V_142
ENODEV	,	V_173
flags	,	V_46
dma_async_tx_descriptor_init	,	F_29
ld_running	,	V_73
xgene_dma_tasklet_cb	,	F_68
"Failed to register error IRQ %d\n"	,	L_23
for_each_set_bit	,	F_75
clk_prepare_enable	,	F_156
err_clk_enable	,	V_219
src_avail	,	V_92
DMA_PREP_PQ_DISABLE_Q	,	V_102
DMA_PREP_PQ_DISABLE_P	,	V_101
XGENE_DMA_RING_CMD_BASE_OFFSET	,	F_96
EINVAL	,	V_52
enable_irq	,	F_69
XGENE_DMA_DESC_LERR_RD	,	F_49
fetch	,	V_94
dma_status	,	V_103
XGENE_DMA_RING_MEM_RAM_SHUTDOWN	,	V_170
chan	,	V_35
dma_device	,	V_187
dma_set_mask_and_coherent	,	F_157
first	,	V_89
DMA_SG	,	V_190
"Failed to register async device %d"	,	L_25
"Failed to get csr region\n"	,	L_32
data	,	V_106
dma_run_dependencies	,	F_37
num	,	V_117
xgene_dma_wr_ring_state	,	F_77
XGENE_DMA_RING_CFG_SIZE_16KB	,	V_144
ring_cfg	,	V_123
"Failed to get ring csr region\n"	,	L_34
"Failed to release DMA memory from shutdown\n"	,	L_21
XGENE_DMA_DESC_DUMP	,	F_50
XGENE_DMA_CPU_BUFNUM	,	V_151
XGENE_DMA_INT_MASK	,	V_162
"LD %p free\n"	,	L_2
dma_cookie_t	,	T_8
chan_err	,	F_27
resource	,	V_212
"Failed to get Rx IRQ\n"	,	L_41
"Unsupported cfg ring size %d\n"	,	L_14
xgene_dma_clr_ring_state	,	F_78
XGENE_DMA_RAID6_MULTI_CTRL	,	F_115
ld_completed	,	V_63
PTR_ERR	,	F_155
"Failed to get Error IRQ\n"	,	L_40
XGENE_DMA_INT	,	V_114
XGENE_DMA_RAID6_CONT	,	V_166
XGENE_DMA_RING_ENABLE	,	V_180
rx_irq	,	V_107
"Interrupt status 0x%08X %s\n"	,	L_13
XGENE_DMA_MEM_RAM_SHUTDOWN	,	V_182
csr_efuse	,	V_4
XGENE_DMA_RING_CMD_OFFSET	,	V_140
XGENE_DMA_RING_THRESLD0_SET1_VAL	,	V_174
"X-Gene DMA TX DESC1: "	,	L_7
xgene_dma_unmask_interrupts	,	F_113
devm_free_irq	,	F_126
xgene_dma_remove	,	F_160
IRQ_DISABLE_UNLAZY	,	V_186
addr	,	V_124
IORESOURCE_MEM	,	V_214
xgene_dma_init_desc	,	F_10
list_head	,	V_75
devm_ioremap	,	F_146
irqreturn_t	,	T_9
xgene_dma_chan_ring_isr	,	F_70
resource_size	,	F_147
XGENE_DMA_DESC_HOENQ_NUM_POS	,	V_33
min_t	,	F_58
xgene_dma_clean_running_descriptor	,	F_38
tx_list	,	V_54
xgene_dma_chan	,	V_34
dma_pool_free	,	F_24
