

================================================================
== Vivado HLS Report for 'apply'
================================================================
* Date:           Sun Jan  6 01:21:09 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        project_filters
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  242|  242|  242|  242|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- sum     |  164|  164|         4|          -|          -|    41|    no    |
        |- shift   |   76|   76|         2|          -|          -|    38|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    185|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|     80|    104|
|Memory           |        0|      -|     32|     10|
|Multiplexer      |        -|      -|      -|    110|
|Register         |        -|      -|    147|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    259|    409|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E| FF | LUT |
    +----------------------+--------------------+---------+-------+----+-----+
    |apply_fir_io_s_axi_U  |apply_fir_io_s_axi  |        0|      0|  80|  104|
    +----------------------+--------------------+---------+-------+----+-----+
    |Total                 |                    |        0|      0|  80|  104|
    +----------------------+--------------------+---------+-------+----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |apply_mul_mul_18nbkb_U1  |apply_mul_mul_18nbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------+------------+---------+----+----+------+-----+------+-------------+
    | Memory |   Module   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------+---------+----+----+------+-----+------+-------------+
    |hist_U  |apply_hist  |        0|  32|  10|    40|   16|     1|          640|
    +--------+------------+---------+----+----+------+-----+------+-------------+
    |Total   |            |        0|  32|  10|    40|   16|     1|          640|
    +--------+------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_160_p2       |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_255_p2       |     +    |      0|  0|  15|           6|           2|
    |tmp_fu_243_p2       |     +    |      0|  0|  23|          16|          16|
    |neg_mul_fu_191_p2   |     -    |      0|  0|  40|           1|          33|
    |neg_ti_fu_230_p2    |     -    |      0|  0|  23|           1|          16|
    |tmp_2_fu_166_p2     |     -    |      0|  0|  15|           6|           6|
    |exitcond_fu_154_p2  |   icmp   |      0|  0|  11|           6|           6|
    |tmp_9_fu_249_p2     |   icmp   |      0|  0|  11|           6|           1|
    |tmp_4_fu_236_p3     |  select  |      0|  0|  16|           1|          16|
    |tmp_7_fu_223_p3     |  select  |      0|  0|  16|           1|          16|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 185|          50|         113|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |hist_address0  |  27|          5|    6|         30|
    |hist_d0        |  15|          3|   16|         48|
    |i_reg_131      |   9|          2|    6|         12|
    |j_reg_142      |   9|          2|    6|         12|
    |tmp1_reg_118   |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          | 110|         22|   51|        142|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   7|   0|    7|          0|
    |hist_load_reg_296  |  16|   0|   16|          0|
    |i_1_reg_286        |   6|   0|    6|          0|
    |i_reg_131          |   6|   0|    6|          0|
    |j_1_reg_325        |   6|   0|    6|          0|
    |j_reg_142          |   6|   0|    6|          0|
    |mul_reg_307        |  34|   0|   34|          0|
    |tmp1_reg_118       |  16|   0|   16|          0|
    |tmp_10_reg_301     |   1|   0|    1|          0|
    |tmp_8_reg_312      |  33|   0|   33|          0|
    |x_read_reg_278     |  16|   0|   16|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 147|   0|  147|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWADDR   |  in |    5|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WVALID   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WREADY   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WDATA    |  in |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WSTRB    |  in |    4|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARADDR   |  in |    5|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RDATA    | out |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |     apply    | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |     apply    | return value |
|interrupt             | out |    1| ap_ctrl_hs |     apply    | return value |
+----------------------+-----+-----+------------+--------------+--------------+

