// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Tue Apr  9 09:38:59 2024
// Host        : weslie running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ exdes_vid_phy_controller_0_sim_netlist.v
// Design      : exdes_vid_phy_controller_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0,exdes_vid_phy_controller_0_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "exdes_vid_phy_controller_0_top,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    mgtrefclk0_pad_p_in,
    mgtrefclk0_pad_n_in,
    phy_txn_out,
    phy_txp_out,
    txoutclk,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    irq,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tready,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    drpclk);
  input tx_refclk_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk, FREQ_HZ 297000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk, INSERT_VIP 0" *) output tx_tmds_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_video_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_video_clk, FREQ_HZ 297000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_tx_video_clk, INSERT_VIP 0" *) output tx_video_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk_p CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk_p, INSERT_VIP 0" *) output tx_tmds_clk_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk_n CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk_n, INSERT_VIP 0" *) output tx_tmds_clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk0_pad_p_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk0_pad_p_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input mgtrefclk0_pad_p_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk0_pad_n_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk0_pad_n_in, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input mgtrefclk0_pad_n_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  output txoutclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_tx_axi4s_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_CLK, ASSOCIATED_BUSIF vid_phy_tx_axi4s_ch0:vid_phy_tx_axi4s_ch1:vid_phy_tx_axi4s_ch2:vid_phy_tx_axi4s_ch3, ASSOCIATED_RESET vid_phy_tx_axi4s_aresetn, FREQ_HZ 148500000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, INSERT_VIP 0" *) input vid_phy_tx_axi4s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_tx_axi4s_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_tx_axi4s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TVALID" *) input vid_phy_tx_axi4s_ch0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch0, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) output vid_phy_tx_axi4s_ch0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TVALID" *) input vid_phy_tx_axi4s_ch1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch1, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) output vid_phy_tx_axi4s_ch1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch2_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TVALID" *) input vid_phy_tx_axi4s_ch2_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch2, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.0, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef, INSERT_VIP 0" *) output vid_phy_tx_axi4s_ch2_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_sb_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_CLK, ASSOCIATED_BUSIF vid_phy_control_sb_tx:vid_phy_status_sb_tx:vid_phy_control_sb_rx:vid_phy_status_sb_rx, ASSOCIATED_RESET vid_phy_sb_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, INSERT_VIP 0" *) input vid_phy_sb_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_sb_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_sb_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TDATA" *) output [1:0]vid_phy_status_sb_tx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TVALID" *) output vid_phy_status_sb_tx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_status_sb_tx, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 0, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input vid_phy_status_sb_tx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWADDR" *) input [9:0]vid_phy_axi4lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWPROT" *) input [2:0]vid_phy_axi4lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWVALID" *) input vid_phy_axi4lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWREADY" *) output vid_phy_axi4lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WDATA" *) input [31:0]vid_phy_axi4lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WSTRB" *) input [3:0]vid_phy_axi4lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WVALID" *) input vid_phy_axi4lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WREADY" *) output vid_phy_axi4lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BRESP" *) output [1:0]vid_phy_axi4lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BVALID" *) output vid_phy_axi4lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BREADY" *) input vid_phy_axi4lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARADDR" *) input [9:0]vid_phy_axi4lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARPROT" *) input [2:0]vid_phy_axi4lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARVALID" *) input vid_phy_axi4lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARREADY" *) output vid_phy_axi4lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RDATA" *) output [31:0]vid_phy_axi4lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RRESP" *) output [1:0]vid_phy_axi4lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RVALID" *) output vid_phy_axi4lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input vid_phy_axi4lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_axi4lite_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_CLK, ASSOCIATED_BUSIF vid_phy_axi4lite, ASSOCIATED_RESET vid_phy_axi4lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, INSERT_VIP 0" *) input vid_phy_axi4lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_axi4lite_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input vid_phy_axi4lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 drpclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME drpclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, INSERT_VIP 0" *) input drpclk;

  wire \<const0> ;
  wire \<const1> ;
  wire drpclk;
  wire irq;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  (* SLEW = "FAST" *) wire tx_tmds_clk_n;
  (* SLEW = "FAST" *) wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch0_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch1_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch2_tdata;
  wire NLW_inst_err_irq_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_n_UNCONNECTED;
  wire NLW_inst_rx_tmds_clk_p_UNCONNECTED;
  wire NLW_inst_rx_video_clk_UNCONNECTED;
  wire NLW_inst_rxoutclk_UNCONNECTED;
  wire NLW_inst_rxoutclk128_UNCONNECTED;
  wire NLW_inst_rxoutclk2_UNCONNECTED;
  wire NLW_inst_rxoutclkdp_UNCONNECTED;
  wire NLW_inst_rxrefclk_ceb_UNCONNECTED;
  wire NLW_inst_txoutclk128_UNCONNECTED;
  wire NLW_inst_txoutclk2_UNCONNECTED;
  wire NLW_inst_txoutclkdp_UNCONNECTED;
  wire NLW_inst_txrefclk_ceb_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_status_sb_tx_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch0_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch1_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch2_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED;
  wire [1:0]NLW_inst_vid_phy_axi4lite_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_vid_phy_axi4lite_rresp_UNCONNECTED;
  wire [19:0]NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED;
  wire [19:0]NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED;
  wire [19:0]NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED;
  wire [19:0]NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED;

  assign vid_phy_axi4lite_bresp[1] = \<const0> ;
  assign vid_phy_axi4lite_bresp[0] = \<const0> ;
  assign vid_phy_axi4lite_rresp[1] = \<const0> ;
  assign vid_phy_axi4lite_rresp[0] = \<const0> ;
  assign vid_phy_status_sb_tx_tvalid = \<const1> ;
  assign vid_phy_tx_axi4s_ch0_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch1_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch2_tready = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_COMPONENT_NAME = "exdes_vid_phy_controller_0" *) 
  (* C_DEVICE = "xczu7ev" *) 
  (* C_Err_Irq_En = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_Hdmi_Fast_Switch = "1" *) 
  (* C_INPUT_PIXELS_PER_CLOCK = "2" *) 
  (* C_NIDRU = "0" *) 
  (* C_NIDRU_REFCLK_SEL = "0" *) 
  (* C_RX_PLL_SELECTION = "0" *) 
  (* C_RX_REFCLK_SEL = "1" *) 
  (* C_Rx_Dp_Protocol = "0" *) 
  (* C_Rx_No_Of_Channels = "3" *) 
  (* C_Rx_Protocol = "3" *) 
  (* C_SILICON_REVISION = "0" *) 
  (* C_SPEEDGRADE = "-2" *) 
  (* C_SupportLevel = "1" *) 
  (* C_TXREFCLK_RDY_INVERT = "1" *) 
  (* C_TX_PLL_SELECTION = "6" *) 
  (* C_TX_REFCLK_SEL = "0" *) 
  (* C_TransceiverControl = "0" *) 
  (* C_Tx_Dp_Protocol = "0" *) 
  (* C_Tx_No_Of_Channels = "3" *) 
  (* C_Tx_Protocol = "1" *) 
  (* C_Use_GT_CH4_HDMI = "0" *) 
  (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) 
  (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
  (* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) 
  (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* GTEASTREFCLK0 = "6" *) 
  (* GTEASTREFCLK1 = "7" *) 
  (* GTNORTHREFCLK0 = "2" *) 
  (* GTNORTHREFCLK1 = "3" *) 
  (* GTREFCLK0 = "0" *) 
  (* GTREFCLK1 = "1" *) 
  (* GTSOUTHREFCLK0 = "4" *) 
  (* GTSOUTHREFCLK1 = "5" *) 
  (* GTWESTREFCLK0 = "8" *) 
  (* GTWESTREFCLK1 = "9" *) 
  (* Tx_Buffer_Bypass = "1" *) 
  (* c_sub_core_name = "exdes_vid_phy_controller_0_gtwrapper" *) 
  (* pBANK0 = "5'b00000" *) 
  (* pBANK1 = "5'b00001" *) 
  (* pBANK2 = "5'b00010" *) 
  (* pBANK3 = "5'b00011" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_top inst
       (.drpclk(drpclk),
        .err_irq(NLW_inst_err_irq_UNCONNECTED),
        .gteastrefclk0_in(1'b0),
        .gteastrefclk1_in(1'b0),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk0_odiv2_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtnorthrefclk1_odiv2_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk0_odiv2_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gtsouthrefclk1_odiv2_in(1'b0),
        .gttxpippmen_in({1'b0,1'b0,1'b0}),
        .gttxpippmovrden_in({1'b0,1'b0,1'b0}),
        .gttxpippmpd_in({1'b0,1'b0,1'b0}),
        .gttxpippmsel_in({1'b0,1'b0,1'b0}),
        .gttxpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwestrefclk0_in(1'b0),
        .gtwestrefclk1_in(1'b0),
        .irq(irq),
        .mgtrefclk0_in(1'b0),
        .mgtrefclk0_odiv2_in(1'b0),
        .mgtrefclk0_pad_n_in(mgtrefclk0_pad_n_in),
        .mgtrefclk0_pad_p_in(mgtrefclk0_pad_p_in),
        .mgtrefclk1_in(1'b0),
        .mgtrefclk1_odiv2_in(1'b0),
        .mgtrefclk1_pad_n_in(1'b0),
        .mgtrefclk1_pad_p_in(1'b0),
        .phy_rxn_in({1'b0,1'b0,1'b1}),
        .phy_rxp_in({1'b0,1'b0,1'b0}),
        .phy_txn_out(phy_txn_out),
        .phy_txp_out(phy_txp_out),
        .rx_tmds_clk(NLW_inst_rx_tmds_clk_UNCONNECTED),
        .rx_tmds_clk_n(NLW_inst_rx_tmds_clk_n_UNCONNECTED),
        .rx_tmds_clk_p(NLW_inst_rx_tmds_clk_p_UNCONNECTED),
        .rx_video_clk(NLW_inst_rx_video_clk_UNCONNECTED),
        .rxoutclk(NLW_inst_rxoutclk_UNCONNECTED),
        .rxoutclk128(NLW_inst_rxoutclk128_UNCONNECTED),
        .rxoutclk2(NLW_inst_rxoutclk2_UNCONNECTED),
        .rxoutclkdp(NLW_inst_rxoutclkdp_UNCONNECTED),
        .rxrefclk_ceb(NLW_inst_rxrefclk_ceb_UNCONNECTED),
        .tx_refclk_rdy(tx_refclk_rdy),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txoutclk128(NLW_inst_txoutclk128_UNCONNECTED),
        .txoutclk2(NLW_inst_txoutclk2_UNCONNECTED),
        .txoutclkdp(NLW_inst_txoutclkdp_UNCONNECTED),
        .txrefclk_ceb(NLW_inst_txrefclk_ceb_UNCONNECTED),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr({vid_phy_axi4lite_araddr[9:2],1'b0,1'b0}),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arprot({1'b0,1'b0,1'b0}),
        .vid_phy_axi4lite_arready(vid_phy_axi4lite_arready),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr({vid_phy_axi4lite_awaddr[9:2],1'b0,1'b0}),
        .vid_phy_axi4lite_awprot({1'b0,1'b0,1'b0}),
        .vid_phy_axi4lite_awready(vid_phy_axi4lite_awready),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bresp(NLW_inst_vid_phy_axi4lite_bresp_UNCONNECTED[1:0]),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rresp(NLW_inst_vid_phy_axi4lite_rresp_UNCONNECTED[1:0]),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wready(vid_phy_axi4lite_wready),
        .vid_phy_axi4lite_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_control_sb_rx_tdata(1'b0),
        .vid_phy_control_sb_rx_tready(NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED),
        .vid_phy_control_sb_rx_tvalid(1'b0),
        .vid_phy_control_sb_tx_tdata(1'b0),
        .vid_phy_control_sb_tx_tready(NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED),
        .vid_phy_control_sb_tx_tvalid(1'b0),
        .vid_phy_rx_axi4s_aclk(1'b0),
        .vid_phy_rx_axi4s_aresetn(1'b1),
        .vid_phy_rx_axi4s_ch0_tdata(NLW_inst_vid_phy_rx_axi4s_ch0_tdata_UNCONNECTED[19:0]),
        .vid_phy_rx_axi4s_ch0_tready(1'b0),
        .vid_phy_rx_axi4s_ch0_tuser(NLW_inst_vid_phy_rx_axi4s_ch0_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch0_tvalid(NLW_inst_vid_phy_rx_axi4s_ch0_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch1_tdata(NLW_inst_vid_phy_rx_axi4s_ch1_tdata_UNCONNECTED[19:0]),
        .vid_phy_rx_axi4s_ch1_tready(1'b0),
        .vid_phy_rx_axi4s_ch1_tuser(NLW_inst_vid_phy_rx_axi4s_ch1_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch1_tvalid(NLW_inst_vid_phy_rx_axi4s_ch1_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch2_tdata(NLW_inst_vid_phy_rx_axi4s_ch2_tdata_UNCONNECTED[19:0]),
        .vid_phy_rx_axi4s_ch2_tready(1'b0),
        .vid_phy_rx_axi4s_ch2_tuser(NLW_inst_vid_phy_rx_axi4s_ch2_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch2_tvalid(NLW_inst_vid_phy_rx_axi4s_ch2_tvalid_UNCONNECTED),
        .vid_phy_rx_axi4s_ch3_tdata(NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED[19:0]),
        .vid_phy_rx_axi4s_ch3_tready(1'b0),
        .vid_phy_rx_axi4s_ch3_tuser(NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch3_tvalid(NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED),
        .vid_phy_sb_aclk(1'b0),
        .vid_phy_sb_aresetn(1'b0),
        .vid_phy_status_sb_rx_tdata(NLW_inst_vid_phy_status_sb_rx_tdata_UNCONNECTED[0]),
        .vid_phy_status_sb_rx_tready(1'b0),
        .vid_phy_status_sb_rx_tvalid(NLW_inst_vid_phy_status_sb_rx_tvalid_UNCONNECTED),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata),
        .vid_phy_status_sb_tx_tready(1'b0),
        .vid_phy_status_sb_tx_tvalid(NLW_inst_vid_phy_status_sb_tx_tvalid_UNCONNECTED),
        .vid_phy_tx_axi4s_aclk(1'b0),
        .vid_phy_tx_axi4s_aresetn(1'b0),
        .vid_phy_tx_axi4s_ch0_tdata(vid_phy_tx_axi4s_ch0_tdata),
        .vid_phy_tx_axi4s_ch0_tready(NLW_inst_vid_phy_tx_axi4s_ch0_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch0_tuser(1'b0),
        .vid_phy_tx_axi4s_ch0_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch1_tdata(vid_phy_tx_axi4s_ch1_tdata),
        .vid_phy_tx_axi4s_ch1_tready(NLW_inst_vid_phy_tx_axi4s_ch1_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch1_tuser(1'b0),
        .vid_phy_tx_axi4s_ch1_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch2_tdata(vid_phy_tx_axi4s_ch2_tdata),
        .vid_phy_tx_axi4s_ch2_tready(NLW_inst_vid_phy_tx_axi4s_ch2_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch2_tuser(1'b0),
        .vid_phy_tx_axi4s_ch2_tvalid(1'b0),
        .vid_phy_tx_axi4s_ch3_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch3_tready(NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch3_tuser(1'b0),
        .vid_phy_tx_axi4s_ch3_tvalid(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_CLOCK_MODULE_8series
   (mmcm_adv_inst_0,
    MMCM_LOCKED_OUT,
    E,
    tx_tmds_clk,
    tx_video_clk,
    DRDY,
    DO,
    O,
    mmcm_adv_inst_1,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ,
    CLK_IN,
    vid_phy_axi4lite_aclk,
    DEN,
    DWE,
    DI,
    DADDR);
  output [22:0]mmcm_adv_inst_0;
  output MMCM_LOCKED_OUT;
  output [0:0]E;
  output tx_tmds_clk;
  output tx_video_clk;
  output DRDY;
  output [15:0]DO;
  input [7:0]O;
  input [1:0]mmcm_adv_inst_1;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ;
  input [5:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ;
  input CLK_IN;
  input vid_phy_axi4lite_aclk;
  input DEN;
  input DWE;
  input [15:0]DI;
  input [6:0]DADDR;

  wire CLK_IN;
  wire [6:0]DADDR;
  wire DEN;
  wire [15:0]DI;
  wire [15:0]DO;
  wire DRDY;
  wire DWE;
  wire [0:0]E;
  wire MMCM_LOCKED_OUT;
  wire [7:0]O;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ;
  wire [5:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire clkin1;
  wire clkout1;
  wire clkout2;
  wire [22:0]mmcm_adv_inst_0;
  wire [1:0]mmcm_adv_inst_1;
  wire tx_mmcm_clkout2_bufg_i;
  wire tx_mmcm_locked_sync;
  wire tx_tmds_clk;
  wire tx_video_clk;
  wire vid_phy_axi4lite_aclk;
  wire NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[21]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .I1(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_2 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ),
        .I1(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [2]),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [3]),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [1]),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [4]),
        .I5(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [5]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8 
       (.I0(MMCM_LOCKED_OUT),
        .I1(mmcm_adv_inst_1[0]),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(mmcm_adv_inst_1[0]),
        .O(mmcm_adv_inst_0[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    clkin1_buf
       (.CE(1'b1),
        .I(CLK_IN),
        .O(clkin1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "MMCME3_ADV" *) 
  MMCME4_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(3.367000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(4),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(12),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKFBIN_INVERTED(1'b0),
    .IS_CLKIN1_INVERTED(1'b0),
    .IS_CLKIN2_INVERTED(1'b0),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CDDCDONE(NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED),
        .CDDCREQ(1'b0),
        .CLKFBIN(NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED),
        .CLKFBOUT(NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clkin1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clkout1),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(clkout2),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR(DADDR),
        .DCLK(vid_phy_axi4lite_aclk),
        .DEN(DEN),
        .DI(DI),
        .DO(DO),
        .DRDY(DRDY),
        .DWE(DWE),
        .LOCKED(MMCM_LOCKED_OUT),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(mmcm_adv_inst_1[1]),
        .RST(mmcm_adv_inst_1[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0),
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    tx_clkout1_buf
       (.CE(tx_mmcm_locked_sync),
        .I(clkout1),
        .O(tx_tmds_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0),
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    tx_clkout2_buf
       (.CE(tx_mmcm_locked_sync),
        .I(clkout2),
        .O(tx_video_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC"),
    .SIM_DEVICE("ULTRASCALE_PLUS")) 
    tx_clkout2_bufg
       (.CE(1'b1),
        .I(clkout2),
        .O(tx_mmcm_clkout2_bufg_i));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43 tx_mmcm_locked_xpm
       (.dest_clk(tx_mmcm_clkout2_bufg_i),
        .dest_out(tx_mmcm_locked_sync),
        .src_clk(1'b0),
        .src_in(MMCM_LOCKED_OUT));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_clkdet
   (dest_out,
    clk_rx_freq_lock,
    clk_a_del,
    clk_a_del_0,
    clk_tx_freq_lock_reg_0,
    clk_tx_freq,
    \clk_sm_cur_reg[0]_0 ,
    \clk_rx_freq_reg[11]_0 ,
    \clk_rx_freq_reg[12]_0 ,
    \clk_rx_freq_reg[13]_0 ,
    \clk_rx_freq_reg[14]_0 ,
    \clk_rx_freq_reg[15]_0 ,
    \clk_rx_freq_reg[16]_0 ,
    \clk_rx_freq_reg[17]_0 ,
    \clk_rx_freq_reg[18]_0 ,
    \clk_rx_freq_reg[19]_0 ,
    \clk_rx_freq_reg[20]_0 ,
    \clk_rx_freq_reg[21]_0 ,
    \clk_rx_freq_reg[22]_0 ,
    \clk_rx_freq_reg[23]_0 ,
    \clk_rx_freq_reg[24]_0 ,
    \clk_rx_freq_reg[25]_0 ,
    \clk_rx_freq_reg[26]_0 ,
    \clk_rx_freq_reg[28]_0 ,
    \clk_rx_freq_reg[27]_0 ,
    clk_tx_tmr0,
    Q,
    clk_rx_tmr0,
    \clk_rx_tmr_reg[0]_0 ,
    CO,
    clk_dru_freq_lock_reg_0,
    clk_tx_tmr_evt_reg_0,
    clk_tx_freq_evt_reg_0,
    clk_rx_tmr_evt_reg_0,
    clk_rx_freq_evt_reg_0,
    \clk_tx_tmr_reg[10]_0 ,
    \clk_rx_tmr_reg[10]_0 ,
    \clk_rx_flt_lock_cnt_reg[3]_0 ,
    \clk_rx_flt_delta_reg[3]_0 ,
    clkdet_ctrl_tx_tmr_clr_del_reg_0,
    clkdet_ctrl_rx_tmr_clr_del_reg_0,
    clk_dru_freq,
    vid_phy_axi4lite_aclk,
    mgtrefclk0_odiv2_i,
    clk,
    \clk_tx_freq_reg[28]_0 ,
    clkdet_ctrl_tx_tmr_clr_del_reg_1,
    clkdet_ctrl_rx_tmr_clr_del_reg_1,
    \clk_rx_flt_b_reg[35]_0 ,
    \clk_cnt_reg[0]_0 ,
    DI,
    \clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_0 ,
    clk_tx_tmr_evt_reg_1,
    clk_tx_freq_evt_reg_1,
    clk_rx_tmr_evt_reg_1,
    clk_rx_freq_evt_reg_1,
    clk_tx_freq_lock_reg_1,
    i_reg_clkdet_run,
    clk_tx_freq_lock_reg_2,
    \clk_cnt[16]_i_5_0 ,
    clk_rx_freq_run_reg_0,
    \clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 ,
    tx_refclk_rdy,
    SR,
    E,
    D,
    \clk_rx_tmr_reg[31]_0 ,
    \clk_rx_tmr_reg[31]_1 ,
    \clk_rx_tmr_reg[31]_2 ,
    \clk_rx_flt_lock_cnt_reg[0]_0 );
  output dest_out;
  output clk_rx_freq_lock;
  output clk_a_del;
  output clk_a_del_0;
  output clk_tx_freq_lock_reg_0;
  output [17:0]clk_tx_freq;
  output \clk_sm_cur_reg[0]_0 ;
  output \clk_rx_freq_reg[11]_0 ;
  output \clk_rx_freq_reg[12]_0 ;
  output \clk_rx_freq_reg[13]_0 ;
  output \clk_rx_freq_reg[14]_0 ;
  output \clk_rx_freq_reg[15]_0 ;
  output \clk_rx_freq_reg[16]_0 ;
  output \clk_rx_freq_reg[17]_0 ;
  output \clk_rx_freq_reg[18]_0 ;
  output \clk_rx_freq_reg[19]_0 ;
  output \clk_rx_freq_reg[20]_0 ;
  output \clk_rx_freq_reg[21]_0 ;
  output \clk_rx_freq_reg[22]_0 ;
  output \clk_rx_freq_reg[23]_0 ;
  output \clk_rx_freq_reg[24]_0 ;
  output \clk_rx_freq_reg[25]_0 ;
  output \clk_rx_freq_reg[26]_0 ;
  output \clk_rx_freq_reg[28]_0 ;
  output \clk_rx_freq_reg[27]_0 ;
  output [30:0]clk_tx_tmr0;
  output [0:0]Q;
  output [30:0]clk_rx_tmr0;
  output [0:0]\clk_rx_tmr_reg[0]_0 ;
  output [0:0]CO;
  output clk_dru_freq_lock_reg_0;
  output clk_tx_tmr_evt_reg_0;
  output clk_tx_freq_evt_reg_0;
  output clk_rx_tmr_evt_reg_0;
  output clk_rx_freq_evt_reg_0;
  output \clk_tx_tmr_reg[10]_0 ;
  output \clk_rx_tmr_reg[10]_0 ;
  output [3:0]\clk_rx_flt_lock_cnt_reg[3]_0 ;
  output [3:0]\clk_rx_flt_delta_reg[3]_0 ;
  output clkdet_ctrl_tx_tmr_clr_del_reg_0;
  output clkdet_ctrl_rx_tmr_clr_del_reg_0;
  output [17:0]clk_dru_freq;
  input vid_phy_axi4lite_aclk;
  input mgtrefclk0_odiv2_i;
  input clk;
  input \clk_tx_freq_reg[28]_0 ;
  input clkdet_ctrl_tx_tmr_clr_del_reg_1;
  input clkdet_ctrl_rx_tmr_clr_del_reg_1;
  input \clk_rx_flt_b_reg[35]_0 ;
  input \clk_cnt_reg[0]_0 ;
  input [1:0]DI;
  input [1:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_0 ;
  input clk_tx_tmr_evt_reg_1;
  input clk_tx_freq_evt_reg_1;
  input clk_rx_tmr_evt_reg_1;
  input clk_rx_freq_evt_reg_1;
  input clk_tx_freq_lock_reg_1;
  input i_reg_clkdet_run;
  input [0:0]clk_tx_freq_lock_reg_2;
  input [20:0]\clk_cnt[16]_i_5_0 ;
  input clk_rx_freq_run_reg_0;
  input [11:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 ;
  input tx_refclk_rdy;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input [0:0]\clk_rx_tmr_reg[31]_0 ;
  input [0:0]\clk_rx_tmr_reg[31]_1 ;
  input [31:0]\clk_rx_tmr_reg[31]_2 ;
  input [0:0]\clk_rx_flt_lock_cnt_reg[0]_0 ;

  wire [34:17]C;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire DRUCLK_FREQ_CAP_INST_n_0;
  wire DRUCLK_FREQ_CAP_INST_n_1;
  wire DRUCLK_FREQ_CAP_INST_n_10;
  wire DRUCLK_FREQ_CAP_INST_n_11;
  wire DRUCLK_FREQ_CAP_INST_n_12;
  wire DRUCLK_FREQ_CAP_INST_n_13;
  wire DRUCLK_FREQ_CAP_INST_n_14;
  wire DRUCLK_FREQ_CAP_INST_n_15;
  wire DRUCLK_FREQ_CAP_INST_n_16;
  wire DRUCLK_FREQ_CAP_INST_n_17;
  wire DRUCLK_FREQ_CAP_INST_n_2;
  wire DRUCLK_FREQ_CAP_INST_n_3;
  wire DRUCLK_FREQ_CAP_INST_n_4;
  wire DRUCLK_FREQ_CAP_INST_n_5;
  wire DRUCLK_FREQ_CAP_INST_n_6;
  wire DRUCLK_FREQ_CAP_INST_n_7;
  wire DRUCLK_FREQ_CAP_INST_n_8;
  wire DRUCLK_FREQ_CAP_INST_n_9;
  wire [0:0]E;
  wire [0:0]Q;
  wire RXCLK_FREQ_CAP_INST_n_0;
  wire RXCLK_FREQ_CAP_INST_n_1;
  wire RXCLK_FREQ_CAP_INST_n_10;
  wire RXCLK_FREQ_CAP_INST_n_11;
  wire RXCLK_FREQ_CAP_INST_n_12;
  wire RXCLK_FREQ_CAP_INST_n_13;
  wire RXCLK_FREQ_CAP_INST_n_14;
  wire RXCLK_FREQ_CAP_INST_n_15;
  wire RXCLK_FREQ_CAP_INST_n_2;
  wire RXCLK_FREQ_CAP_INST_n_3;
  wire RXCLK_FREQ_CAP_INST_n_4;
  wire RXCLK_FREQ_CAP_INST_n_5;
  wire RXCLK_FREQ_CAP_INST_n_6;
  wire RXCLK_FREQ_CAP_INST_n_7;
  wire RXCLK_FREQ_CAP_INST_n_8;
  wire RXCLK_FREQ_CAP_INST_n_9;
  wire [0:0]SR;
  wire TXCLK_FREQ_CAP_INST_n_0;
  wire TXCLK_FREQ_CAP_INST_n_1;
  wire TXCLK_FREQ_CAP_INST_n_10;
  wire TXCLK_FREQ_CAP_INST_n_11;
  wire TXCLK_FREQ_CAP_INST_n_12;
  wire TXCLK_FREQ_CAP_INST_n_13;
  wire TXCLK_FREQ_CAP_INST_n_14;
  wire TXCLK_FREQ_CAP_INST_n_15;
  wire TXCLK_FREQ_CAP_INST_n_16;
  wire TXCLK_FREQ_CAP_INST_n_17;
  wire TXCLK_FREQ_CAP_INST_n_2;
  wire TXCLK_FREQ_CAP_INST_n_3;
  wire TXCLK_FREQ_CAP_INST_n_4;
  wire TXCLK_FREQ_CAP_INST_n_5;
  wire TXCLK_FREQ_CAP_INST_n_6;
  wire TXCLK_FREQ_CAP_INST_n_7;
  wire TXCLK_FREQ_CAP_INST_n_8;
  wire TXCLK_FREQ_CAP_INST_n_9;
  wire TX_LOCK_CAP_INST_i_1_n_0;
  wire clk;
  wire clk_a_del;
  wire clk_a_del_0;
  wire \clk_cnt[0]_i_10_n_0 ;
  wire \clk_cnt[0]_i_11_n_0 ;
  wire \clk_cnt[0]_i_12_n_0 ;
  wire \clk_cnt[0]_i_13_n_0 ;
  wire \clk_cnt[0]_i_14_n_0 ;
  wire \clk_cnt[0]_i_15_n_0 ;
  wire \clk_cnt[0]_i_16_n_0 ;
  wire \clk_cnt[0]_i_17_n_0 ;
  wire \clk_cnt[0]_i_18_n_0 ;
  wire \clk_cnt[0]_i_19_n_0 ;
  wire \clk_cnt[0]_i_1_n_0 ;
  wire \clk_cnt[0]_i_20_n_0 ;
  wire \clk_cnt[0]_i_21_n_0 ;
  wire \clk_cnt[0]_i_22_n_0 ;
  wire \clk_cnt[0]_i_23_n_0 ;
  wire \clk_cnt[0]_i_24_n_0 ;
  wire \clk_cnt[0]_i_25_n_0 ;
  wire \clk_cnt[0]_i_26_n_0 ;
  wire \clk_cnt[0]_i_27_n_0 ;
  wire \clk_cnt[0]_i_28_n_0 ;
  wire \clk_cnt[0]_i_29_n_0 ;
  wire \clk_cnt[0]_i_3_n_0 ;
  wire \clk_cnt[0]_i_4_n_0 ;
  wire \clk_cnt[0]_i_5_n_0 ;
  wire \clk_cnt[0]_i_6_n_0 ;
  wire \clk_cnt[0]_i_7_n_0 ;
  wire \clk_cnt[0]_i_8_n_0 ;
  wire \clk_cnt[0]_i_9_n_0 ;
  wire \clk_cnt[16]_i_10_n_0 ;
  wire \clk_cnt[16]_i_11_n_0 ;
  wire \clk_cnt[16]_i_12_n_0 ;
  wire \clk_cnt[16]_i_13_n_0 ;
  wire \clk_cnt[16]_i_14_n_0 ;
  wire \clk_cnt[16]_i_15_n_0 ;
  wire \clk_cnt[16]_i_2_n_0 ;
  wire \clk_cnt[16]_i_3_n_0 ;
  wire \clk_cnt[16]_i_4_n_0 ;
  wire [20:0]\clk_cnt[16]_i_5_0 ;
  wire \clk_cnt[16]_i_5_n_0 ;
  wire \clk_cnt[16]_i_6_n_0 ;
  wire \clk_cnt[16]_i_7_n_0 ;
  wire \clk_cnt[16]_i_8_n_0 ;
  wire \clk_cnt[16]_i_9_n_0 ;
  wire \clk_cnt[24]_i_2_n_0 ;
  wire \clk_cnt[24]_i_3_n_0 ;
  wire \clk_cnt[24]_i_4_n_0 ;
  wire \clk_cnt[24]_i_5_n_0 ;
  wire \clk_cnt[24]_i_6_n_0 ;
  wire \clk_cnt[24]_i_7_n_0 ;
  wire \clk_cnt[24]_i_8_n_0 ;
  wire \clk_cnt[24]_i_9_n_0 ;
  wire \clk_cnt[8]_i_10_n_0 ;
  wire \clk_cnt[8]_i_11_n_0 ;
  wire \clk_cnt[8]_i_12_n_0 ;
  wire \clk_cnt[8]_i_13_n_0 ;
  wire \clk_cnt[8]_i_14_n_0 ;
  wire \clk_cnt[8]_i_15_n_0 ;
  wire \clk_cnt[8]_i_16_n_0 ;
  wire \clk_cnt[8]_i_17_n_0 ;
  wire \clk_cnt[8]_i_18_n_0 ;
  wire \clk_cnt[8]_i_19_n_0 ;
  wire \clk_cnt[8]_i_20_n_0 ;
  wire \clk_cnt[8]_i_21_n_0 ;
  wire \clk_cnt[8]_i_22_n_0 ;
  wire \clk_cnt[8]_i_23_n_0 ;
  wire \clk_cnt[8]_i_24_n_0 ;
  wire \clk_cnt[8]_i_2_n_0 ;
  wire \clk_cnt[8]_i_3_n_0 ;
  wire \clk_cnt[8]_i_4_n_0 ;
  wire \clk_cnt[8]_i_5_n_0 ;
  wire \clk_cnt[8]_i_6_n_0 ;
  wire \clk_cnt[8]_i_7_n_0 ;
  wire \clk_cnt[8]_i_8_n_0 ;
  wire \clk_cnt[8]_i_9_n_0 ;
  wire [31:0]clk_cnt_reg;
  wire \clk_cnt_reg[0]_0 ;
  wire \clk_cnt_reg[0]_i_2_n_0 ;
  wire \clk_cnt_reg[0]_i_2_n_1 ;
  wire \clk_cnt_reg[0]_i_2_n_10 ;
  wire \clk_cnt_reg[0]_i_2_n_11 ;
  wire \clk_cnt_reg[0]_i_2_n_12 ;
  wire \clk_cnt_reg[0]_i_2_n_13 ;
  wire \clk_cnt_reg[0]_i_2_n_14 ;
  wire \clk_cnt_reg[0]_i_2_n_15 ;
  wire \clk_cnt_reg[0]_i_2_n_2 ;
  wire \clk_cnt_reg[0]_i_2_n_3 ;
  wire \clk_cnt_reg[0]_i_2_n_4 ;
  wire \clk_cnt_reg[0]_i_2_n_5 ;
  wire \clk_cnt_reg[0]_i_2_n_6 ;
  wire \clk_cnt_reg[0]_i_2_n_7 ;
  wire \clk_cnt_reg[0]_i_2_n_8 ;
  wire \clk_cnt_reg[0]_i_2_n_9 ;
  wire \clk_cnt_reg[16]_i_1_n_0 ;
  wire \clk_cnt_reg[16]_i_1_n_1 ;
  wire \clk_cnt_reg[16]_i_1_n_10 ;
  wire \clk_cnt_reg[16]_i_1_n_11 ;
  wire \clk_cnt_reg[16]_i_1_n_12 ;
  wire \clk_cnt_reg[16]_i_1_n_13 ;
  wire \clk_cnt_reg[16]_i_1_n_14 ;
  wire \clk_cnt_reg[16]_i_1_n_15 ;
  wire \clk_cnt_reg[16]_i_1_n_2 ;
  wire \clk_cnt_reg[16]_i_1_n_3 ;
  wire \clk_cnt_reg[16]_i_1_n_4 ;
  wire \clk_cnt_reg[16]_i_1_n_5 ;
  wire \clk_cnt_reg[16]_i_1_n_6 ;
  wire \clk_cnt_reg[16]_i_1_n_7 ;
  wire \clk_cnt_reg[16]_i_1_n_8 ;
  wire \clk_cnt_reg[16]_i_1_n_9 ;
  wire \clk_cnt_reg[24]_i_1_n_1 ;
  wire \clk_cnt_reg[24]_i_1_n_10 ;
  wire \clk_cnt_reg[24]_i_1_n_11 ;
  wire \clk_cnt_reg[24]_i_1_n_12 ;
  wire \clk_cnt_reg[24]_i_1_n_13 ;
  wire \clk_cnt_reg[24]_i_1_n_14 ;
  wire \clk_cnt_reg[24]_i_1_n_15 ;
  wire \clk_cnt_reg[24]_i_1_n_2 ;
  wire \clk_cnt_reg[24]_i_1_n_3 ;
  wire \clk_cnt_reg[24]_i_1_n_4 ;
  wire \clk_cnt_reg[24]_i_1_n_5 ;
  wire \clk_cnt_reg[24]_i_1_n_6 ;
  wire \clk_cnt_reg[24]_i_1_n_7 ;
  wire \clk_cnt_reg[24]_i_1_n_8 ;
  wire \clk_cnt_reg[24]_i_1_n_9 ;
  wire \clk_cnt_reg[8]_i_1_n_0 ;
  wire \clk_cnt_reg[8]_i_1_n_1 ;
  wire \clk_cnt_reg[8]_i_1_n_10 ;
  wire \clk_cnt_reg[8]_i_1_n_11 ;
  wire \clk_cnt_reg[8]_i_1_n_12 ;
  wire \clk_cnt_reg[8]_i_1_n_13 ;
  wire \clk_cnt_reg[8]_i_1_n_14 ;
  wire \clk_cnt_reg[8]_i_1_n_15 ;
  wire \clk_cnt_reg[8]_i_1_n_2 ;
  wire \clk_cnt_reg[8]_i_1_n_3 ;
  wire \clk_cnt_reg[8]_i_1_n_4 ;
  wire \clk_cnt_reg[8]_i_1_n_5 ;
  wire \clk_cnt_reg[8]_i_1_n_6 ;
  wire \clk_cnt_reg[8]_i_1_n_7 ;
  wire \clk_cnt_reg[8]_i_1_n_8 ;
  wire \clk_cnt_reg[8]_i_1_n_9 ;
  wire [17:0]clk_dru_freq;
  wire clk_dru_freq_lock_i_1_n_0;
  wire clk_dru_freq_lock_reg_0;
  wire clk_dru_freq_rst;
  wire clk_dru_freq_run;
  wire clk_freq_rst_i_1_n_0;
  wire clk_freq_rst_reg_n_0;
  wire clk_freq_run_i_1_n_0;
  wire clk_freq_run_reg_n_0;
  wire [33:18]clk_rx_flt_a;
  wire [35:18]clk_rx_flt_b00_out;
  wire \clk_rx_flt_b[23]_i_2_n_0 ;
  wire \clk_rx_flt_b[23]_i_3_n_0 ;
  wire \clk_rx_flt_b[23]_i_4_n_0 ;
  wire \clk_rx_flt_b[23]_i_5_n_0 ;
  wire \clk_rx_flt_b[23]_i_6_n_0 ;
  wire \clk_rx_flt_b[23]_i_7_n_0 ;
  wire \clk_rx_flt_b[23]_i_8_n_0 ;
  wire \clk_rx_flt_b[31]_i_2_n_0 ;
  wire \clk_rx_flt_b[31]_i_3_n_0 ;
  wire \clk_rx_flt_b[31]_i_4_n_0 ;
  wire \clk_rx_flt_b[31]_i_5_n_0 ;
  wire \clk_rx_flt_b[31]_i_6_n_0 ;
  wire \clk_rx_flt_b[31]_i_7_n_0 ;
  wire \clk_rx_flt_b[31]_i_8_n_0 ;
  wire \clk_rx_flt_b[31]_i_9_n_0 ;
  wire \clk_rx_flt_b[35]_i_10_n_0 ;
  wire \clk_rx_flt_b[35]_i_11_n_0 ;
  wire \clk_rx_flt_b[35]_i_12_n_0 ;
  wire \clk_rx_flt_b[35]_i_13_n_0 ;
  wire \clk_rx_flt_b[35]_i_4_n_0 ;
  wire \clk_rx_flt_b[35]_i_5_n_0 ;
  wire \clk_rx_flt_b[35]_i_6_n_0 ;
  wire \clk_rx_flt_b[35]_i_7_n_0 ;
  wire \clk_rx_flt_b[35]_i_8_n_0 ;
  wire \clk_rx_flt_b[35]_i_9_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_4 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_4 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[35]_0 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_6 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_7 ;
  wire clk_rx_flt_delta;
  wire clk_rx_flt_delta0_carry__0_i_10_n_0;
  wire clk_rx_flt_delta0_carry__0_i_11_n_0;
  wire clk_rx_flt_delta0_carry__0_i_12_n_0;
  wire clk_rx_flt_delta0_carry__0_i_13_n_0;
  wire clk_rx_flt_delta0_carry__0_i_14_n_0;
  wire clk_rx_flt_delta0_carry__0_i_15_n_0;
  wire clk_rx_flt_delta0_carry__0_i_16_n_0;
  wire clk_rx_flt_delta0_carry__0_i_9_n_0;
  wire clk_rx_flt_delta0_carry__0_n_0;
  wire clk_rx_flt_delta0_carry__0_n_1;
  wire clk_rx_flt_delta0_carry__0_n_2;
  wire clk_rx_flt_delta0_carry__0_n_3;
  wire clk_rx_flt_delta0_carry__0_n_4;
  wire clk_rx_flt_delta0_carry__0_n_5;
  wire clk_rx_flt_delta0_carry__0_n_6;
  wire clk_rx_flt_delta0_carry__0_n_7;
  wire clk_rx_flt_delta0_carry__1_i_2_n_0;
  wire clk_rx_flt_delta0_carry__1_i_3_n_0;
  wire clk_rx_flt_delta0_carry__1_n_7;
  wire clk_rx_flt_delta0_carry_i_10_n_0;
  wire clk_rx_flt_delta0_carry_i_11_n_0;
  wire clk_rx_flt_delta0_carry_i_12_n_0;
  wire clk_rx_flt_delta0_carry_i_13_n_0;
  wire clk_rx_flt_delta0_carry_i_14_n_0;
  wire clk_rx_flt_delta0_carry_i_15_n_0;
  wire clk_rx_flt_delta0_carry_i_16_n_0;
  wire clk_rx_flt_delta0_carry_i_9_n_0;
  wire clk_rx_flt_delta0_carry_n_0;
  wire clk_rx_flt_delta0_carry_n_1;
  wire clk_rx_flt_delta0_carry_n_2;
  wire clk_rx_flt_delta0_carry_n_3;
  wire clk_rx_flt_delta0_carry_n_4;
  wire clk_rx_flt_delta0_carry_n_5;
  wire clk_rx_flt_delta0_carry_n_6;
  wire clk_rx_flt_delta0_carry_n_7;
  wire [17:0]clk_rx_flt_delta0_in;
  wire clk_rx_flt_delta1;
  wire clk_rx_flt_delta1_carry__0_i_1_n_0;
  wire clk_rx_flt_delta1_carry__0_i_2_n_0;
  wire clk_rx_flt_delta1_carry_i_10_n_0;
  wire clk_rx_flt_delta1_carry_i_11_n_0;
  wire clk_rx_flt_delta1_carry_i_12_n_0;
  wire clk_rx_flt_delta1_carry_i_13_n_0;
  wire clk_rx_flt_delta1_carry_i_14_n_0;
  wire clk_rx_flt_delta1_carry_i_15_n_0;
  wire clk_rx_flt_delta1_carry_i_16_n_0;
  wire clk_rx_flt_delta1_carry_i_1_n_0;
  wire clk_rx_flt_delta1_carry_i_2_n_0;
  wire clk_rx_flt_delta1_carry_i_3_n_0;
  wire clk_rx_flt_delta1_carry_i_4_n_0;
  wire clk_rx_flt_delta1_carry_i_5_n_0;
  wire clk_rx_flt_delta1_carry_i_6_n_0;
  wire clk_rx_flt_delta1_carry_i_7_n_0;
  wire clk_rx_flt_delta1_carry_i_8_n_0;
  wire clk_rx_flt_delta1_carry_i_9_n_0;
  wire clk_rx_flt_delta1_carry_n_0;
  wire clk_rx_flt_delta1_carry_n_1;
  wire clk_rx_flt_delta1_carry_n_2;
  wire clk_rx_flt_delta1_carry_n_3;
  wire clk_rx_flt_delta1_carry_n_4;
  wire clk_rx_flt_delta1_carry_n_5;
  wire clk_rx_flt_delta1_carry_n_6;
  wire clk_rx_flt_delta1_carry_n_7;
  wire \clk_rx_flt_delta[17]_i_2_n_0 ;
  wire \clk_rx_flt_delta[17]_i_3_n_0 ;
  wire \clk_rx_flt_delta[17]_i_4_n_0 ;
  wire [3:0]\clk_rx_flt_delta_reg[3]_0 ;
  wire \clk_rx_flt_delta_reg_n_0_[10] ;
  wire \clk_rx_flt_delta_reg_n_0_[11] ;
  wire \clk_rx_flt_delta_reg_n_0_[12] ;
  wire \clk_rx_flt_delta_reg_n_0_[13] ;
  wire \clk_rx_flt_delta_reg_n_0_[14] ;
  wire \clk_rx_flt_delta_reg_n_0_[15] ;
  wire \clk_rx_flt_delta_reg_n_0_[16] ;
  wire \clk_rx_flt_delta_reg_n_0_[17] ;
  wire \clk_rx_flt_delta_reg_n_0_[4] ;
  wire \clk_rx_flt_delta_reg_n_0_[5] ;
  wire \clk_rx_flt_delta_reg_n_0_[6] ;
  wire \clk_rx_flt_delta_reg_n_0_[7] ;
  wire \clk_rx_flt_delta_reg_n_0_[8] ;
  wire \clk_rx_flt_delta_reg_n_0_[9] ;
  wire clk_rx_flt_lock_cnt;
  wire clk_rx_flt_lock_cnt1_carry_i_1_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_2_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_5_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_6_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_7_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_8_n_0;
  wire clk_rx_flt_lock_cnt1_carry_n_5;
  wire clk_rx_flt_lock_cnt1_carry_n_6;
  wire clk_rx_flt_lock_cnt1_carry_n_7;
  wire [11:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 ;
  wire [1:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_0 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_0 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_1 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_2 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_3 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_4 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_5 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_6 ;
  wire \clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_7 ;
  wire \clk_rx_flt_lock_cnt[7]_i_4_n_0 ;
  wire clk_rx_flt_lock_cnt_end;
  wire [7:4]clk_rx_flt_lock_cnt_reg;
  wire [0:0]\clk_rx_flt_lock_cnt_reg[0]_0 ;
  wire [3:0]\clk_rx_flt_lock_cnt_reg[3]_0 ;
  wire \clk_rx_flt_q[0][15]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_9_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_9_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_4 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][17]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_4 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_7 ;
  wire clk_rx_freq_evt_reg_0;
  wire clk_rx_freq_evt_reg_1;
  wire clk_rx_freq_lock;
  wire \clk_rx_freq_reg[11]_0 ;
  wire \clk_rx_freq_reg[12]_0 ;
  wire \clk_rx_freq_reg[13]_0 ;
  wire \clk_rx_freq_reg[14]_0 ;
  wire \clk_rx_freq_reg[15]_0 ;
  wire \clk_rx_freq_reg[16]_0 ;
  wire \clk_rx_freq_reg[17]_0 ;
  wire \clk_rx_freq_reg[18]_0 ;
  wire \clk_rx_freq_reg[19]_0 ;
  wire \clk_rx_freq_reg[20]_0 ;
  wire \clk_rx_freq_reg[21]_0 ;
  wire \clk_rx_freq_reg[22]_0 ;
  wire \clk_rx_freq_reg[23]_0 ;
  wire \clk_rx_freq_reg[24]_0 ;
  wire \clk_rx_freq_reg[25]_0 ;
  wire \clk_rx_freq_reg[26]_0 ;
  wire \clk_rx_freq_reg[27]_0 ;
  wire \clk_rx_freq_reg[28]_0 ;
  wire clk_rx_freq_rst;
  wire clk_rx_freq_rst0;
  wire clk_rx_freq_run;
  wire clk_rx_freq_run0;
  wire clk_rx_freq_run_reg_0;
  wire [30:0]clk_rx_tmr0;
  wire clk_rx_tmr0_carry__0_i_1_n_0;
  wire clk_rx_tmr0_carry__0_i_2_n_0;
  wire clk_rx_tmr0_carry__0_i_3_n_0;
  wire clk_rx_tmr0_carry__0_i_4_n_0;
  wire clk_rx_tmr0_carry__0_i_5_n_0;
  wire clk_rx_tmr0_carry__0_i_6_n_0;
  wire clk_rx_tmr0_carry__0_i_7_n_0;
  wire clk_rx_tmr0_carry__0_i_8_n_0;
  wire clk_rx_tmr0_carry__0_n_0;
  wire clk_rx_tmr0_carry__0_n_1;
  wire clk_rx_tmr0_carry__0_n_2;
  wire clk_rx_tmr0_carry__0_n_3;
  wire clk_rx_tmr0_carry__0_n_4;
  wire clk_rx_tmr0_carry__0_n_5;
  wire clk_rx_tmr0_carry__0_n_6;
  wire clk_rx_tmr0_carry__0_n_7;
  wire clk_rx_tmr0_carry__1_i_1_n_0;
  wire clk_rx_tmr0_carry__1_i_2_n_0;
  wire clk_rx_tmr0_carry__1_i_3_n_0;
  wire clk_rx_tmr0_carry__1_i_4_n_0;
  wire clk_rx_tmr0_carry__1_i_5_n_0;
  wire clk_rx_tmr0_carry__1_i_6_n_0;
  wire clk_rx_tmr0_carry__1_i_7_n_0;
  wire clk_rx_tmr0_carry__1_i_8_n_0;
  wire clk_rx_tmr0_carry__1_n_0;
  wire clk_rx_tmr0_carry__1_n_1;
  wire clk_rx_tmr0_carry__1_n_2;
  wire clk_rx_tmr0_carry__1_n_3;
  wire clk_rx_tmr0_carry__1_n_4;
  wire clk_rx_tmr0_carry__1_n_5;
  wire clk_rx_tmr0_carry__1_n_6;
  wire clk_rx_tmr0_carry__1_n_7;
  wire clk_rx_tmr0_carry__2_i_1_n_0;
  wire clk_rx_tmr0_carry__2_i_2_n_0;
  wire clk_rx_tmr0_carry__2_i_3_n_0;
  wire clk_rx_tmr0_carry__2_i_4_n_0;
  wire clk_rx_tmr0_carry__2_i_5_n_0;
  wire clk_rx_tmr0_carry__2_i_6_n_0;
  wire clk_rx_tmr0_carry__2_i_7_n_0;
  wire clk_rx_tmr0_carry__2_n_2;
  wire clk_rx_tmr0_carry__2_n_3;
  wire clk_rx_tmr0_carry__2_n_4;
  wire clk_rx_tmr0_carry__2_n_5;
  wire clk_rx_tmr0_carry__2_n_6;
  wire clk_rx_tmr0_carry__2_n_7;
  wire clk_rx_tmr0_carry_i_1_n_0;
  wire clk_rx_tmr0_carry_i_2_n_0;
  wire clk_rx_tmr0_carry_i_3_n_0;
  wire clk_rx_tmr0_carry_i_4_n_0;
  wire clk_rx_tmr0_carry_i_5_n_0;
  wire clk_rx_tmr0_carry_i_6_n_0;
  wire clk_rx_tmr0_carry_i_7_n_0;
  wire clk_rx_tmr0_carry_i_8_n_0;
  wire clk_rx_tmr0_carry_n_0;
  wire clk_rx_tmr0_carry_n_1;
  wire clk_rx_tmr0_carry_n_2;
  wire clk_rx_tmr0_carry_n_3;
  wire clk_rx_tmr0_carry_n_4;
  wire clk_rx_tmr0_carry_n_5;
  wire clk_rx_tmr0_carry_n_6;
  wire clk_rx_tmr0_carry_n_7;
  wire clk_rx_tmr_evt_reg_0;
  wire clk_rx_tmr_evt_reg_1;
  wire [0:0]\clk_rx_tmr_reg[0]_0 ;
  wire \clk_rx_tmr_reg[10]_0 ;
  wire [0:0]\clk_rx_tmr_reg[31]_0 ;
  wire [0:0]\clk_rx_tmr_reg[31]_1 ;
  wire [31:0]\clk_rx_tmr_reg[31]_2 ;
  wire \clk_rx_tmr_reg_n_0_[10] ;
  wire \clk_rx_tmr_reg_n_0_[11] ;
  wire \clk_rx_tmr_reg_n_0_[12] ;
  wire \clk_rx_tmr_reg_n_0_[13] ;
  wire \clk_rx_tmr_reg_n_0_[14] ;
  wire \clk_rx_tmr_reg_n_0_[15] ;
  wire \clk_rx_tmr_reg_n_0_[16] ;
  wire \clk_rx_tmr_reg_n_0_[17] ;
  wire \clk_rx_tmr_reg_n_0_[18] ;
  wire \clk_rx_tmr_reg_n_0_[19] ;
  wire \clk_rx_tmr_reg_n_0_[1] ;
  wire \clk_rx_tmr_reg_n_0_[20] ;
  wire \clk_rx_tmr_reg_n_0_[21] ;
  wire \clk_rx_tmr_reg_n_0_[22] ;
  wire \clk_rx_tmr_reg_n_0_[23] ;
  wire \clk_rx_tmr_reg_n_0_[24] ;
  wire \clk_rx_tmr_reg_n_0_[25] ;
  wire \clk_rx_tmr_reg_n_0_[26] ;
  wire \clk_rx_tmr_reg_n_0_[27] ;
  wire \clk_rx_tmr_reg_n_0_[28] ;
  wire \clk_rx_tmr_reg_n_0_[29] ;
  wire \clk_rx_tmr_reg_n_0_[2] ;
  wire \clk_rx_tmr_reg_n_0_[30] ;
  wire \clk_rx_tmr_reg_n_0_[31] ;
  wire \clk_rx_tmr_reg_n_0_[3] ;
  wire \clk_rx_tmr_reg_n_0_[4] ;
  wire \clk_rx_tmr_reg_n_0_[5] ;
  wire \clk_rx_tmr_reg_n_0_[6] ;
  wire \clk_rx_tmr_reg_n_0_[7] ;
  wire \clk_rx_tmr_reg_n_0_[8] ;
  wire \clk_rx_tmr_reg_n_0_[9] ;
  wire [2:0]clk_sm_cur;
  wire \clk_sm_cur[0]_i_1_n_0 ;
  wire \clk_sm_cur[1]_i_1_n_0 ;
  wire \clk_sm_cur[2]_i_2_n_0 ;
  wire \clk_sm_cur[2]_i_3_n_0 ;
  wire \clk_sm_cur_reg[0]_0 ;
  wire [17:0]clk_tx_freq;
  wire clk_tx_freq_evt_reg_0;
  wire clk_tx_freq_evt_reg_1;
  wire clk_tx_freq_lock_i_1_n_0;
  wire clk_tx_freq_lock_reg_0;
  wire clk_tx_freq_lock_reg_1;
  wire [0:0]clk_tx_freq_lock_reg_2;
  wire \clk_tx_freq_reg[28]_0 ;
  wire clk_tx_freq_rst;
  wire clk_tx_freq_rst0;
  wire clk_tx_freq_run;
  wire clk_tx_freq_run0;
  wire [30:0]clk_tx_tmr0;
  wire clk_tx_tmr0_carry__0_i_1_n_0;
  wire clk_tx_tmr0_carry__0_i_2_n_0;
  wire clk_tx_tmr0_carry__0_i_3_n_0;
  wire clk_tx_tmr0_carry__0_i_4_n_0;
  wire clk_tx_tmr0_carry__0_i_5_n_0;
  wire clk_tx_tmr0_carry__0_i_6_n_0;
  wire clk_tx_tmr0_carry__0_i_7_n_0;
  wire clk_tx_tmr0_carry__0_i_8_n_0;
  wire clk_tx_tmr0_carry__0_n_0;
  wire clk_tx_tmr0_carry__0_n_1;
  wire clk_tx_tmr0_carry__0_n_2;
  wire clk_tx_tmr0_carry__0_n_3;
  wire clk_tx_tmr0_carry__0_n_4;
  wire clk_tx_tmr0_carry__0_n_5;
  wire clk_tx_tmr0_carry__0_n_6;
  wire clk_tx_tmr0_carry__0_n_7;
  wire clk_tx_tmr0_carry__1_i_1_n_0;
  wire clk_tx_tmr0_carry__1_i_2_n_0;
  wire clk_tx_tmr0_carry__1_i_3_n_0;
  wire clk_tx_tmr0_carry__1_i_4_n_0;
  wire clk_tx_tmr0_carry__1_i_5_n_0;
  wire clk_tx_tmr0_carry__1_i_6_n_0;
  wire clk_tx_tmr0_carry__1_i_7_n_0;
  wire clk_tx_tmr0_carry__1_i_8_n_0;
  wire clk_tx_tmr0_carry__1_n_0;
  wire clk_tx_tmr0_carry__1_n_1;
  wire clk_tx_tmr0_carry__1_n_2;
  wire clk_tx_tmr0_carry__1_n_3;
  wire clk_tx_tmr0_carry__1_n_4;
  wire clk_tx_tmr0_carry__1_n_5;
  wire clk_tx_tmr0_carry__1_n_6;
  wire clk_tx_tmr0_carry__1_n_7;
  wire clk_tx_tmr0_carry__2_i_1_n_0;
  wire clk_tx_tmr0_carry__2_i_2_n_0;
  wire clk_tx_tmr0_carry__2_i_3_n_0;
  wire clk_tx_tmr0_carry__2_i_4_n_0;
  wire clk_tx_tmr0_carry__2_i_5_n_0;
  wire clk_tx_tmr0_carry__2_i_6_n_0;
  wire clk_tx_tmr0_carry__2_i_7_n_0;
  wire clk_tx_tmr0_carry__2_n_2;
  wire clk_tx_tmr0_carry__2_n_3;
  wire clk_tx_tmr0_carry__2_n_4;
  wire clk_tx_tmr0_carry__2_n_5;
  wire clk_tx_tmr0_carry__2_n_6;
  wire clk_tx_tmr0_carry__2_n_7;
  wire clk_tx_tmr0_carry_i_1_n_0;
  wire clk_tx_tmr0_carry_i_2_n_0;
  wire clk_tx_tmr0_carry_i_3_n_0;
  wire clk_tx_tmr0_carry_i_4_n_0;
  wire clk_tx_tmr0_carry_i_5_n_0;
  wire clk_tx_tmr0_carry_i_6_n_0;
  wire clk_tx_tmr0_carry_i_7_n_0;
  wire clk_tx_tmr0_carry_i_8_n_0;
  wire clk_tx_tmr0_carry_n_0;
  wire clk_tx_tmr0_carry_n_1;
  wire clk_tx_tmr0_carry_n_2;
  wire clk_tx_tmr0_carry_n_3;
  wire clk_tx_tmr0_carry_n_4;
  wire clk_tx_tmr0_carry_n_5;
  wire clk_tx_tmr0_carry_n_6;
  wire clk_tx_tmr0_carry_n_7;
  wire clk_tx_tmr_evt_reg_0;
  wire clk_tx_tmr_evt_reg_1;
  wire \clk_tx_tmr_reg[10]_0 ;
  wire \clk_tx_tmr_reg_n_0_[10] ;
  wire \clk_tx_tmr_reg_n_0_[11] ;
  wire \clk_tx_tmr_reg_n_0_[12] ;
  wire \clk_tx_tmr_reg_n_0_[13] ;
  wire \clk_tx_tmr_reg_n_0_[14] ;
  wire \clk_tx_tmr_reg_n_0_[15] ;
  wire \clk_tx_tmr_reg_n_0_[16] ;
  wire \clk_tx_tmr_reg_n_0_[17] ;
  wire \clk_tx_tmr_reg_n_0_[18] ;
  wire \clk_tx_tmr_reg_n_0_[19] ;
  wire \clk_tx_tmr_reg_n_0_[1] ;
  wire \clk_tx_tmr_reg_n_0_[20] ;
  wire \clk_tx_tmr_reg_n_0_[21] ;
  wire \clk_tx_tmr_reg_n_0_[22] ;
  wire \clk_tx_tmr_reg_n_0_[23] ;
  wire \clk_tx_tmr_reg_n_0_[24] ;
  wire \clk_tx_tmr_reg_n_0_[25] ;
  wire \clk_tx_tmr_reg_n_0_[26] ;
  wire \clk_tx_tmr_reg_n_0_[27] ;
  wire \clk_tx_tmr_reg_n_0_[28] ;
  wire \clk_tx_tmr_reg_n_0_[29] ;
  wire \clk_tx_tmr_reg_n_0_[2] ;
  wire \clk_tx_tmr_reg_n_0_[30] ;
  wire \clk_tx_tmr_reg_n_0_[31] ;
  wire \clk_tx_tmr_reg_n_0_[3] ;
  wire \clk_tx_tmr_reg_n_0_[4] ;
  wire \clk_tx_tmr_reg_n_0_[5] ;
  wire \clk_tx_tmr_reg_n_0_[6] ;
  wire \clk_tx_tmr_reg_n_0_[7] ;
  wire \clk_tx_tmr_reg_n_0_[8] ;
  wire \clk_tx_tmr_reg_n_0_[9] ;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire clkdet_ctrl_rx_tmr_clr_del_reg_0;
  wire clkdet_ctrl_rx_tmr_clr_del_reg_1;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire clkdet_ctrl_tx_tmr_clr_del_reg_0;
  wire clkdet_ctrl_tx_tmr_clr_del_reg_1;
  wire dest_out;
  wire \druclk_freq_cnt[0]_i_2_n_0 ;
  wire [17:0]druclk_freq_cnt_reg;
  wire \druclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_4 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_4 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire druclk_rst;
  wire druclk_run;
  wire i__carry__0_i_1_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire i_reg_clkdet_run;
  wire mgtrefclk0_odiv2_i;
  wire [7:0]p_0_in;
  wire [17:0]p_0_in_0;
  wire [16:0]p_1_in;
  wire [17:0]p_2_in;
  (* RTL_KEEP = "true" *) wire rxclk_rst;
  wire tx_refclk_rdy;
  wire \txclk_freq_cnt[0]_i_2_n_0 ;
  wire [17:0]txclk_freq_cnt_reg;
  wire \txclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_4 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_4 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire txclk_rst;
  wire txclk_run;
  wire vid_phy_axi4lite_aclk;
  wire [1:0]NLW_RXCLK_FREQ_CAP_INST_dest_out_UNCONNECTED;
  wire NLW_RXCLK_RUN_SYNC_INST_dest_out_UNCONNECTED;
  wire [7:7]\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED ;
  wire [7:1]NLW_clk_rx_flt_delta0_carry__1_CO_UNCONNECTED;
  wire [7:2]NLW_clk_rx_flt_delta0_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_delta1_carry_O_UNCONNECTED;
  wire [7:1]NLW_clk_rx_flt_delta1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_delta1_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_clk_rx_flt_lock_cnt1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_lock_cnt1_carry_O_UNCONNECTED;
  wire [7:0]\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED ;
  wire [7:6]NLW_clk_rx_tmr0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_clk_rx_tmr0_carry__2_O_UNCONNECTED;
  wire [7:6]NLW_clk_tx_tmr0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_clk_tx_tmr0_carry__2_O_UNCONNECTED;
  wire [7:1]\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;

  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__7 DRUCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({DRUCLK_FREQ_CAP_INST_n_0,DRUCLK_FREQ_CAP_INST_n_1,DRUCLK_FREQ_CAP_INST_n_2,DRUCLK_FREQ_CAP_INST_n_3,DRUCLK_FREQ_CAP_INST_n_4,DRUCLK_FREQ_CAP_INST_n_5,DRUCLK_FREQ_CAP_INST_n_6,DRUCLK_FREQ_CAP_INST_n_7,DRUCLK_FREQ_CAP_INST_n_8,DRUCLK_FREQ_CAP_INST_n_9,DRUCLK_FREQ_CAP_INST_n_10,DRUCLK_FREQ_CAP_INST_n_11,DRUCLK_FREQ_CAP_INST_n_12,DRUCLK_FREQ_CAP_INST_n_13,DRUCLK_FREQ_CAP_INST_n_14,DRUCLK_FREQ_CAP_INST_n_15,DRUCLK_FREQ_CAP_INST_n_16,DRUCLK_FREQ_CAP_INST_n_17}),
        .src_clk(1'b0),
        .src_in(druclk_freq_cnt_reg));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0 DRUCLK_RST_INST
       (.dest_arst(druclk_rst),
        .dest_clk(clk),
        .src_arst(clk_dru_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56 DRUCLK_RUN_SYNC_INST
       (.dest_clk(clk),
        .dest_out(druclk_run),
        .src_clk(1'b0),
        .src_in(clk_dru_freq_run));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__6 RXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({RXCLK_FREQ_CAP_INST_n_0,RXCLK_FREQ_CAP_INST_n_1,RXCLK_FREQ_CAP_INST_n_2,RXCLK_FREQ_CAP_INST_n_3,RXCLK_FREQ_CAP_INST_n_4,RXCLK_FREQ_CAP_INST_n_5,RXCLK_FREQ_CAP_INST_n_6,RXCLK_FREQ_CAP_INST_n_7,RXCLK_FREQ_CAP_INST_n_8,RXCLK_FREQ_CAP_INST_n_9,RXCLK_FREQ_CAP_INST_n_10,RXCLK_FREQ_CAP_INST_n_11,RXCLK_FREQ_CAP_INST_n_12,RXCLK_FREQ_CAP_INST_n_13,RXCLK_FREQ_CAP_INST_n_14,RXCLK_FREQ_CAP_INST_n_15,NLW_RXCLK_FREQ_CAP_INST_dest_out_UNCONNECTED[1:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0__2 RXCLK_RST_INST
       (.dest_arst(rxclk_rst),
        .dest_clk(1'b0),
        .src_arst(clk_rx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55 RXCLK_RUN_SYNC_INST
       (.dest_clk(1'b0),
        .dest_out(NLW_RXCLK_RUN_SYNC_INST_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(clk_rx_freq_run));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0 RX_FREQ_LOCK_EDGE_INST
       (.clk_a_del(clk_a_del),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_0 RX_TMR_END_EDGE_INST
       (.Q({\clk_rx_tmr_reg_n_0_[31] ,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] ,\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] ,\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] ,\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] ,\clk_rx_tmr_reg[0]_0 }),
        .clk_rx_tmr_evt_reg(clk_rx_tmr_evt_reg_0),
        .\clk_rx_tmr_reg[10] (\clk_rx_tmr_reg[10]_0 ),
        .clkdet_ctrl_rx_tmr_clr_del(clkdet_ctrl_rx_tmr_clr_del),
        .clkdet_ctrl_rx_tmr_clr_del_reg(clkdet_ctrl_rx_tmr_clr_del_reg_0),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__5 TXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({TXCLK_FREQ_CAP_INST_n_0,TXCLK_FREQ_CAP_INST_n_1,TXCLK_FREQ_CAP_INST_n_2,TXCLK_FREQ_CAP_INST_n_3,TXCLK_FREQ_CAP_INST_n_4,TXCLK_FREQ_CAP_INST_n_5,TXCLK_FREQ_CAP_INST_n_6,TXCLK_FREQ_CAP_INST_n_7,TXCLK_FREQ_CAP_INST_n_8,TXCLK_FREQ_CAP_INST_n_9,TXCLK_FREQ_CAP_INST_n_10,TXCLK_FREQ_CAP_INST_n_11,TXCLK_FREQ_CAP_INST_n_12,TXCLK_FREQ_CAP_INST_n_13,TXCLK_FREQ_CAP_INST_n_14,TXCLK_FREQ_CAP_INST_n_15,TXCLK_FREQ_CAP_INST_n_16,TXCLK_FREQ_CAP_INST_n_17}),
        .src_clk(1'b0),
        .src_in(txclk_freq_cnt_reg));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0__1 TXCLK_RST_INST
       (.dest_arst(txclk_rst),
        .dest_clk(mgtrefclk0_odiv2_i),
        .src_arst(clk_tx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54 TXCLK_RUN_SYNC_INST
       (.dest_clk(mgtrefclk0_odiv2_i),
        .dest_out(txclk_run),
        .src_clk(1'b0),
        .src_in(clk_tx_freq_run));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_1 TX_FREQ_LOCK_EDGE_INST
       (.clk_a_del_0(clk_a_del_0),
        .clk_a_del_reg_0(clk_tx_freq_lock_reg_0),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53 TX_LOCK_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(TX_LOCK_CAP_INST_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    TX_LOCK_CAP_INST_i_1
       (.I0(tx_refclk_rdy),
        .O(TX_LOCK_CAP_INST_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_2 TX_TMR_END_EDGE_INST
       (.Q({\clk_tx_tmr_reg_n_0_[31] ,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] ,\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] ,\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] ,\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] ,Q}),
        .clk_tx_tmr_evt_reg(clk_tx_tmr_evt_reg_0),
        .\clk_tx_tmr_reg[10] (\clk_tx_tmr_reg[10]_0 ),
        .clkdet_ctrl_tx_tmr_clr_del(clkdet_ctrl_tx_tmr_clr_del),
        .clkdet_ctrl_tx_tmr_clr_del_reg(clkdet_ctrl_tx_tmr_clr_del_reg_0),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  LUT2 #(
    .INIT(4'hD)) 
    \clk_cnt[0]_i_1 
       (.I0(clk_sm_cur[2]),
        .I1(\clk_sm_cur[2]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_10 
       (.I0(\clk_cnt[0]_i_24_n_0 ),
        .I1(\clk_cnt[0]_i_23_n_0 ),
        .I2(clk_cnt_reg[1]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_11 
       (.I0(\clk_cnt[0]_i_25_n_0 ),
        .I1(\clk_cnt[0]_i_23_n_0 ),
        .I2(clk_cnt_reg[0]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[0]_i_12 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[1]),
        .O(\clk_cnt[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[0]_i_13 
       (.I0(\clk_rx_flt_b[35]_i_9_n_0 ),
        .I1(clk_cnt_reg[20]),
        .O(\clk_cnt[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003222)) 
    \clk_cnt[0]_i_14 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(\clk_cnt[16]_i_5_0 [7]),
        .I4(clk_cnt_reg[9]),
        .I5(clk_cnt_reg[8]),
        .O(\clk_cnt[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \clk_cnt[0]_i_15 
       (.I0(\clk_rx_flt_b[35]_i_6_n_0 ),
        .I1(clk_cnt_reg[5]),
        .I2(clk_cnt_reg[6]),
        .I3(clk_cnt_reg[3]),
        .I4(clk_cnt_reg[4]),
        .O(\clk_cnt[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \clk_cnt[0]_i_16 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .O(\clk_cnt[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \clk_cnt[0]_i_17 
       (.I0(clk_cnt_reg[5]),
        .I1(clk_cnt_reg[3]),
        .I2(clk_cnt_reg[4]),
        .I3(\clk_cnt[0]_i_26_n_0 ),
        .I4(\clk_cnt[0]_i_27_n_0 ),
        .I5(\clk_cnt[16]_i_5_0 [6]),
        .O(\clk_cnt[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_cnt[0]_i_18 
       (.I0(\clk_rx_flt_b[35]_i_6_n_0 ),
        .I1(clk_cnt_reg[8]),
        .I2(clk_cnt_reg[9]),
        .I3(\clk_cnt[8]_i_19_n_0 ),
        .O(\clk_cnt[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \clk_cnt[0]_i_19 
       (.I0(clk_cnt_reg[6]),
        .I1(clk_cnt_reg[3]),
        .I2(clk_cnt_reg[4]),
        .I3(\clk_cnt[0]_i_26_n_0 ),
        .I4(\clk_cnt[0]_i_27_n_0 ),
        .I5(\clk_cnt[16]_i_5_0 [5]),
        .O(\clk_cnt[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \clk_cnt[0]_i_20 
       (.I0(clk_cnt_reg[3]),
        .I1(clk_cnt_reg[5]),
        .I2(clk_cnt_reg[6]),
        .I3(\clk_cnt[0]_i_26_n_0 ),
        .I4(\clk_cnt[0]_i_27_n_0 ),
        .I5(\clk_cnt[16]_i_5_0 [4]),
        .O(\clk_cnt[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \clk_cnt[0]_i_21 
       (.I0(clk_cnt_reg[4]),
        .I1(clk_cnt_reg[5]),
        .I2(clk_cnt_reg[6]),
        .I3(\clk_cnt[0]_i_26_n_0 ),
        .I4(\clk_cnt[0]_i_27_n_0 ),
        .I5(\clk_cnt[16]_i_5_0 [3]),
        .O(\clk_cnt[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0011001000100010)) 
    \clk_cnt[0]_i_22 
       (.I0(clk_cnt_reg[1]),
        .I1(\clk_cnt[0]_i_28_n_0 ),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[16]_i_5_0 [2]),
        .O(\clk_cnt[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_cnt[0]_i_23 
       (.I0(\clk_rx_flt_b[35]_i_5_n_0 ),
        .I1(clk_cnt_reg[4]),
        .I2(clk_cnt_reg[3]),
        .I3(clk_cnt_reg[6]),
        .I4(clk_cnt_reg[5]),
        .I5(\clk_rx_flt_b[35]_i_10_n_0 ),
        .O(\clk_cnt[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0011001000100010)) 
    \clk_cnt[0]_i_24 
       (.I0(clk_cnt_reg[2]),
        .I1(\clk_cnt[0]_i_28_n_0 ),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[16]_i_5_0 [1]),
        .O(\clk_cnt[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0101010001000100)) 
    \clk_cnt[0]_i_25 
       (.I0(\clk_cnt[0]_i_29_n_0 ),
        .I1(clk_cnt_reg[18]),
        .I2(clk_cnt_reg[19]),
        .I3(\clk_cnt[0]_i_26_n_0 ),
        .I4(\clk_cnt[0]_i_27_n_0 ),
        .I5(\clk_cnt[16]_i_5_0 [0]),
        .O(\clk_cnt[0]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[0]_i_26 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[2]),
        .O(\clk_cnt[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[0]_i_27 
       (.I0(clk_sm_cur[1]),
        .I1(clk_sm_cur[2]),
        .O(\clk_cnt[0]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \clk_cnt[0]_i_28 
       (.I0(clk_cnt_reg[19]),
        .I1(clk_cnt_reg[18]),
        .I2(clk_cnt_reg[0]),
        .O(\clk_cnt[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[0]_i_29 
       (.I0(clk_cnt_reg[1]),
        .I1(clk_cnt_reg[2]),
        .O(\clk_cnt[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBAB)) 
    \clk_cnt[0]_i_3 
       (.I0(clk_sm_cur[2]),
        .I1(i_reg_clkdet_run),
        .I2(\clk_cnt[0]_i_12_n_0 ),
        .I3(\clk_rx_flt_b[35]_i_6_n_0 ),
        .I4(\clk_rx_flt_b[35]_i_5_n_0 ),
        .I5(\clk_rx_flt_b[35]_i_4_n_0 ),
        .O(\clk_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00BF0000FF40FFFF)) 
    \clk_cnt[0]_i_4 
       (.I0(\clk_cnt[0]_i_13_n_0 ),
        .I1(\clk_cnt[0]_i_14_n_0 ),
        .I2(\clk_cnt[0]_i_15_n_0 ),
        .I3(clk_cnt_reg[7]),
        .I4(\clk_cnt[0]_i_16_n_0 ),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_5 
       (.I0(\clk_cnt[0]_i_17_n_0 ),
        .I1(\clk_cnt[0]_i_18_n_0 ),
        .I2(clk_cnt_reg[6]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_6 
       (.I0(\clk_cnt[0]_i_19_n_0 ),
        .I1(\clk_cnt[0]_i_18_n_0 ),
        .I2(clk_cnt_reg[5]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_7 
       (.I0(\clk_cnt[0]_i_20_n_0 ),
        .I1(\clk_cnt[0]_i_18_n_0 ),
        .I2(clk_cnt_reg[4]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_8 
       (.I0(\clk_cnt[0]_i_21_n_0 ),
        .I1(\clk_cnt[0]_i_18_n_0 ),
        .I2(clk_cnt_reg[3]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0700F8FF)) 
    \clk_cnt[0]_i_9 
       (.I0(\clk_cnt[0]_i_22_n_0 ),
        .I1(\clk_cnt[0]_i_23_n_0 ),
        .I2(clk_cnt_reg[2]),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \clk_cnt[16]_i_10 
       (.I0(clk_cnt_reg[8]),
        .I1(clk_cnt_reg[9]),
        .I2(\clk_cnt[16]_i_5_0 [20]),
        .I3(clk_cnt_reg[7]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_27_n_0 ),
        .O(\clk_cnt[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \clk_cnt[16]_i_11 
       (.I0(clk_cnt_reg[1]),
        .I1(clk_cnt_reg[2]),
        .I2(clk_cnt_reg[18]),
        .I3(clk_cnt_reg[0]),
        .I4(\clk_cnt[16]_i_5_0 [19]),
        .I5(\clk_rx_flt_b[35]_i_10_n_0 ),
        .O(\clk_cnt[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \clk_cnt[16]_i_12 
       (.I0(clk_sm_cur[0]),
        .I1(\clk_cnt[0]_i_27_n_0 ),
        .I2(\clk_cnt[8]_i_19_n_0 ),
        .I3(clk_cnt_reg[9]),
        .I4(clk_cnt_reg[8]),
        .I5(\clk_rx_flt_b[35]_i_4_n_0 ),
        .O(\clk_cnt[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \clk_cnt[16]_i_13 
       (.I0(clk_cnt_reg[1]),
        .I1(clk_cnt_reg[2]),
        .I2(clk_cnt_reg[19]),
        .I3(clk_cnt_reg[0]),
        .I4(\clk_cnt[16]_i_5_0 [18]),
        .I5(\clk_rx_flt_b[35]_i_10_n_0 ),
        .O(\clk_cnt[16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[16]_i_14 
       (.I0(clk_cnt_reg[16]),
        .I1(\clk_cnt[16]_i_5_0 [17]),
        .I2(clk_cnt_reg[15]),
        .I3(clk_cnt_reg[14]),
        .O(\clk_cnt[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[16]_i_15 
       (.I0(clk_cnt_reg[17]),
        .I1(\clk_cnt[16]_i_5_0 [16]),
        .I2(clk_cnt_reg[15]),
        .I3(clk_cnt_reg[14]),
        .O(\clk_cnt[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[16]_i_2 
       (.I0(clk_cnt_reg[23]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[16]_i_3 
       (.I0(clk_cnt_reg[22]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[16]_i_4 
       (.I0(clk_cnt_reg[21]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00BFBFBFFF404040)) 
    \clk_cnt[16]_i_5 
       (.I0(\clk_rx_flt_b[35]_i_9_n_0 ),
        .I1(\clk_cnt[16]_i_10_n_0 ),
        .I2(\clk_cnt[0]_i_15_n_0 ),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(clk_cnt_reg[20]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[16]_i_6 
       (.I0(\clk_cnt[16]_i_11_n_0 ),
        .I1(\clk_cnt[16]_i_12_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[19]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[16]_i_7 
       (.I0(\clk_cnt[16]_i_13_n_0 ),
        .I1(\clk_cnt[16]_i_12_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[18]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[16]_i_8 
       (.I0(\clk_cnt[16]_i_14_n_0 ),
        .I1(\clk_cnt[8]_i_11_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[17]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[16]_i_9 
       (.I0(\clk_cnt[16]_i_15_n_0 ),
        .I1(\clk_cnt[8]_i_11_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[16]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_2 
       (.I0(clk_cnt_reg[31]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_3 
       (.I0(clk_cnt_reg[30]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_4 
       (.I0(clk_cnt_reg[29]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_5 
       (.I0(clk_cnt_reg[28]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_6 
       (.I0(clk_cnt_reg[27]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_7 
       (.I0(clk_cnt_reg[26]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_8 
       (.I0(clk_cnt_reg[25]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5555555DAAAAAAA2)) 
    \clk_cnt[24]_i_9 
       (.I0(clk_cnt_reg[24]),
        .I1(i_reg_clkdet_run),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[0]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[24]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_10 
       (.I0(clk_cnt_reg[14]),
        .I1(\clk_cnt[16]_i_5_0 [15]),
        .I2(clk_cnt_reg[17]),
        .I3(clk_cnt_reg[16]),
        .O(\clk_cnt[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \clk_cnt[8]_i_11 
       (.I0(\clk_cnt[8]_i_21_n_0 ),
        .I1(\clk_cnt[8]_i_22_n_0 ),
        .I2(\clk_cnt[8]_i_19_n_0 ),
        .I3(\clk_cnt[8]_i_23_n_0 ),
        .I4(\clk_rx_flt_b[35]_i_4_n_0 ),
        .I5(\clk_cnt[8]_i_24_n_0 ),
        .O(\clk_cnt[8]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_12 
       (.I0(clk_cnt_reg[15]),
        .I1(\clk_cnt[16]_i_5_0 [14]),
        .I2(clk_cnt_reg[17]),
        .I3(clk_cnt_reg[16]),
        .O(\clk_cnt[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_13 
       (.I0(clk_cnt_reg[12]),
        .I1(\clk_cnt[16]_i_5_0 [13]),
        .I2(clk_cnt_reg[11]),
        .I3(clk_cnt_reg[10]),
        .O(\clk_cnt[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \clk_cnt[8]_i_14 
       (.I0(\clk_cnt[8]_i_21_n_0 ),
        .I1(\clk_cnt[8]_i_22_n_0 ),
        .I2(\clk_cnt[8]_i_19_n_0 ),
        .I3(\clk_cnt[8]_i_23_n_0 ),
        .I4(\clk_rx_flt_b[35]_i_4_n_0 ),
        .I5(\clk_rx_flt_b[35]_i_13_n_0 ),
        .O(\clk_cnt[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_15 
       (.I0(clk_cnt_reg[13]),
        .I1(\clk_cnt[16]_i_5_0 [12]),
        .I2(clk_cnt_reg[11]),
        .I3(clk_cnt_reg[10]),
        .O(\clk_cnt[8]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_16 
       (.I0(clk_cnt_reg[10]),
        .I1(\clk_cnt[16]_i_5_0 [11]),
        .I2(clk_cnt_reg[13]),
        .I3(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \clk_cnt[8]_i_17 
       (.I0(clk_cnt_reg[11]),
        .I1(\clk_cnt[16]_i_5_0 [10]),
        .I2(clk_cnt_reg[13]),
        .I3(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \clk_cnt[8]_i_18 
       (.I0(clk_cnt_reg[8]),
        .I1(\clk_cnt[16]_i_5_0 [9]),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[2]),
        .O(\clk_cnt[8]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \clk_cnt[8]_i_19 
       (.I0(clk_cnt_reg[20]),
        .I1(\clk_rx_flt_b[35]_i_9_n_0 ),
        .I2(clk_cnt_reg[7]),
        .O(\clk_cnt[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_2 
       (.I0(\clk_cnt[8]_i_10_n_0 ),
        .I1(\clk_cnt[8]_i_11_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[15]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \clk_cnt[8]_i_20 
       (.I0(clk_cnt_reg[9]),
        .I1(\clk_cnt[16]_i_5_0 [8]),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[2]),
        .O(\clk_cnt[8]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_cnt[8]_i_21 
       (.I0(clk_cnt_reg[0]),
        .I1(clk_cnt_reg[18]),
        .I2(clk_cnt_reg[19]),
        .I3(clk_cnt_reg[2]),
        .I4(clk_cnt_reg[1]),
        .O(\clk_cnt[8]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \clk_cnt[8]_i_22 
       (.I0(clk_sm_cur[2]),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[0]),
        .O(\clk_cnt[8]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[8]_i_23 
       (.I0(clk_cnt_reg[8]),
        .I1(clk_cnt_reg[9]),
        .O(\clk_cnt[8]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_cnt[8]_i_24 
       (.I0(clk_cnt_reg[11]),
        .I1(clk_cnt_reg[10]),
        .I2(clk_cnt_reg[13]),
        .I3(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_3 
       (.I0(\clk_cnt[8]_i_12_n_0 ),
        .I1(\clk_cnt[8]_i_11_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[14]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_4 
       (.I0(\clk_cnt[8]_i_13_n_0 ),
        .I1(\clk_cnt[8]_i_14_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[13]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_5 
       (.I0(\clk_cnt[8]_i_15_n_0 ),
        .I1(\clk_cnt[8]_i_14_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[12]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_6 
       (.I0(\clk_cnt[8]_i_16_n_0 ),
        .I1(\clk_cnt[8]_i_14_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[11]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \clk_cnt[8]_i_7 
       (.I0(\clk_cnt[8]_i_17_n_0 ),
        .I1(\clk_cnt[8]_i_14_n_0 ),
        .I2(\clk_cnt[0]_i_16_n_0 ),
        .I3(clk_cnt_reg[10]),
        .I4(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00F7F7F7FF080808)) 
    \clk_cnt[8]_i_8 
       (.I0(\clk_cnt[0]_i_15_n_0 ),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\clk_cnt[8]_i_19_n_0 ),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(clk_cnt_reg[9]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00F7F7F7FF080808)) 
    \clk_cnt[8]_i_9 
       (.I0(\clk_cnt[0]_i_15_n_0 ),
        .I1(\clk_cnt[8]_i_20_n_0 ),
        .I2(\clk_cnt[8]_i_19_n_0 ),
        .I3(\clk_cnt[0]_i_16_n_0 ),
        .I4(clk_cnt_reg[8]),
        .I5(\clk_cnt[0]_i_3_n_0 ),
        .O(\clk_cnt[8]_i_9_n_0 ));
  FDRE \clk_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_15 ),
        .Q(clk_cnt_reg[0]),
        .R(\clk_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \clk_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[0]_i_2_n_0 ,\clk_cnt_reg[0]_i_2_n_1 ,\clk_cnt_reg[0]_i_2_n_2 ,\clk_cnt_reg[0]_i_2_n_3 ,\clk_cnt_reg[0]_i_2_n_4 ,\clk_cnt_reg[0]_i_2_n_5 ,\clk_cnt_reg[0]_i_2_n_6 ,\clk_cnt_reg[0]_i_2_n_7 }),
        .DI({\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 }),
        .O({\clk_cnt_reg[0]_i_2_n_8 ,\clk_cnt_reg[0]_i_2_n_9 ,\clk_cnt_reg[0]_i_2_n_10 ,\clk_cnt_reg[0]_i_2_n_11 ,\clk_cnt_reg[0]_i_2_n_12 ,\clk_cnt_reg[0]_i_2_n_13 ,\clk_cnt_reg[0]_i_2_n_14 ,\clk_cnt_reg[0]_i_2_n_15 }),
        .S({\clk_cnt[0]_i_4_n_0 ,\clk_cnt[0]_i_5_n_0 ,\clk_cnt[0]_i_6_n_0 ,\clk_cnt[0]_i_7_n_0 ,\clk_cnt[0]_i_8_n_0 ,\clk_cnt[0]_i_9_n_0 ,\clk_cnt[0]_i_10_n_0 ,\clk_cnt[0]_i_11_n_0 }));
  FDRE \clk_cnt_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_13 ),
        .Q(clk_cnt_reg[10]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_12 ),
        .Q(clk_cnt_reg[11]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_11 ),
        .Q(clk_cnt_reg[12]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_10 ),
        .Q(clk_cnt_reg[13]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_9 ),
        .Q(clk_cnt_reg[14]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_8 ),
        .Q(clk_cnt_reg[15]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_15 ),
        .Q(clk_cnt_reg[16]),
        .R(\clk_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \clk_cnt_reg[16]_i_1 
       (.CI(\clk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[16]_i_1_n_0 ,\clk_cnt_reg[16]_i_1_n_1 ,\clk_cnt_reg[16]_i_1_n_2 ,\clk_cnt_reg[16]_i_1_n_3 ,\clk_cnt_reg[16]_i_1_n_4 ,\clk_cnt_reg[16]_i_1_n_5 ,\clk_cnt_reg[16]_i_1_n_6 ,\clk_cnt_reg[16]_i_1_n_7 }),
        .DI({\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 }),
        .O({\clk_cnt_reg[16]_i_1_n_8 ,\clk_cnt_reg[16]_i_1_n_9 ,\clk_cnt_reg[16]_i_1_n_10 ,\clk_cnt_reg[16]_i_1_n_11 ,\clk_cnt_reg[16]_i_1_n_12 ,\clk_cnt_reg[16]_i_1_n_13 ,\clk_cnt_reg[16]_i_1_n_14 ,\clk_cnt_reg[16]_i_1_n_15 }),
        .S({\clk_cnt[16]_i_2_n_0 ,\clk_cnt[16]_i_3_n_0 ,\clk_cnt[16]_i_4_n_0 ,\clk_cnt[16]_i_5_n_0 ,\clk_cnt[16]_i_6_n_0 ,\clk_cnt[16]_i_7_n_0 ,\clk_cnt[16]_i_8_n_0 ,\clk_cnt[16]_i_9_n_0 }));
  FDRE \clk_cnt_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_14 ),
        .Q(clk_cnt_reg[17]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_13 ),
        .Q(clk_cnt_reg[18]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_12 ),
        .Q(clk_cnt_reg[19]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_14 ),
        .Q(clk_cnt_reg[1]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_11 ),
        .Q(clk_cnt_reg[20]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_10 ),
        .Q(clk_cnt_reg[21]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_9 ),
        .Q(clk_cnt_reg[22]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_8 ),
        .Q(clk_cnt_reg[23]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_15 ),
        .Q(clk_cnt_reg[24]),
        .R(\clk_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \clk_cnt_reg[24]_i_1 
       (.CI(\clk_cnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED [7],\clk_cnt_reg[24]_i_1_n_1 ,\clk_cnt_reg[24]_i_1_n_2 ,\clk_cnt_reg[24]_i_1_n_3 ,\clk_cnt_reg[24]_i_1_n_4 ,\clk_cnt_reg[24]_i_1_n_5 ,\clk_cnt_reg[24]_i_1_n_6 ,\clk_cnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 }),
        .O({\clk_cnt_reg[24]_i_1_n_8 ,\clk_cnt_reg[24]_i_1_n_9 ,\clk_cnt_reg[24]_i_1_n_10 ,\clk_cnt_reg[24]_i_1_n_11 ,\clk_cnt_reg[24]_i_1_n_12 ,\clk_cnt_reg[24]_i_1_n_13 ,\clk_cnt_reg[24]_i_1_n_14 ,\clk_cnt_reg[24]_i_1_n_15 }),
        .S({\clk_cnt[24]_i_2_n_0 ,\clk_cnt[24]_i_3_n_0 ,\clk_cnt[24]_i_4_n_0 ,\clk_cnt[24]_i_5_n_0 ,\clk_cnt[24]_i_6_n_0 ,\clk_cnt[24]_i_7_n_0 ,\clk_cnt[24]_i_8_n_0 ,\clk_cnt[24]_i_9_n_0 }));
  FDRE \clk_cnt_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_14 ),
        .Q(clk_cnt_reg[25]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_13 ),
        .Q(clk_cnt_reg[26]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_12 ),
        .Q(clk_cnt_reg[27]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_11 ),
        .Q(clk_cnt_reg[28]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_10 ),
        .Q(clk_cnt_reg[29]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_13 ),
        .Q(clk_cnt_reg[2]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_9 ),
        .Q(clk_cnt_reg[30]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_8 ),
        .Q(clk_cnt_reg[31]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_12 ),
        .Q(clk_cnt_reg[3]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_11 ),
        .Q(clk_cnt_reg[4]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_10 ),
        .Q(clk_cnt_reg[5]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_9 ),
        .Q(clk_cnt_reg[6]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_8 ),
        .Q(clk_cnt_reg[7]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_cnt_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_15 ),
        .Q(clk_cnt_reg[8]),
        .R(\clk_cnt_reg[0]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \clk_cnt_reg[8]_i_1 
       (.CI(\clk_cnt_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[8]_i_1_n_0 ,\clk_cnt_reg[8]_i_1_n_1 ,\clk_cnt_reg[8]_i_1_n_2 ,\clk_cnt_reg[8]_i_1_n_3 ,\clk_cnt_reg[8]_i_1_n_4 ,\clk_cnt_reg[8]_i_1_n_5 ,\clk_cnt_reg[8]_i_1_n_6 ,\clk_cnt_reg[8]_i_1_n_7 }),
        .DI({\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_3_n_0 }),
        .O({\clk_cnt_reg[8]_i_1_n_8 ,\clk_cnt_reg[8]_i_1_n_9 ,\clk_cnt_reg[8]_i_1_n_10 ,\clk_cnt_reg[8]_i_1_n_11 ,\clk_cnt_reg[8]_i_1_n_12 ,\clk_cnt_reg[8]_i_1_n_13 ,\clk_cnt_reg[8]_i_1_n_14 ,\clk_cnt_reg[8]_i_1_n_15 }),
        .S({\clk_cnt[8]_i_2_n_0 ,\clk_cnt[8]_i_3_n_0 ,\clk_cnt[8]_i_4_n_0 ,\clk_cnt[8]_i_5_n_0 ,\clk_cnt[8]_i_6_n_0 ,\clk_cnt[8]_i_7_n_0 ,\clk_cnt[8]_i_8_n_0 ,\clk_cnt[8]_i_9_n_0 }));
  FDRE \clk_cnt_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_14 ),
        .Q(clk_cnt_reg[9]),
        .R(\clk_cnt_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    clk_dru_freq_lock_i_1
       (.I0(\clk_sm_cur_reg[0]_0 ),
        .I1(clk_dru_freq_lock_reg_0),
        .I2(i_reg_clkdet_run),
        .O(clk_dru_freq_lock_i_1_n_0));
  FDRE clk_dru_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_dru_freq_lock_i_1_n_0),
        .Q(clk_dru_freq_lock_reg_0),
        .R(1'b0));
  FDRE \clk_dru_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_17),
        .Q(clk_dru_freq[0]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_16),
        .Q(clk_dru_freq[1]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_15),
        .Q(clk_dru_freq[2]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_14),
        .Q(clk_dru_freq[3]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_13),
        .Q(clk_dru_freq[4]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_12),
        .Q(clk_dru_freq[5]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_11),
        .Q(clk_dru_freq[6]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_10),
        .Q(clk_dru_freq[7]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_9),
        .Q(clk_dru_freq[8]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_8),
        .Q(clk_dru_freq[9]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_7),
        .Q(clk_dru_freq[10]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_6),
        .Q(clk_dru_freq[11]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_5),
        .Q(clk_dru_freq[12]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_4),
        .Q(clk_dru_freq[13]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_3),
        .Q(clk_dru_freq[14]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_2),
        .Q(clk_dru_freq[15]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_1),
        .Q(clk_dru_freq[16]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_dru_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_0),
        .Q(clk_dru_freq[17]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE clk_dru_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_reg_n_0),
        .Q(clk_dru_freq_rst),
        .R(1'b0));
  FDRE clk_dru_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_reg_n_0),
        .Q(clk_dru_freq_run),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5557FFDF5557)) 
    clk_freq_rst_i_1
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .I4(clk_freq_rst_reg_n_0),
        .I5(\clk_sm_cur[2]_i_3_n_0 ),
        .O(clk_freq_rst_i_1_n_0));
  FDRE clk_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_i_1_n_0),
        .Q(clk_freq_rst_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFFF000000100000)) 
    clk_freq_run_i_1
       (.I0(\clk_sm_cur[2]_i_3_n_0 ),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[0]),
        .I4(i_reg_clkdet_run),
        .I5(clk_freq_run_reg_n_0),
        .O(clk_freq_run_i_1_n_0));
  FDRE clk_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_i_1_n_0),
        .Q(clk_freq_run_reg_n_0),
        .R(1'b0));
  FDRE \clk_rx_flt_a_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_rx_flt_a[18]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_rx_flt_a[19]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_rx_flt_a[20]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_rx_flt_a[21]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_rx_flt_a[22]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_rx_flt_a[23]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_rx_flt_a[24]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_rx_flt_a[25]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_rx_flt_a[26]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_rx_flt_a[27]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_rx_flt_a[28]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_rx_flt_a[29]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_rx_flt_a[30]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_rx_flt_a[31]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_rx_flt_a[32]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_a_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_rx_flt_a[33]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_2 
       (.I0(C[24]),
        .I1(C[23]),
        .O(\clk_rx_flt_b[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_3 
       (.I0(C[23]),
        .I1(C[22]),
        .O(\clk_rx_flt_b[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_4 
       (.I0(C[22]),
        .I1(C[21]),
        .O(\clk_rx_flt_b[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_5 
       (.I0(C[21]),
        .I1(C[20]),
        .O(\clk_rx_flt_b[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_6 
       (.I0(C[20]),
        .I1(C[19]),
        .O(\clk_rx_flt_b[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_7 
       (.I0(C[19]),
        .I1(C[18]),
        .O(\clk_rx_flt_b[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_8 
       (.I0(C[18]),
        .I1(C[17]),
        .O(\clk_rx_flt_b[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_2 
       (.I0(C[32]),
        .I1(C[31]),
        .O(\clk_rx_flt_b[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_3 
       (.I0(C[31]),
        .I1(C[30]),
        .O(\clk_rx_flt_b[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_4 
       (.I0(C[30]),
        .I1(C[29]),
        .O(\clk_rx_flt_b[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_5 
       (.I0(C[29]),
        .I1(C[28]),
        .O(\clk_rx_flt_b[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_6 
       (.I0(C[28]),
        .I1(C[27]),
        .O(\clk_rx_flt_b[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_7 
       (.I0(C[27]),
        .I1(C[26]),
        .O(\clk_rx_flt_b[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_8 
       (.I0(C[26]),
        .I1(C[25]),
        .O(\clk_rx_flt_b[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_9 
       (.I0(C[25]),
        .I1(C[24]),
        .O(\clk_rx_flt_b[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_flt_b[35]_i_10 
       (.I0(clk_cnt_reg[12]),
        .I1(clk_cnt_reg[13]),
        .I2(clk_cnt_reg[10]),
        .I3(clk_cnt_reg[11]),
        .I4(\clk_rx_flt_b[35]_i_13_n_0 ),
        .O(\clk_rx_flt_b[35]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_b[35]_i_11 
       (.I0(clk_cnt_reg[27]),
        .I1(clk_cnt_reg[26]),
        .I2(clk_cnt_reg[29]),
        .I3(clk_cnt_reg[28]),
        .O(\clk_rx_flt_b[35]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_b[35]_i_12 
       (.I0(clk_cnt_reg[23]),
        .I1(clk_cnt_reg[22]),
        .I2(clk_cnt_reg[25]),
        .I3(clk_cnt_reg[24]),
        .O(\clk_rx_flt_b[35]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_b[35]_i_13 
       (.I0(clk_cnt_reg[15]),
        .I1(clk_cnt_reg[14]),
        .I2(clk_cnt_reg[17]),
        .I3(clk_cnt_reg[16]),
        .O(\clk_rx_flt_b[35]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \clk_rx_flt_b[35]_i_2 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[2]),
        .I3(\clk_rx_flt_b[35]_i_4_n_0 ),
        .I4(\clk_rx_flt_b[35]_i_5_n_0 ),
        .I5(\clk_rx_flt_b[35]_i_6_n_0 ),
        .O(\clk_sm_cur_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_b[35]_i_4 
       (.I0(clk_cnt_reg[4]),
        .I1(clk_cnt_reg[3]),
        .I2(clk_cnt_reg[6]),
        .I3(clk_cnt_reg[5]),
        .O(\clk_rx_flt_b[35]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_flt_b[35]_i_5 
       (.I0(clk_cnt_reg[7]),
        .I1(\clk_rx_flt_b[35]_i_9_n_0 ),
        .I2(clk_cnt_reg[20]),
        .I3(clk_cnt_reg[9]),
        .I4(clk_cnt_reg[8]),
        .O(\clk_rx_flt_b[35]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_rx_flt_b[35]_i_6 
       (.I0(\clk_rx_flt_b[35]_i_10_n_0 ),
        .I1(clk_cnt_reg[1]),
        .I2(clk_cnt_reg[2]),
        .I3(clk_cnt_reg[19]),
        .I4(clk_cnt_reg[18]),
        .I5(clk_cnt_reg[0]),
        .O(\clk_rx_flt_b[35]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_7 
       (.I0(C[34]),
        .I1(C[33]),
        .O(\clk_rx_flt_b[35]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_8 
       (.I0(C[33]),
        .I1(C[32]),
        .O(\clk_rx_flt_b[35]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_flt_b[35]_i_9 
       (.I0(clk_cnt_reg[31]),
        .I1(clk_cnt_reg[30]),
        .I2(clk_cnt_reg[21]),
        .I3(\clk_rx_flt_b[35]_i_11_n_0 ),
        .I4(\clk_rx_flt_b[35]_i_12_n_0 ),
        .O(\clk_rx_flt_b[35]_i_9_n_0 ));
  FDRE \clk_rx_flt_b_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[18]),
        .Q(p_0_in_0[0]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[19]),
        .Q(p_0_in_0[1]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[20]),
        .Q(p_0_in_0[2]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[21]),
        .Q(p_0_in_0[3]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[22]),
        .Q(p_0_in_0[4]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[23]),
        .Q(p_0_in_0[5]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  CARRY8 \clk_rx_flt_b_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[23]_i_1_n_0 ,\clk_rx_flt_b_reg[23]_i_1_n_1 ,\clk_rx_flt_b_reg[23]_i_1_n_2 ,\clk_rx_flt_b_reg[23]_i_1_n_3 ,\clk_rx_flt_b_reg[23]_i_1_n_4 ,\clk_rx_flt_b_reg[23]_i_1_n_5 ,\clk_rx_flt_b_reg[23]_i_1_n_6 ,\clk_rx_flt_b_reg[23]_i_1_n_7 }),
        .DI({C[24:18],1'b0}),
        .O({clk_rx_flt_b00_out[23:18],\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({\clk_rx_flt_b[23]_i_2_n_0 ,\clk_rx_flt_b[23]_i_3_n_0 ,\clk_rx_flt_b[23]_i_4_n_0 ,\clk_rx_flt_b[23]_i_5_n_0 ,\clk_rx_flt_b[23]_i_6_n_0 ,\clk_rx_flt_b[23]_i_7_n_0 ,\clk_rx_flt_b[23]_i_8_n_0 ,C[17]}));
  FDRE \clk_rx_flt_b_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[24]),
        .Q(p_0_in_0[6]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[25]),
        .Q(p_0_in_0[7]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[26]),
        .Q(p_0_in_0[8]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[27]),
        .Q(p_0_in_0[9]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[28]),
        .Q(p_0_in_0[10]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[29]),
        .Q(p_0_in_0[11]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[30]),
        .Q(p_0_in_0[12]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[31]),
        .Q(p_0_in_0[13]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  CARRY8 \clk_rx_flt_b_reg[31]_i_1 
       (.CI(\clk_rx_flt_b_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[31]_i_1_n_0 ,\clk_rx_flt_b_reg[31]_i_1_n_1 ,\clk_rx_flt_b_reg[31]_i_1_n_2 ,\clk_rx_flt_b_reg[31]_i_1_n_3 ,\clk_rx_flt_b_reg[31]_i_1_n_4 ,\clk_rx_flt_b_reg[31]_i_1_n_5 ,\clk_rx_flt_b_reg[31]_i_1_n_6 ,\clk_rx_flt_b_reg[31]_i_1_n_7 }),
        .DI(C[32:25]),
        .O(clk_rx_flt_b00_out[31:24]),
        .S({\clk_rx_flt_b[31]_i_2_n_0 ,\clk_rx_flt_b[31]_i_3_n_0 ,\clk_rx_flt_b[31]_i_4_n_0 ,\clk_rx_flt_b[31]_i_5_n_0 ,\clk_rx_flt_b[31]_i_6_n_0 ,\clk_rx_flt_b[31]_i_7_n_0 ,\clk_rx_flt_b[31]_i_8_n_0 ,\clk_rx_flt_b[31]_i_9_n_0 }));
  FDRE \clk_rx_flt_b_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[32]),
        .Q(p_0_in_0[14]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[33]),
        .Q(p_0_in_0[15]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[34]),
        .Q(p_0_in_0[16]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_b_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(clk_rx_flt_b00_out[35]),
        .Q(p_0_in_0[17]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  CARRY8 \clk_rx_flt_b_reg[35]_i_3 
       (.CI(\clk_rx_flt_b_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [7:4],clk_rx_flt_b00_out[35],\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [2],\clk_rx_flt_b_reg[35]_i_3_n_6 ,\clk_rx_flt_b_reg[35]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C[34:33]}),
        .O({\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED [7:3],clk_rx_flt_b00_out[34:32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,C[34],\clk_rx_flt_b[35]_i_7_n_0 ,\clk_rx_flt_b[35]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta0_carry_n_0,clk_rx_flt_delta0_carry_n_1,clk_rx_flt_delta0_carry_n_2,clk_rx_flt_delta0_carry_n_3,clk_rx_flt_delta0_carry_n_4,clk_rx_flt_delta0_carry_n_5,clk_rx_flt_delta0_carry_n_6,clk_rx_flt_delta0_carry_n_7}),
        .DI(p_1_in[7:0]),
        .O(clk_rx_flt_delta0_in[7:0]),
        .S({clk_rx_flt_delta0_carry_i_9_n_0,clk_rx_flt_delta0_carry_i_10_n_0,clk_rx_flt_delta0_carry_i_11_n_0,clk_rx_flt_delta0_carry_i_12_n_0,clk_rx_flt_delta0_carry_i_13_n_0,clk_rx_flt_delta0_carry_i_14_n_0,clk_rx_flt_delta0_carry_i_15_n_0,clk_rx_flt_delta0_carry_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry__0
       (.CI(clk_rx_flt_delta0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta0_carry__0_n_0,clk_rx_flt_delta0_carry__0_n_1,clk_rx_flt_delta0_carry__0_n_2,clk_rx_flt_delta0_carry__0_n_3,clk_rx_flt_delta0_carry__0_n_4,clk_rx_flt_delta0_carry__0_n_5,clk_rx_flt_delta0_carry__0_n_6,clk_rx_flt_delta0_carry__0_n_7}),
        .DI(p_1_in[15:8]),
        .O(clk_rx_flt_delta0_in[15:8]),
        .S({clk_rx_flt_delta0_carry__0_i_9_n_0,clk_rx_flt_delta0_carry__0_i_10_n_0,clk_rx_flt_delta0_carry__0_i_11_n_0,clk_rx_flt_delta0_carry__0_i_12_n_0,clk_rx_flt_delta0_carry__0_i_13_n_0,clk_rx_flt_delta0_carry__0_i_14_n_0,clk_rx_flt_delta0_carry__0_i_15_n_0,clk_rx_flt_delta0_carry__0_i_16_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_1
       (.I0(C[32]),
        .I1(\clk_rx_freq_reg[26]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[15]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_10
       (.I0(\clk_rx_freq_reg[25]_0 ),
        .I1(C[31]),
        .O(clk_rx_flt_delta0_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_11
       (.I0(\clk_rx_freq_reg[24]_0 ),
        .I1(C[30]),
        .O(clk_rx_flt_delta0_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_12
       (.I0(\clk_rx_freq_reg[23]_0 ),
        .I1(C[29]),
        .O(clk_rx_flt_delta0_carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_13
       (.I0(\clk_rx_freq_reg[22]_0 ),
        .I1(C[28]),
        .O(clk_rx_flt_delta0_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_14
       (.I0(\clk_rx_freq_reg[21]_0 ),
        .I1(C[27]),
        .O(clk_rx_flt_delta0_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_15
       (.I0(\clk_rx_freq_reg[20]_0 ),
        .I1(C[26]),
        .O(clk_rx_flt_delta0_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_16
       (.I0(\clk_rx_freq_reg[19]_0 ),
        .I1(C[25]),
        .O(clk_rx_flt_delta0_carry__0_i_16_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_2
       (.I0(C[31]),
        .I1(\clk_rx_freq_reg[25]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_3
       (.I0(C[30]),
        .I1(\clk_rx_freq_reg[24]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_4
       (.I0(C[29]),
        .I1(\clk_rx_freq_reg[23]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_5
       (.I0(C[28]),
        .I1(\clk_rx_freq_reg[22]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_6
       (.I0(C[27]),
        .I1(\clk_rx_freq_reg[21]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__0_i_7
       (.I0(C[26]),
        .I1(\clk_rx_freq_reg[20]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry__0_i_8
       (.I0(\clk_rx_freq_reg[19]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[25]),
        .O(p_1_in[8]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_9
       (.I0(\clk_rx_freq_reg[26]_0 ),
        .I1(C[32]),
        .O(clk_rx_flt_delta0_carry__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry__1
       (.CI(clk_rx_flt_delta0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_delta0_carry__1_CO_UNCONNECTED[7:1],clk_rx_flt_delta0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[16]}),
        .O({NLW_clk_rx_flt_delta0_carry__1_O_UNCONNECTED[7:2],clk_rx_flt_delta0_in[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta0_carry__1_i_2_n_0,clk_rx_flt_delta0_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry__1_i_1
       (.I0(C[33]),
        .I1(\clk_rx_freq_reg[27]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[16]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__1_i_2
       (.I0(\clk_rx_freq_reg[28]_0 ),
        .I1(C[34]),
        .O(clk_rx_flt_delta0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__1_i_3
       (.I0(\clk_rx_freq_reg[27]_0 ),
        .I1(C[33]),
        .O(clk_rx_flt_delta0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry_i_1
       (.I0(C[24]),
        .I1(\clk_rx_freq_reg[18]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[7]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_10
       (.I0(\clk_rx_freq_reg[17]_0 ),
        .I1(C[23]),
        .O(clk_rx_flt_delta0_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_11
       (.I0(C[22]),
        .I1(\clk_rx_freq_reg[16]_0 ),
        .O(clk_rx_flt_delta0_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_12
       (.I0(\clk_rx_freq_reg[15]_0 ),
        .I1(C[21]),
        .O(clk_rx_flt_delta0_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_13
       (.I0(\clk_rx_freq_reg[14]_0 ),
        .I1(C[20]),
        .O(clk_rx_flt_delta0_carry_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_14
       (.I0(\clk_rx_freq_reg[13]_0 ),
        .I1(C[19]),
        .O(clk_rx_flt_delta0_carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_15
       (.I0(\clk_rx_freq_reg[12]_0 ),
        .I1(C[18]),
        .O(clk_rx_flt_delta0_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_16
       (.I0(\clk_rx_freq_reg[11]_0 ),
        .I1(C[17]),
        .O(clk_rx_flt_delta0_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_2
       (.I0(\clk_rx_freq_reg[17]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[23]),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_3
       (.I0(\clk_rx_freq_reg[16]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[22]),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h35)) 
    clk_rx_flt_delta0_carry_i_4
       (.I0(C[21]),
        .I1(\clk_rx_freq_reg[15]_0 ),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_5
       (.I0(\clk_rx_freq_reg[14]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[20]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_6
       (.I0(\clk_rx_freq_reg[13]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[19]),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_7
       (.I0(\clk_rx_freq_reg[12]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[18]),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h47)) 
    clk_rx_flt_delta0_carry_i_8
       (.I0(\clk_rx_freq_reg[11]_0 ),
        .I1(clk_rx_flt_delta1),
        .I2(C[17]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_9
       (.I0(\clk_rx_freq_reg[18]_0 ),
        .I1(C[24]),
        .O(clk_rx_flt_delta0_carry_i_9_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 clk_rx_flt_delta1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta1_carry_n_0,clk_rx_flt_delta1_carry_n_1,clk_rx_flt_delta1_carry_n_2,clk_rx_flt_delta1_carry_n_3,clk_rx_flt_delta1_carry_n_4,clk_rx_flt_delta1_carry_n_5,clk_rx_flt_delta1_carry_n_6,clk_rx_flt_delta1_carry_n_7}),
        .DI({clk_rx_flt_delta1_carry_i_1_n_0,clk_rx_flt_delta1_carry_i_2_n_0,clk_rx_flt_delta1_carry_i_3_n_0,clk_rx_flt_delta1_carry_i_4_n_0,clk_rx_flt_delta1_carry_i_5_n_0,clk_rx_flt_delta1_carry_i_6_n_0,clk_rx_flt_delta1_carry_i_7_n_0,clk_rx_flt_delta1_carry_i_8_n_0}),
        .O(NLW_clk_rx_flt_delta1_carry_O_UNCONNECTED[7:0]),
        .S({clk_rx_flt_delta1_carry_i_9_n_0,clk_rx_flt_delta1_carry_i_10_n_0,clk_rx_flt_delta1_carry_i_11_n_0,clk_rx_flt_delta1_carry_i_12_n_0,clk_rx_flt_delta1_carry_i_13_n_0,clk_rx_flt_delta1_carry_i_14_n_0,clk_rx_flt_delta1_carry_i_15_n_0,clk_rx_flt_delta1_carry_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 clk_rx_flt_delta1_carry__0
       (.CI(clk_rx_flt_delta1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_delta1_carry__0_CO_UNCONNECTED[7:1],clk_rx_flt_delta1}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta1_carry__0_i_1_n_0}),
        .O(NLW_clk_rx_flt_delta1_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry__0_i_1
       (.I0(C[34]),
        .I1(\clk_rx_freq_reg[28]_0 ),
        .I2(C[33]),
        .I3(\clk_rx_freq_reg[27]_0 ),
        .O(clk_rx_flt_delta1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry__0_i_2
       (.I0(\clk_rx_freq_reg[28]_0 ),
        .I1(C[34]),
        .I2(\clk_rx_freq_reg[27]_0 ),
        .I3(C[33]),
        .O(clk_rx_flt_delta1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_1
       (.I0(C[32]),
        .I1(\clk_rx_freq_reg[26]_0 ),
        .I2(C[31]),
        .I3(\clk_rx_freq_reg[25]_0 ),
        .O(clk_rx_flt_delta1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_10
       (.I0(\clk_rx_freq_reg[24]_0 ),
        .I1(C[30]),
        .I2(\clk_rx_freq_reg[23]_0 ),
        .I3(C[29]),
        .O(clk_rx_flt_delta1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_11
       (.I0(\clk_rx_freq_reg[22]_0 ),
        .I1(C[28]),
        .I2(\clk_rx_freq_reg[21]_0 ),
        .I3(C[27]),
        .O(clk_rx_flt_delta1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_12
       (.I0(\clk_rx_freq_reg[20]_0 ),
        .I1(C[26]),
        .I2(\clk_rx_freq_reg[19]_0 ),
        .I3(C[25]),
        .O(clk_rx_flt_delta1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_13
       (.I0(\clk_rx_freq_reg[18]_0 ),
        .I1(C[24]),
        .I2(\clk_rx_freq_reg[17]_0 ),
        .I3(C[23]),
        .O(clk_rx_flt_delta1_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_14
       (.I0(\clk_rx_freq_reg[16]_0 ),
        .I1(C[22]),
        .I2(\clk_rx_freq_reg[15]_0 ),
        .I3(C[21]),
        .O(clk_rx_flt_delta1_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_15
       (.I0(\clk_rx_freq_reg[14]_0 ),
        .I1(C[20]),
        .I2(\clk_rx_freq_reg[13]_0 ),
        .I3(C[19]),
        .O(clk_rx_flt_delta1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_16
       (.I0(\clk_rx_freq_reg[12]_0 ),
        .I1(C[18]),
        .I2(\clk_rx_freq_reg[11]_0 ),
        .I3(C[17]),
        .O(clk_rx_flt_delta1_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_2
       (.I0(C[30]),
        .I1(\clk_rx_freq_reg[24]_0 ),
        .I2(C[29]),
        .I3(\clk_rx_freq_reg[23]_0 ),
        .O(clk_rx_flt_delta1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_3
       (.I0(C[28]),
        .I1(\clk_rx_freq_reg[22]_0 ),
        .I2(C[27]),
        .I3(\clk_rx_freq_reg[21]_0 ),
        .O(clk_rx_flt_delta1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_4
       (.I0(C[26]),
        .I1(\clk_rx_freq_reg[20]_0 ),
        .I2(C[25]),
        .I3(\clk_rx_freq_reg[19]_0 ),
        .O(clk_rx_flt_delta1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_5
       (.I0(C[24]),
        .I1(\clk_rx_freq_reg[18]_0 ),
        .I2(C[23]),
        .I3(\clk_rx_freq_reg[17]_0 ),
        .O(clk_rx_flt_delta1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_6
       (.I0(C[22]),
        .I1(\clk_rx_freq_reg[16]_0 ),
        .I2(C[21]),
        .I3(\clk_rx_freq_reg[15]_0 ),
        .O(clk_rx_flt_delta1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_7
       (.I0(C[20]),
        .I1(\clk_rx_freq_reg[14]_0 ),
        .I2(C[19]),
        .I3(\clk_rx_freq_reg[13]_0 ),
        .O(clk_rx_flt_delta1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_delta1_carry_i_8
       (.I0(C[18]),
        .I1(\clk_rx_freq_reg[12]_0 ),
        .I2(C[17]),
        .I3(\clk_rx_freq_reg[11]_0 ),
        .O(clk_rx_flt_delta1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_9
       (.I0(\clk_rx_freq_reg[26]_0 ),
        .I1(C[32]),
        .I2(\clk_rx_freq_reg[25]_0 ),
        .I3(C[31]),
        .O(clk_rx_flt_delta1_carry_i_9_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    \clk_rx_flt_delta[17]_i_1 
       (.I0(\clk_rx_flt_delta[17]_i_2_n_0 ),
        .I1(\clk_rx_flt_delta[17]_i_3_n_0 ),
        .I2(\clk_rx_flt_delta[17]_i_4_n_0 ),
        .O(clk_rx_flt_delta));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_delta[17]_i_2 
       (.I0(C[25]),
        .I1(C[26]),
        .I2(C[23]),
        .I3(C[24]),
        .I4(C[28]),
        .I5(C[27]),
        .O(\clk_rx_flt_delta[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_delta[17]_i_3 
       (.I0(C[31]),
        .I1(C[32]),
        .I2(C[29]),
        .I3(C[30]),
        .I4(C[34]),
        .I5(C[33]),
        .O(\clk_rx_flt_delta[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_delta[17]_i_4 
       (.I0(C[19]),
        .I1(C[20]),
        .I2(C[17]),
        .I3(C[18]),
        .I4(C[22]),
        .I5(C[21]),
        .O(\clk_rx_flt_delta[17]_i_4_n_0 ));
  FDSE \clk_rx_flt_delta_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[0]),
        .Q(\clk_rx_flt_delta_reg[3]_0 [0]),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[10]),
        .Q(\clk_rx_flt_delta_reg_n_0_[10] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[11]),
        .Q(\clk_rx_flt_delta_reg_n_0_[11] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[12]),
        .Q(\clk_rx_flt_delta_reg_n_0_[12] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[13]),
        .Q(\clk_rx_flt_delta_reg_n_0_[13] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[14]),
        .Q(\clk_rx_flt_delta_reg_n_0_[14] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[15]),
        .Q(\clk_rx_flt_delta_reg_n_0_[15] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[16]),
        .Q(\clk_rx_flt_delta_reg_n_0_[16] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[17]),
        .Q(\clk_rx_flt_delta_reg_n_0_[17] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[1]),
        .Q(\clk_rx_flt_delta_reg[3]_0 [1]),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[2]),
        .Q(\clk_rx_flt_delta_reg[3]_0 [2]),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[3]),
        .Q(\clk_rx_flt_delta_reg[3]_0 [3]),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[4]),
        .Q(\clk_rx_flt_delta_reg_n_0_[4] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[5]),
        .Q(\clk_rx_flt_delta_reg_n_0_[5] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[6]),
        .Q(\clk_rx_flt_delta_reg_n_0_[6] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[7]),
        .Q(\clk_rx_flt_delta_reg_n_0_[7] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[8]),
        .Q(\clk_rx_flt_delta_reg_n_0_[8] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[9]),
        .Q(\clk_rx_flt_delta_reg_n_0_[9] ),
        .S(clk_rx_flt_delta));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 clk_rx_flt_lock_cnt1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_lock_cnt1_carry_CO_UNCONNECTED[7:4],clk_rx_flt_lock_cnt_end,clk_rx_flt_lock_cnt1_carry_n_5,clk_rx_flt_lock_cnt1_carry_n_6,clk_rx_flt_lock_cnt1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,clk_rx_flt_lock_cnt1_carry_i_1_n_0,clk_rx_flt_lock_cnt1_carry_i_2_n_0,DI}),
        .O(NLW_clk_rx_flt_lock_cnt1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,clk_rx_flt_lock_cnt1_carry_i_5_n_0,clk_rx_flt_lock_cnt1_carry_i_6_n_0,clk_rx_flt_lock_cnt1_carry_i_7_n_0,clk_rx_flt_lock_cnt1_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_lock_cnt1_carry_i_1
       (.I0(clk_rx_flt_lock_cnt_reg[7]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [7]),
        .I2(clk_rx_flt_lock_cnt_reg[6]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [6]),
        .O(clk_rx_flt_lock_cnt1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    clk_rx_flt_lock_cnt1_carry_i_2
       (.I0(clk_rx_flt_lock_cnt_reg[5]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [5]),
        .I2(clk_rx_flt_lock_cnt_reg[4]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [4]),
        .O(clk_rx_flt_lock_cnt1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_5
       (.I0(clk_rx_flt_lock_cnt_reg[7]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [7]),
        .I2(clk_rx_flt_lock_cnt_reg[6]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [6]),
        .O(clk_rx_flt_lock_cnt1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_6
       (.I0(clk_rx_flt_lock_cnt_reg[5]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [5]),
        .I2(clk_rx_flt_lock_cnt_reg[4]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [4]),
        .O(clk_rx_flt_lock_cnt1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_7
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [3]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [2]),
        .O(clk_rx_flt_lock_cnt1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_8
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [1]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [0]),
        .O(clk_rx_flt_lock_cnt1_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \clk_rx_flt_lock_cnt1_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_0 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_1 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_2 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_3 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_4 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_5 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_6 ,\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_0 }),
        .O(\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_9_n_0,i__carry_i_10_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \clk_rx_flt_lock_cnt1_inferred__0/i__carry__0 
       (.CI(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],CO}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_flt_lock_cnt[0]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_lock_cnt[1]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_rx_flt_lock_cnt[2]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clk_rx_flt_lock_cnt[3]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I3(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clk_rx_flt_lock_cnt[4]_i_1 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .I3(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .I4(clk_rx_flt_lock_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clk_rx_flt_lock_cnt[5]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg[4]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .I3(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I4(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .I5(clk_rx_flt_lock_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clk_rx_flt_lock_cnt[6]_i_1 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ),
        .I1(clk_rx_flt_lock_cnt_reg[4]),
        .I2(clk_rx_flt_lock_cnt_reg[5]),
        .I3(clk_rx_flt_lock_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_rx_flt_lock_cnt[7]_i_2 
       (.I0(\clk_sm_cur_reg[0]_0 ),
        .I1(clk_rx_flt_lock_cnt_end),
        .O(clk_rx_flt_lock_cnt));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clk_rx_flt_lock_cnt[7]_i_3 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ),
        .I1(clk_rx_flt_lock_cnt_reg[6]),
        .I2(clk_rx_flt_lock_cnt_reg[5]),
        .I3(clk_rx_flt_lock_cnt_reg[4]),
        .I4(clk_rx_flt_lock_cnt_reg[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \clk_rx_flt_lock_cnt[7]_i_4 
       (.I0(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .I1(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .I2(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .I3(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .O(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[0]),
        .Q(\clk_rx_flt_lock_cnt_reg[3]_0 [0]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[1]),
        .Q(\clk_rx_flt_lock_cnt_reg[3]_0 [1]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[2]),
        .Q(\clk_rx_flt_lock_cnt_reg[3]_0 [2]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[3]),
        .Q(\clk_rx_flt_lock_cnt_reg[3]_0 [3]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[4]),
        .Q(clk_rx_flt_lock_cnt_reg[4]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[5]),
        .Q(clk_rx_flt_lock_cnt_reg[5]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[6]),
        .Q(clk_rx_flt_lock_cnt_reg[6]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[7]),
        .Q(clk_rx_flt_lock_cnt_reg[7]),
        .R(\clk_rx_flt_lock_cnt_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_2 
       (.I0(clk_rx_flt_a[33]),
        .I1(p_0_in_0[15]),
        .O(\clk_rx_flt_q[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_3 
       (.I0(clk_rx_flt_a[32]),
        .I1(p_0_in_0[14]),
        .O(\clk_rx_flt_q[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_4 
       (.I0(clk_rx_flt_a[31]),
        .I1(p_0_in_0[13]),
        .O(\clk_rx_flt_q[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_5 
       (.I0(clk_rx_flt_a[30]),
        .I1(p_0_in_0[12]),
        .O(\clk_rx_flt_q[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_6 
       (.I0(clk_rx_flt_a[29]),
        .I1(p_0_in_0[11]),
        .O(\clk_rx_flt_q[0][15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_7 
       (.I0(clk_rx_flt_a[28]),
        .I1(p_0_in_0[10]),
        .O(\clk_rx_flt_q[0][15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_8 
       (.I0(clk_rx_flt_a[27]),
        .I1(p_0_in_0[9]),
        .O(\clk_rx_flt_q[0][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_9 
       (.I0(clk_rx_flt_a[26]),
        .I1(p_0_in_0[8]),
        .O(\clk_rx_flt_q[0][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_2 
       (.I0(clk_rx_flt_a[25]),
        .I1(p_0_in_0[7]),
        .O(\clk_rx_flt_q[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_3 
       (.I0(clk_rx_flt_a[24]),
        .I1(p_0_in_0[6]),
        .O(\clk_rx_flt_q[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_4 
       (.I0(clk_rx_flt_a[23]),
        .I1(p_0_in_0[5]),
        .O(\clk_rx_flt_q[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_5 
       (.I0(clk_rx_flt_a[22]),
        .I1(p_0_in_0[4]),
        .O(\clk_rx_flt_q[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_6 
       (.I0(clk_rx_flt_a[21]),
        .I1(p_0_in_0[3]),
        .O(\clk_rx_flt_q[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_7 
       (.I0(clk_rx_flt_a[20]),
        .I1(p_0_in_0[2]),
        .O(\clk_rx_flt_q[0][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_8 
       (.I0(clk_rx_flt_a[19]),
        .I1(p_0_in_0[1]),
        .O(\clk_rx_flt_q[0][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_9 
       (.I0(clk_rx_flt_a[18]),
        .I1(p_0_in_0[0]),
        .O(\clk_rx_flt_q[0][7]_i_9_n_0 ));
  FDRE \clk_rx_flt_q_reg[0][0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[0]),
        .Q(C[17]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[10]),
        .Q(C[27]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[11]),
        .Q(C[28]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[12]),
        .Q(C[29]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[13]),
        .Q(C[30]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[14]),
        .Q(C[31]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[15]),
        .Q(C[32]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \clk_rx_flt_q_reg[0][15]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][15]_i_1_n_0 ,\clk_rx_flt_q_reg[0][15]_i_1_n_1 ,\clk_rx_flt_q_reg[0][15]_i_1_n_2 ,\clk_rx_flt_q_reg[0][15]_i_1_n_3 ,\clk_rx_flt_q_reg[0][15]_i_1_n_4 ,\clk_rx_flt_q_reg[0][15]_i_1_n_5 ,\clk_rx_flt_q_reg[0][15]_i_1_n_6 ,\clk_rx_flt_q_reg[0][15]_i_1_n_7 }),
        .DI(clk_rx_flt_a[33:26]),
        .O(p_2_in[15:8]),
        .S({\clk_rx_flt_q[0][15]_i_2_n_0 ,\clk_rx_flt_q[0][15]_i_3_n_0 ,\clk_rx_flt_q[0][15]_i_4_n_0 ,\clk_rx_flt_q[0][15]_i_5_n_0 ,\clk_rx_flt_q[0][15]_i_6_n_0 ,\clk_rx_flt_q[0][15]_i_7_n_0 ,\clk_rx_flt_q[0][15]_i_8_n_0 ,\clk_rx_flt_q[0][15]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[16]),
        .Q(C[33]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[17]),
        .Q(C[34]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \clk_rx_flt_q_reg[0][17]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED [7:1],\clk_rx_flt_q_reg[0][17]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED [7:2],p_2_in[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in_0[17:16]}));
  FDRE \clk_rx_flt_q_reg[0][1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[1]),
        .Q(C[18]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[2]),
        .Q(C[19]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[3]),
        .Q(C[20]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[4]),
        .Q(C[21]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[5]),
        .Q(C[22]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[6]),
        .Q(C[23]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[7]),
        .Q(C[24]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \clk_rx_flt_q_reg[0][7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][7]_i_1_n_0 ,\clk_rx_flt_q_reg[0][7]_i_1_n_1 ,\clk_rx_flt_q_reg[0][7]_i_1_n_2 ,\clk_rx_flt_q_reg[0][7]_i_1_n_3 ,\clk_rx_flt_q_reg[0][7]_i_1_n_4 ,\clk_rx_flt_q_reg[0][7]_i_1_n_5 ,\clk_rx_flt_q_reg[0][7]_i_1_n_6 ,\clk_rx_flt_q_reg[0][7]_i_1_n_7 }),
        .DI(clk_rx_flt_a[25:18]),
        .O(p_2_in[7:0]),
        .S({\clk_rx_flt_q[0][7]_i_2_n_0 ,\clk_rx_flt_q[0][7]_i_3_n_0 ,\clk_rx_flt_q[0][7]_i_4_n_0 ,\clk_rx_flt_q[0][7]_i_5_n_0 ,\clk_rx_flt_q[0][7]_i_6_n_0 ,\clk_rx_flt_q[0][7]_i_7_n_0 ,\clk_rx_flt_q[0][7]_i_8_n_0 ,\clk_rx_flt_q[0][7]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[8]),
        .Q(C[25]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_flt_q_reg[0][9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(p_2_in[9]),
        .Q(C[26]),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE clk_rx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_evt_reg_1),
        .Q(clk_rx_freq_evt_reg_0),
        .R(1'b0));
  FDRE clk_rx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_lock_cnt_end),
        .Q(clk_rx_freq_lock),
        .R(1'b0));
  FDRE \clk_rx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[17]),
        .Q(\clk_rx_freq_reg[11]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[18]),
        .Q(\clk_rx_freq_reg[12]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[19]),
        .Q(\clk_rx_freq_reg[13]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[20]),
        .Q(\clk_rx_freq_reg[14]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[21]),
        .Q(\clk_rx_freq_reg[15]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[22]),
        .Q(\clk_rx_freq_reg[16]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[23]),
        .Q(\clk_rx_freq_reg[17]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[24]),
        .Q(\clk_rx_freq_reg[18]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[25]),
        .Q(\clk_rx_freq_reg[19]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[26]),
        .Q(\clk_rx_freq_reg[20]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[27]),
        .Q(\clk_rx_freq_reg[21]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[28]),
        .Q(\clk_rx_freq_reg[22]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[29]),
        .Q(\clk_rx_freq_reg[23]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[30]),
        .Q(\clk_rx_freq_reg[24]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[31]),
        .Q(\clk_rx_freq_reg[25]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[32]),
        .Q(\clk_rx_freq_reg[26]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[33]),
        .Q(\clk_rx_freq_reg[27]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  FDRE \clk_rx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(C[34]),
        .Q(\clk_rx_freq_reg[28]_0 ),
        .R(\clk_rx_flt_b_reg[35]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_rx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(clk_rx_freq_run_reg_0),
        .O(clk_rx_freq_rst0));
  FDRE clk_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_rst0),
        .Q(clk_rx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_rx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(clk_rx_freq_run_reg_0),
        .O(clk_rx_freq_run0));
  FDRE clk_rx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_run0),
        .Q(clk_rx_freq_run),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_rx_tmr0_carry
       (.CI(\clk_rx_tmr_reg[0]_0 ),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry_n_0,clk_rx_tmr0_carry_n_1,clk_rx_tmr0_carry_n_2,clk_rx_tmr0_carry_n_3,clk_rx_tmr0_carry_n_4,clk_rx_tmr0_carry_n_5,clk_rx_tmr0_carry_n_6,clk_rx_tmr0_carry_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] }),
        .O(clk_rx_tmr0[7:0]),
        .S({clk_rx_tmr0_carry_i_1_n_0,clk_rx_tmr0_carry_i_2_n_0,clk_rx_tmr0_carry_i_3_n_0,clk_rx_tmr0_carry_i_4_n_0,clk_rx_tmr0_carry_i_5_n_0,clk_rx_tmr0_carry_i_6_n_0,clk_rx_tmr0_carry_i_7_n_0,clk_rx_tmr0_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_rx_tmr0_carry__0
       (.CI(clk_rx_tmr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry__0_n_0,clk_rx_tmr0_carry__0_n_1,clk_rx_tmr0_carry__0_n_2,clk_rx_tmr0_carry__0_n_3,clk_rx_tmr0_carry__0_n_4,clk_rx_tmr0_carry__0_n_5,clk_rx_tmr0_carry__0_n_6,clk_rx_tmr0_carry__0_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] }),
        .O(clk_rx_tmr0[15:8]),
        .S({clk_rx_tmr0_carry__0_i_1_n_0,clk_rx_tmr0_carry__0_i_2_n_0,clk_rx_tmr0_carry__0_i_3_n_0,clk_rx_tmr0_carry__0_i_4_n_0,clk_rx_tmr0_carry__0_i_5_n_0,clk_rx_tmr0_carry__0_i_6_n_0,clk_rx_tmr0_carry__0_i_7_n_0,clk_rx_tmr0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[16] ),
        .O(clk_rx_tmr0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[15] ),
        .O(clk_rx_tmr0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[14] ),
        .O(clk_rx_tmr0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[13] ),
        .O(clk_rx_tmr0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[12] ),
        .O(clk_rx_tmr0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[11] ),
        .O(clk_rx_tmr0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[10] ),
        .O(clk_rx_tmr0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[9] ),
        .O(clk_rx_tmr0_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_rx_tmr0_carry__1
       (.CI(clk_rx_tmr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry__1_n_0,clk_rx_tmr0_carry__1_n_1,clk_rx_tmr0_carry__1_n_2,clk_rx_tmr0_carry__1_n_3,clk_rx_tmr0_carry__1_n_4,clk_rx_tmr0_carry__1_n_5,clk_rx_tmr0_carry__1_n_6,clk_rx_tmr0_carry__1_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] }),
        .O(clk_rx_tmr0[23:16]),
        .S({clk_rx_tmr0_carry__1_i_1_n_0,clk_rx_tmr0_carry__1_i_2_n_0,clk_rx_tmr0_carry__1_i_3_n_0,clk_rx_tmr0_carry__1_i_4_n_0,clk_rx_tmr0_carry__1_i_5_n_0,clk_rx_tmr0_carry__1_i_6_n_0,clk_rx_tmr0_carry__1_i_7_n_0,clk_rx_tmr0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[24] ),
        .O(clk_rx_tmr0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[23] ),
        .O(clk_rx_tmr0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[22] ),
        .O(clk_rx_tmr0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[21] ),
        .O(clk_rx_tmr0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[20] ),
        .O(clk_rx_tmr0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[19] ),
        .O(clk_rx_tmr0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[18] ),
        .O(clk_rx_tmr0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[17] ),
        .O(clk_rx_tmr0_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_rx_tmr0_carry__2
       (.CI(clk_rx_tmr0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_tmr0_carry__2_CO_UNCONNECTED[7:6],clk_rx_tmr0_carry__2_n_2,clk_rx_tmr0_carry__2_n_3,clk_rx_tmr0_carry__2_n_4,clk_rx_tmr0_carry__2_n_5,clk_rx_tmr0_carry__2_n_6,clk_rx_tmr0_carry__2_n_7}),
        .DI({1'b0,1'b0,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] }),
        .O({NLW_clk_rx_tmr0_carry__2_O_UNCONNECTED[7],clk_rx_tmr0[30:24]}),
        .S({1'b0,clk_rx_tmr0_carry__2_i_1_n_0,clk_rx_tmr0_carry__2_i_2_n_0,clk_rx_tmr0_carry__2_i_3_n_0,clk_rx_tmr0_carry__2_i_4_n_0,clk_rx_tmr0_carry__2_i_5_n_0,clk_rx_tmr0_carry__2_i_6_n_0,clk_rx_tmr0_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[31] ),
        .O(clk_rx_tmr0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[30] ),
        .O(clk_rx_tmr0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[29] ),
        .O(clk_rx_tmr0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[28] ),
        .O(clk_rx_tmr0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[27] ),
        .O(clk_rx_tmr0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[26] ),
        .O(clk_rx_tmr0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[25] ),
        .O(clk_rx_tmr0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[8] ),
        .O(clk_rx_tmr0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[7] ),
        .O(clk_rx_tmr0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[6] ),
        .O(clk_rx_tmr0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[5] ),
        .O(clk_rx_tmr0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[4] ),
        .O(clk_rx_tmr0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[3] ),
        .O(clk_rx_tmr0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[2] ),
        .O(clk_rx_tmr0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[1] ),
        .O(clk_rx_tmr0_carry_i_8_n_0));
  FDRE clk_rx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_evt_reg_1),
        .Q(clk_rx_tmr_evt_reg_0),
        .R(1'b0));
  FDRE \clk_rx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [0]),
        .Q(\clk_rx_tmr_reg[0]_0 ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [10]),
        .Q(\clk_rx_tmr_reg_n_0_[10] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [11]),
        .Q(\clk_rx_tmr_reg_n_0_[11] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [12]),
        .Q(\clk_rx_tmr_reg_n_0_[12] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [13]),
        .Q(\clk_rx_tmr_reg_n_0_[13] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [14]),
        .Q(\clk_rx_tmr_reg_n_0_[14] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [15]),
        .Q(\clk_rx_tmr_reg_n_0_[15] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [16]),
        .Q(\clk_rx_tmr_reg_n_0_[16] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [17]),
        .Q(\clk_rx_tmr_reg_n_0_[17] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [18]),
        .Q(\clk_rx_tmr_reg_n_0_[18] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [19]),
        .Q(\clk_rx_tmr_reg_n_0_[19] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [1]),
        .Q(\clk_rx_tmr_reg_n_0_[1] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [20]),
        .Q(\clk_rx_tmr_reg_n_0_[20] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [21]),
        .Q(\clk_rx_tmr_reg_n_0_[21] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [22]),
        .Q(\clk_rx_tmr_reg_n_0_[22] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [23]),
        .Q(\clk_rx_tmr_reg_n_0_[23] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [24]),
        .Q(\clk_rx_tmr_reg_n_0_[24] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [25]),
        .Q(\clk_rx_tmr_reg_n_0_[25] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [26]),
        .Q(\clk_rx_tmr_reg_n_0_[26] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [27]),
        .Q(\clk_rx_tmr_reg_n_0_[27] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [28]),
        .Q(\clk_rx_tmr_reg_n_0_[28] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [29]),
        .Q(\clk_rx_tmr_reg_n_0_[29] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [2]),
        .Q(\clk_rx_tmr_reg_n_0_[2] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [30]),
        .Q(\clk_rx_tmr_reg_n_0_[30] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [31]),
        .Q(\clk_rx_tmr_reg_n_0_[31] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [3]),
        .Q(\clk_rx_tmr_reg_n_0_[3] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [4]),
        .Q(\clk_rx_tmr_reg_n_0_[4] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [5]),
        .Q(\clk_rx_tmr_reg_n_0_[5] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [6]),
        .Q(\clk_rx_tmr_reg_n_0_[6] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [7]),
        .Q(\clk_rx_tmr_reg_n_0_[7] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [8]),
        .Q(\clk_rx_tmr_reg_n_0_[8] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  FDRE \clk_rx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr_reg[31]_1 ),
        .D(\clk_rx_tmr_reg[31]_2 [9]),
        .Q(\clk_rx_tmr_reg_n_0_[9] ),
        .R(\clk_rx_tmr_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h2123)) 
    \clk_sm_cur[0]_i_1 
       (.I0(\clk_sm_cur[2]_i_3_n_0 ),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .O(\clk_sm_cur[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \clk_sm_cur[1]_i_1 
       (.I0(clk_sm_cur[0]),
        .I1(\clk_sm_cur[2]_i_3_n_0 ),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[2]),
        .O(\clk_sm_cur[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0240)) 
    \clk_sm_cur[2]_i_2 
       (.I0(\clk_sm_cur[2]_i_3_n_0 ),
        .I1(clk_sm_cur[0]),
        .I2(clk_sm_cur[1]),
        .I3(clk_sm_cur[2]),
        .O(\clk_sm_cur[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \clk_sm_cur[2]_i_3 
       (.I0(\clk_rx_flt_b[35]_i_6_n_0 ),
        .I1(\clk_rx_flt_b[35]_i_5_n_0 ),
        .I2(clk_cnt_reg[4]),
        .I3(clk_cnt_reg[3]),
        .I4(clk_cnt_reg[6]),
        .I5(clk_cnt_reg[5]),
        .O(\clk_sm_cur[2]_i_3_n_0 ));
  FDRE \clk_sm_cur_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[0]_i_1_n_0 ),
        .Q(clk_sm_cur[0]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_sm_cur_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[1]_i_1_n_0 ),
        .Q(clk_sm_cur[1]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE \clk_sm_cur_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[2]_i_2_n_0 ),
        .Q(clk_sm_cur[2]),
        .R(\clk_cnt_reg[0]_0 ));
  FDRE clk_tx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_evt_reg_1),
        .Q(clk_tx_freq_evt_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000002E220000)) 
    clk_tx_freq_lock_i_1
       (.I0(clk_tx_freq_lock_reg_0),
        .I1(\clk_sm_cur_reg[0]_0 ),
        .I2(clk_tx_freq_lock_reg_1),
        .I3(dest_out),
        .I4(i_reg_clkdet_run),
        .I5(clk_tx_freq_lock_reg_2),
        .O(clk_tx_freq_lock_i_1_n_0));
  FDRE clk_tx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_lock_i_1_n_0),
        .Q(clk_tx_freq_lock_reg_0),
        .R(1'b0));
  FDRE \clk_tx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_17),
        .Q(clk_tx_freq[0]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_16),
        .Q(clk_tx_freq[1]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_tx_freq[2]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_tx_freq[3]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_tx_freq[4]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_tx_freq[5]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_tx_freq[6]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_tx_freq[7]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_tx_freq[8]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_tx_freq[9]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_tx_freq[10]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_tx_freq[11]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_tx_freq[12]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_tx_freq[13]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_tx_freq[14]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_tx_freq[15]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_tx_freq[16]),
        .R(\clk_tx_freq_reg[28]_0 ));
  FDRE \clk_tx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_sm_cur_reg[0]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_tx_freq[17]),
        .R(\clk_tx_freq_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_tx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(clk_tx_freq_lock_reg_1),
        .O(clk_tx_freq_rst0));
  FDRE clk_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_rst0),
        .Q(clk_tx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_tx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(clk_tx_freq_lock_reg_1),
        .O(clk_tx_freq_run0));
  FDRE clk_tx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_run0),
        .Q(clk_tx_freq_run),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_tx_tmr0_carry
       (.CI(Q),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry_n_0,clk_tx_tmr0_carry_n_1,clk_tx_tmr0_carry_n_2,clk_tx_tmr0_carry_n_3,clk_tx_tmr0_carry_n_4,clk_tx_tmr0_carry_n_5,clk_tx_tmr0_carry_n_6,clk_tx_tmr0_carry_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] }),
        .O(clk_tx_tmr0[7:0]),
        .S({clk_tx_tmr0_carry_i_1_n_0,clk_tx_tmr0_carry_i_2_n_0,clk_tx_tmr0_carry_i_3_n_0,clk_tx_tmr0_carry_i_4_n_0,clk_tx_tmr0_carry_i_5_n_0,clk_tx_tmr0_carry_i_6_n_0,clk_tx_tmr0_carry_i_7_n_0,clk_tx_tmr0_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_tx_tmr0_carry__0
       (.CI(clk_tx_tmr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry__0_n_0,clk_tx_tmr0_carry__0_n_1,clk_tx_tmr0_carry__0_n_2,clk_tx_tmr0_carry__0_n_3,clk_tx_tmr0_carry__0_n_4,clk_tx_tmr0_carry__0_n_5,clk_tx_tmr0_carry__0_n_6,clk_tx_tmr0_carry__0_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] }),
        .O(clk_tx_tmr0[15:8]),
        .S({clk_tx_tmr0_carry__0_i_1_n_0,clk_tx_tmr0_carry__0_i_2_n_0,clk_tx_tmr0_carry__0_i_3_n_0,clk_tx_tmr0_carry__0_i_4_n_0,clk_tx_tmr0_carry__0_i_5_n_0,clk_tx_tmr0_carry__0_i_6_n_0,clk_tx_tmr0_carry__0_i_7_n_0,clk_tx_tmr0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[16] ),
        .O(clk_tx_tmr0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[15] ),
        .O(clk_tx_tmr0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[14] ),
        .O(clk_tx_tmr0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[13] ),
        .O(clk_tx_tmr0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[12] ),
        .O(clk_tx_tmr0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[11] ),
        .O(clk_tx_tmr0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[10] ),
        .O(clk_tx_tmr0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[9] ),
        .O(clk_tx_tmr0_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_tx_tmr0_carry__1
       (.CI(clk_tx_tmr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry__1_n_0,clk_tx_tmr0_carry__1_n_1,clk_tx_tmr0_carry__1_n_2,clk_tx_tmr0_carry__1_n_3,clk_tx_tmr0_carry__1_n_4,clk_tx_tmr0_carry__1_n_5,clk_tx_tmr0_carry__1_n_6,clk_tx_tmr0_carry__1_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] }),
        .O(clk_tx_tmr0[23:16]),
        .S({clk_tx_tmr0_carry__1_i_1_n_0,clk_tx_tmr0_carry__1_i_2_n_0,clk_tx_tmr0_carry__1_i_3_n_0,clk_tx_tmr0_carry__1_i_4_n_0,clk_tx_tmr0_carry__1_i_5_n_0,clk_tx_tmr0_carry__1_i_6_n_0,clk_tx_tmr0_carry__1_i_7_n_0,clk_tx_tmr0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[24] ),
        .O(clk_tx_tmr0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[23] ),
        .O(clk_tx_tmr0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[22] ),
        .O(clk_tx_tmr0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[21] ),
        .O(clk_tx_tmr0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[20] ),
        .O(clk_tx_tmr0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[19] ),
        .O(clk_tx_tmr0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[18] ),
        .O(clk_tx_tmr0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[17] ),
        .O(clk_tx_tmr0_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 clk_tx_tmr0_carry__2
       (.CI(clk_tx_tmr0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_tx_tmr0_carry__2_CO_UNCONNECTED[7:6],clk_tx_tmr0_carry__2_n_2,clk_tx_tmr0_carry__2_n_3,clk_tx_tmr0_carry__2_n_4,clk_tx_tmr0_carry__2_n_5,clk_tx_tmr0_carry__2_n_6,clk_tx_tmr0_carry__2_n_7}),
        .DI({1'b0,1'b0,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] }),
        .O({NLW_clk_tx_tmr0_carry__2_O_UNCONNECTED[7],clk_tx_tmr0[30:24]}),
        .S({1'b0,clk_tx_tmr0_carry__2_i_1_n_0,clk_tx_tmr0_carry__2_i_2_n_0,clk_tx_tmr0_carry__2_i_3_n_0,clk_tx_tmr0_carry__2_i_4_n_0,clk_tx_tmr0_carry__2_i_5_n_0,clk_tx_tmr0_carry__2_i_6_n_0,clk_tx_tmr0_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[31] ),
        .O(clk_tx_tmr0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[30] ),
        .O(clk_tx_tmr0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[29] ),
        .O(clk_tx_tmr0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[28] ),
        .O(clk_tx_tmr0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[27] ),
        .O(clk_tx_tmr0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[26] ),
        .O(clk_tx_tmr0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[25] ),
        .O(clk_tx_tmr0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[8] ),
        .O(clk_tx_tmr0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[7] ),
        .O(clk_tx_tmr0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[6] ),
        .O(clk_tx_tmr0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[5] ),
        .O(clk_tx_tmr0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[4] ),
        .O(clk_tx_tmr0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[3] ),
        .O(clk_tx_tmr0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[2] ),
        .O(clk_tx_tmr0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[1] ),
        .O(clk_tx_tmr0_carry_i_8_n_0));
  FDRE clk_tx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_evt_reg_1),
        .Q(clk_tx_tmr_evt_reg_0),
        .R(1'b0));
  FDRE \clk_tx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q),
        .R(SR));
  FDRE \clk_tx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\clk_tx_tmr_reg_n_0_[10] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\clk_tx_tmr_reg_n_0_[11] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\clk_tx_tmr_reg_n_0_[12] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\clk_tx_tmr_reg_n_0_[13] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\clk_tx_tmr_reg_n_0_[14] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\clk_tx_tmr_reg_n_0_[15] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\clk_tx_tmr_reg_n_0_[16] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\clk_tx_tmr_reg_n_0_[17] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\clk_tx_tmr_reg_n_0_[18] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\clk_tx_tmr_reg_n_0_[19] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\clk_tx_tmr_reg_n_0_[1] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\clk_tx_tmr_reg_n_0_[20] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\clk_tx_tmr_reg_n_0_[21] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\clk_tx_tmr_reg_n_0_[22] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\clk_tx_tmr_reg_n_0_[23] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\clk_tx_tmr_reg_n_0_[24] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\clk_tx_tmr_reg_n_0_[25] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\clk_tx_tmr_reg_n_0_[26] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\clk_tx_tmr_reg_n_0_[27] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\clk_tx_tmr_reg_n_0_[28] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\clk_tx_tmr_reg_n_0_[29] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\clk_tx_tmr_reg_n_0_[2] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\clk_tx_tmr_reg_n_0_[30] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\clk_tx_tmr_reg_n_0_[31] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\clk_tx_tmr_reg_n_0_[3] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\clk_tx_tmr_reg_n_0_[4] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\clk_tx_tmr_reg_n_0_[5] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\clk_tx_tmr_reg_n_0_[6] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\clk_tx_tmr_reg_n_0_[7] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\clk_tx_tmr_reg_n_0_[8] ),
        .R(SR));
  FDRE \clk_tx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\clk_tx_tmr_reg_n_0_[9] ),
        .R(SR));
  FDRE clkdet_ctrl_rx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_ctrl_rx_tmr_clr_del_reg_1),
        .Q(clkdet_ctrl_rx_tmr_clr_del),
        .R(1'b0));
  FDRE clkdet_ctrl_tx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_ctrl_tx_tmr_clr_del_reg_1),
        .Q(clkdet_ctrl_tx_tmr_clr_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \druclk_freq_cnt[0]_i_2 
       (.I0(druclk_freq_cnt_reg[0]),
        .O(\druclk_freq_cnt[0]_i_2_n_0 ));
  FDCE \druclk_freq_cnt_reg[0] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \druclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[0]_i_1_n_0 ,\druclk_freq_cnt_reg[0]_i_1_n_1 ,\druclk_freq_cnt_reg[0]_i_1_n_2 ,\druclk_freq_cnt_reg[0]_i_1_n_3 ,\druclk_freq_cnt_reg[0]_i_1_n_4 ,\druclk_freq_cnt_reg[0]_i_1_n_5 ,\druclk_freq_cnt_reg[0]_i_1_n_6 ,\druclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\druclk_freq_cnt_reg[0]_i_1_n_8 ,\druclk_freq_cnt_reg[0]_i_1_n_9 ,\druclk_freq_cnt_reg[0]_i_1_n_10 ,\druclk_freq_cnt_reg[0]_i_1_n_11 ,\druclk_freq_cnt_reg[0]_i_1_n_12 ,\druclk_freq_cnt_reg[0]_i_1_n_13 ,\druclk_freq_cnt_reg[0]_i_1_n_14 ,\druclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({druclk_freq_cnt_reg[7:1],\druclk_freq_cnt[0]_i_2_n_0 }));
  FDCE \druclk_freq_cnt_reg[10] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[10]));
  FDCE \druclk_freq_cnt_reg[11] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[11]));
  FDCE \druclk_freq_cnt_reg[12] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[12]));
  FDCE \druclk_freq_cnt_reg[13] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[13]));
  FDCE \druclk_freq_cnt_reg[14] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[14]));
  FDCE \druclk_freq_cnt_reg[15] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[15]));
  FDCE \druclk_freq_cnt_reg[16] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \druclk_freq_cnt_reg[16]_i_1 
       (.CI(\druclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\druclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\druclk_freq_cnt_reg[16]_i_1_n_14 ,\druclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,druclk_freq_cnt_reg[17:16]}));
  FDCE \druclk_freq_cnt_reg[17] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[17]));
  FDCE \druclk_freq_cnt_reg[1] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[1]));
  FDCE \druclk_freq_cnt_reg[2] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[2]));
  FDCE \druclk_freq_cnt_reg[3] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[3]));
  FDCE \druclk_freq_cnt_reg[4] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[4]));
  FDCE \druclk_freq_cnt_reg[5] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[5]));
  FDCE \druclk_freq_cnt_reg[6] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[6]));
  FDCE \druclk_freq_cnt_reg[7] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[7]));
  FDCE \druclk_freq_cnt_reg[8] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \druclk_freq_cnt_reg[8]_i_1 
       (.CI(\druclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[8]_i_1_n_0 ,\druclk_freq_cnt_reg[8]_i_1_n_1 ,\druclk_freq_cnt_reg[8]_i_1_n_2 ,\druclk_freq_cnt_reg[8]_i_1_n_3 ,\druclk_freq_cnt_reg[8]_i_1_n_4 ,\druclk_freq_cnt_reg[8]_i_1_n_5 ,\druclk_freq_cnt_reg[8]_i_1_n_6 ,\druclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\druclk_freq_cnt_reg[8]_i_1_n_8 ,\druclk_freq_cnt_reg[8]_i_1_n_9 ,\druclk_freq_cnt_reg[8]_i_1_n_10 ,\druclk_freq_cnt_reg[8]_i_1_n_11 ,\druclk_freq_cnt_reg[8]_i_1_n_12 ,\druclk_freq_cnt_reg[8]_i_1_n_13 ,\druclk_freq_cnt_reg[8]_i_1_n_14 ,\druclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S(druclk_freq_cnt_reg[15:8]));
  FDCE \druclk_freq_cnt_reg[9] 
       (.C(clk),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[9]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_1
       (.I0(\clk_rx_flt_delta_reg_n_0_[16] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[17] ),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(\clk_rx_flt_delta_reg[3]_0 [1]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [9]),
        .I2(\clk_rx_flt_delta_reg[3]_0 [0]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [8]),
        .O(i__carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_3
       (.I0(\clk_rx_flt_delta_reg_n_0_[14] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[15] ),
        .O(i__carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4
       (.I0(\clk_rx_flt_delta_reg_n_0_[12] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[13] ),
        .O(i__carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(\clk_rx_flt_delta_reg_n_0_[10] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[11] ),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6
       (.I0(\clk_rx_flt_delta_reg_n_0_[8] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[9] ),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7
       (.I0(\clk_rx_flt_delta_reg_n_0_[6] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[7] ),
        .O(i__carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8
       (.I0(\clk_rx_flt_delta_reg_n_0_[4] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[5] ),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(\clk_rx_flt_delta_reg[3]_0 [3]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [11]),
        .I2(\clk_rx_flt_delta_reg[3]_0 [2]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 [10]),
        .O(i__carry_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \txclk_freq_cnt[0]_i_2 
       (.I0(txclk_freq_cnt_reg[0]),
        .O(\txclk_freq_cnt[0]_i_2_n_0 ));
  FDCE \txclk_freq_cnt_reg[0] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \txclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[0]_i_1_n_0 ,\txclk_freq_cnt_reg[0]_i_1_n_1 ,\txclk_freq_cnt_reg[0]_i_1_n_2 ,\txclk_freq_cnt_reg[0]_i_1_n_3 ,\txclk_freq_cnt_reg[0]_i_1_n_4 ,\txclk_freq_cnt_reg[0]_i_1_n_5 ,\txclk_freq_cnt_reg[0]_i_1_n_6 ,\txclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\txclk_freq_cnt_reg[0]_i_1_n_8 ,\txclk_freq_cnt_reg[0]_i_1_n_9 ,\txclk_freq_cnt_reg[0]_i_1_n_10 ,\txclk_freq_cnt_reg[0]_i_1_n_11 ,\txclk_freq_cnt_reg[0]_i_1_n_12 ,\txclk_freq_cnt_reg[0]_i_1_n_13 ,\txclk_freq_cnt_reg[0]_i_1_n_14 ,\txclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({txclk_freq_cnt_reg[7:1],\txclk_freq_cnt[0]_i_2_n_0 }));
  FDCE \txclk_freq_cnt_reg[10] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[10]));
  FDCE \txclk_freq_cnt_reg[11] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[11]));
  FDCE \txclk_freq_cnt_reg[12] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[12]));
  FDCE \txclk_freq_cnt_reg[13] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[13]));
  FDCE \txclk_freq_cnt_reg[14] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[14]));
  FDCE \txclk_freq_cnt_reg[15] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[15]));
  FDCE \txclk_freq_cnt_reg[16] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \txclk_freq_cnt_reg[16]_i_1 
       (.CI(\txclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\txclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\txclk_freq_cnt_reg[16]_i_1_n_14 ,\txclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txclk_freq_cnt_reg[17:16]}));
  FDCE \txclk_freq_cnt_reg[17] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[17]));
  FDCE \txclk_freq_cnt_reg[1] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[1]));
  FDCE \txclk_freq_cnt_reg[2] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[2]));
  FDCE \txclk_freq_cnt_reg[3] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[3]));
  FDCE \txclk_freq_cnt_reg[4] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[4]));
  FDCE \txclk_freq_cnt_reg[5] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[5]));
  FDCE \txclk_freq_cnt_reg[6] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[6]));
  FDCE \txclk_freq_cnt_reg[7] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[7]));
  FDCE \txclk_freq_cnt_reg[8] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \txclk_freq_cnt_reg[8]_i_1 
       (.CI(\txclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[8]_i_1_n_0 ,\txclk_freq_cnt_reg[8]_i_1_n_1 ,\txclk_freq_cnt_reg[8]_i_1_n_2 ,\txclk_freq_cnt_reg[8]_i_1_n_3 ,\txclk_freq_cnt_reg[8]_i_1_n_4 ,\txclk_freq_cnt_reg[8]_i_1_n_5 ,\txclk_freq_cnt_reg[8]_i_1_n_6 ,\txclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\txclk_freq_cnt_reg[8]_i_1_n_8 ,\txclk_freq_cnt_reg[8]_i_1_n_9 ,\txclk_freq_cnt_reg[8]_i_1_n_10 ,\txclk_freq_cnt_reg[8]_i_1_n_11 ,\txclk_freq_cnt_reg[8]_i_1_n_12 ,\txclk_freq_cnt_reg[8]_i_1_n_13 ,\txclk_freq_cnt_reg[8]_i_1_n_14 ,\txclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S(txclk_freq_cnt_reg[15:8]));
  FDCE \txclk_freq_cnt_reg[9] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gt_usrclk_source_8series
   (dest_out,
    gtrefclk0_in,
    CLK_IN,
    txoutclk,
    tx_tmds_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    out,
    gtwiz_userclk_rx_active_sync_reg_0,
    DRP_Status_Rdy_reg,
    mmcm_adv_inst,
    MMCM_LOCKED_OUT,
    E,
    tx_video_clk,
    p_0_in,
    vid_phy_axi4lite_aclk,
    Q,
    mgtrefclk0_pad_p_in,
    mgtrefclk0_pad_n_in,
    txoutclk_out,
    \tx_mmcm.bufg_gt_tx_usrclk_inst_0 ,
    D,
    gtwiz_userclk_rx_active_meta_reg_0,
    drp_txn_available_del_reg,
    vid_phy_axi4lite_aresetn,
    O,
    mmcm_adv_inst_0,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ,
    vid_phy_axi4lite_rready,
    DRP_Rsp_Rd_Toggle_reg,
    DRP_Rsp_Rd_Toggle_reg_0,
    \DRP_Config_Reg_reg[31] ,
    lopt,
    lopt_1,
    lopt_2);
  output [16:0]dest_out;
  output [0:0]gtrefclk0_in;
  output CLK_IN;
  output txoutclk;
  output tx_tmds_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output out;
  output gtwiz_userclk_rx_active_sync_reg_0;
  output DRP_Status_Rdy_reg;
  output [22:0]mmcm_adv_inst;
  output MMCM_LOCKED_OUT;
  output [0:0]E;
  output tx_video_clk;
  input p_0_in;
  input vid_phy_axi4lite_aclk;
  input [0:0]Q;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk0_pad_n_in;
  input [0:0]txoutclk_out;
  input [3:0]\tx_mmcm.bufg_gt_tx_usrclk_inst_0 ;
  input [0:0]D;
  input [0:0]gtwiz_userclk_rx_active_meta_reg_0;
  input [0:0]drp_txn_available_del_reg;
  input vid_phy_axi4lite_aresetn;
  input [7:0]O;
  input [1:0]mmcm_adv_inst_0;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ;
  input [5:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ;
  input vid_phy_axi4lite_rready;
  input DRP_Rsp_Rd_Toggle_reg;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input [26:0]\DRP_Config_Reg_reg[31] ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire CESYNC_gtrefclk0_odiv2;
  wire CLK_IN;
  wire CLRSYNC_gtrefclk0_odiv2;
  wire [0:0]D;
  wire [26:0]\DRP_Config_Reg_reg[31] ;
  wire DRP_Rsp_Rd_Toggle_reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_reg;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]E;
  wire MMCM_LOCKED_OUT;
  wire [7:0]O;
  wire [0:0]Q;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ;
  wire [5:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire [16:0]dest_out;
  wire [2:0]drp_state;
  wire [0:0]drp_txn_available_del_reg;
  wire [0:0]gtrefclk0_in;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_meta;
  wire [0:0]gtwiz_userclk_rx_active_meta_reg_0;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_sync;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_sync;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire [22:0]mmcm_adv_inst;
  wire [1:0]mmcm_adv_inst_0;
  wire p_0_in;
  wire [15:15]p_1_in__0;
  wire q0_clk0_gtrefclk_div1_i;
  wire [6:0]\tx_mmcm.TX_DADDR ;
  wire \tx_mmcm.TX_DEN ;
  wire [15:0]\tx_mmcm.TX_DI ;
  wire [15:0]\tx_mmcm.TX_DO ;
  wire \tx_mmcm.TX_DRDY ;
  wire \tx_mmcm.TX_DWE ;
  wire [3:0]\tx_mmcm.bufg_gt_tx_usrclk_inst_0 ;
  wire \tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ;
  wire \tx_mmcm.obuftds_tx_en_t_out ;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire [0:0]txoutclk_out;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_rready;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign gtwiz_userclk_rx_active_sync_reg_0 = gtwiz_userclk_rx_active_sync;
  assign lopt = \<const1> ;
  assign out = gtwiz_userclk_tx_active_sync;
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_MGTREFCLK0_INST
       (.CEB(Q),
        .I(mgtrefclk0_pad_p_in),
        .IB(mgtrefclk0_pad_n_in),
        .O(gtrefclk0_in),
        .ODIV2(q0_clk0_gtrefclk_div1_i));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_gtrefclk0_odiv2_inst
       (.CE(CESYNC_gtrefclk0_odiv2),
        .CEMASK(1'b0),
        .CLR(CLRSYNC_gtrefclk0_odiv2),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(q0_clk0_gtrefclk_div1_i),
        .O(CLK_IN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC bufg_gt_sync_gtrefclk0_odiv2_inst
       (.CE(1'b1),
        .CESYNC(CESYNC_gtrefclk0_odiv2),
        .CLK(q0_clk0_gtrefclk_div1_i),
        .CLR(1'b0),
        .CLRSYNC(CLRSYNC_gtrefclk0_odiv2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_meta_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_active_meta_reg_0),
        .D(1'b1),
        .Q(gtwiz_userclk_rx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_sync_reg
       (.C(1'b0),
        .CE(1'b1),
        .CLR(gtwiz_userclk_rx_active_meta_reg_0),
        .D(gtwiz_userclk_rx_active_meta),
        .Q(gtwiz_userclk_rx_active_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_meta_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\tx_mmcm.bufg_gt_tx_usrclk_inst_0 [0]),
        .D(1'b1),
        .Q(gtwiz_userclk_tx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_sync_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\tx_mmcm.bufg_gt_tx_usrclk_inst_0 [0]),
        .D(gtwiz_userclk_tx_active_meta),
        .Q(gtwiz_userclk_tx_active_sync));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(\tx_mmcm.TX_DRDY ),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  OBUFTDS #(
    .IOSTANDARD("DEFAULT")) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST 
       (.I(\tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ),
        .O(tx_tmds_clk_p),
        .OB(tx_tmds_clk_n),
        .T(\tx_mmcm.obuftds_tx_en_t_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(8),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("TRUE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST 
       (.CLK(tx_tmds_clk),
        .CLKDIV(tx_tmds_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,D,1'b1}),
        .OQ(\tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ),
        .RST(1'b0),
        .T(D),
        .T_OUT(\tx_mmcm.obuftds_tx_en_t_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi \tx_mmcm.TXPLL_DRP_INST 
       (.DEN(\tx_mmcm.TX_DEN ),
        .DO(\tx_mmcm.TX_DO ),
        .DRDY(\tx_mmcm.TX_DRDY ),
        .\DRPDI_reg[15]_0 (\tx_mmcm.TX_DI ),
        .\DRP_Config_Reg_reg[31]_0 (\DRP_Config_Reg_reg[31] ),
        .DRP_Rsp_Rd_Toggle_reg_0(DRP_Rsp_Rd_Toggle_reg),
        .DRP_Rsp_Rd_Toggle_reg_1(DRP_Rsp_Rd_Toggle_reg_0),
        .DRP_Status_Rdy_reg_0(DRP_Status_Rdy_reg),
        .DRP_Txn_Avail_Toggle_q(DRP_Txn_Avail_Toggle_q),
        .DWE(\tx_mmcm.TX_DWE ),
        .Q(\tx_mmcm.TX_DADDR ),
        .dest_out(DRP_Txn_Avail_Toggle_sync),
        .drp_state(drp_state),
        .drp_txn_available_del_reg_0(drp_txn_available_del_reg),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in__0),
        .\syncstages_ff_reg[2][17] (dest_out),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \tx_mmcm.bufg_gt_tx_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV(\tx_mmcm.bufg_gt_tx_usrclk_inst_0 [3:1]),
        .I(txoutclk_out),
        .O(txoutclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_CLOCK_MODULE_8series \tx_mmcm.txoutclk_mmcm0_i 
       (.CLK_IN(CLK_IN),
        .DADDR(\tx_mmcm.TX_DADDR ),
        .DEN(\tx_mmcm.TX_DEN ),
        .DI(\tx_mmcm.TX_DI ),
        .DO(\tx_mmcm.TX_DO ),
        .DRDY(\tx_mmcm.TX_DRDY ),
        .DWE(\tx_mmcm.TX_DWE ),
        .E(E),
        .MMCM_LOCKED_OUT(MMCM_LOCKED_OUT),
        .O(O),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .mmcm_adv_inst_0(mmcm_adv_inst),
        .mmcm_adv_inst_1(mmcm_adv_inst_0),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_video_clk(tx_video_clk),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gthe4_common
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    DRPDO,
    b0_QPLL_LOCK_DLY2_out,
    gtwiz_reset_qpll0lock_in,
    D,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtrefclk0_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ,
    dest_out,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[16] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]DRPDO;
  output b0_QPLL_LOCK_DLY2_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]D;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input [0:0]gtrefclk0_in;
  input [1:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ;
  input [15:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ;
  input [5:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ;
  input dest_out;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;

  wire [23:0]D;
  wire [15:0]DRPDO;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]Q;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire dest_out;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire [9:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ;
  wire [15:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ;
  wire [5:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire qpll0lock_out;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire qpll1lock_out;
  wire [0:0]qpll1refclk_in;

  LUT5 #(
    .INIT(32'h00004540)) 
    \b0_QPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[0] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [7]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[0] [3]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[0] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[0] [1]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[23]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    b0_QPLL_LOCK_DLY_i_1
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[0] [3]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[0] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[0] [1]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ),
        .O(b0_QPLL_LOCK_DLY2_out));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    gt_wrapper_inst_i_1
       (.I0(qpll0lock_out),
        .I1(dest_out),
        .I2(qpll1lock_out),
        .O(gtwiz_reset_qpll0lock_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0000),
    .BIAS_CFG3(16'h0040),
    .BIAS_CFG4(16'h0000),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0900),
    .PPF1_CFG(16'h0900),
    .QPLL0CLKOUT_RATE("HALF"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'h1028),
    .QPLL0_CFG1_G3(16'h1028),
    .QPLL0_CFG2(16'h0FC0),
    .QPLL0_CFG2_G3(16'h0FC0),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h00A5),
    .QPLL0_CP(10'b0000011111),
    .QPLL0_CP_G3(10'b0000011111),
    .QPLL0_FBDIV(40),
    .QPLL0_FBDIV_G3(80),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b0100110111),
    .QPLL0_LPF_G3(10'b1111111111),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b0),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'h1028),
    .QPLL1_CFG1_G3(16'h1028),
    .QPLL1_CFG2(16'h0FC0),
    .QPLL1_CFG2_G3(16'h0FC0),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h00A5),
    .QPLL1_CP(10'b0000011111),
    .QPLL1_CP_G3(10'b0000011111),
    .QPLL1_FBDIV(40),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b0100110111),
    .QPLL1_LPF_G3(10'b1111111111),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b0),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE")) 
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 }),
        .DRPCLK(drpclk),
        .DRPDI(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ),
        .DRPDO(DRPDO),
        .DRPEN(drpen_common_in),
        .DRPRDY(drprdy_common_out),
        .DRPWE(drpwe_common_in),
        .GTGREFCLK0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ),
        .GTGREFCLK1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk0_in),
        .GTREFCLK01(gtrefclk0_in),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 }),
        .PMARSVDOUT1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0clk_in),
        .QPLL0OUTREFCLK(qpll0refclk_in),
        .QPLL0PD(Q[0]),
        .QPLL0REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 [2:0]),
        .QPLL0RESET(gtwiz_reset_qpll0reset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(qpll1lock_out),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b1),
        .QPLL1OUTCLK(qpll1clk_in),
        .QPLL1OUTREFCLK(qpll1refclk_in),
        .QPLL1PD(Q[1]),
        .QPLL1REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 [5:3]),
        .QPLL1RESET(gtwiz_reset_qpll0reset_out),
        .QPLLDMONITOR0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 }),
        .QPLLDMONITOR1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 }),
        .RXRECCLK1SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 }),
        .SDM0RESET(1'b1),
        .SDM0TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 }),
        .SDM1RESET(1'b1),
        .SDM1TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .TCONGPI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TCONGPO({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 }),
        .TCONPOWERUP(1'b0),
        .TCONRESET({1'b0,1'b0}),
        .TCONRSVDIN1({1'b0,1'b0}),
        .TCONRSVDOUT0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ));
endmodule

(* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0_gtwrapper,exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,Vivado 2022.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    cpllrefclksel_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    loopback_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    rxpllclksel_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxsysclksel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txelecidle_in,
    txinhibit_in,
    txpllclksel_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsysclksel_in,
    txusrclk_in,
    txusrclk2_in,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drpdo_out,
    drprdy_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    rxbufstatus_out,
    rxcdrlock_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxresetdone_out,
    txbufstatus_out,
    txoutclk_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [59:0]gtwiz_userdata_tx_in;
  output [59:0]gtwiz_userdata_rx_out;
  input [8:0]cpllrefclksel_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drpwe_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [8:0]loopback_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1refclk_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [14:0]txdiffctrl_in;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [5:0]txpllclksel_in;
  input [2:0]txpolarity_in;
  input [14:0]txpostcursor_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [5:0]txsysclksel_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxresetdone_out;
  output [5:0]txbufstatus_out;
  output [2:0]txoutclk_out;
  output [2:0]txphaligndone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txresetdone_out;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire [2:0]cplllock_out;
  wire [8:0]cpllrefclksel_in;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drpwe_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [0:0]\^txoutclk_out ;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [5:0]txsysclksel_in;
  wire [2:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [26:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [2:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [2:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [47:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [2:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [2:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [59:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [47:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [2:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [47:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [2:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [2:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [14:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [383:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [17:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [8:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [2:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [2:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[2] = \<const0> ;
  assign txprgdivresetdone_out[1] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "57" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "1" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "20" *) 
  (* C_RX_LINE_RATE = "5.940000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "16" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "297.000000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "20" *) 
  (* C_RX_USRCLK2_FREQUENCY = "297.000000" *) 
  (* C_RX_USRCLK_FREQUENCY = "297.000000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "1" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "3" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "297.000000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "0" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "20" *) 
  (* C_TX_LINE_RATE = "5.940000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "16" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "297.000000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "20" *) 
  (* C_TX_USRCLK2_FREQUENCY = "297.000000" *) 
  (* C_TX_USRCLK_FREQUENCY = "297.000000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[2:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[8:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[26:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[2:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[8:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[2:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0}),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in({1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b1,1'b1,1'b1}),
        .cpllpd_in({1'b0,1'b0,1'b0}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[2:0]),
        .cpllrefclksel_in({cpllrefclksel_in[8:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cpllreset_in({1'b0,1'b0,1'b0}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[47:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[2:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in({drpclk_in[2],1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[2:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0}),
        .gthrxn_in({1'b0,1'b0,1'b1}),
        .gthrxp_in({1'b0,1'b0,1'b0}),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({gtrefclk0_in[2],1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[2:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b1,1'b1,1'b1}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({gtwiz_gthe4_cpll_cal_cnt_tol_in[53:36],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({gtwiz_gthe4_cpll_cal_txoutclk_period_in[53:36],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b1),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[59:0]),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in({1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[2:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[2:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[5:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[5:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[2:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[2:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[2:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[2:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[47:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[2:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[47:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[2:0]),
        .qpll0clk_in({qpll0clk_in[2],1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({qpll0refclk_in[2],1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({qpll1clk_in[2],1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b1),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b0),
        .qpll1refclk_in({qpll1refclk_in[2],1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b0),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[2:0]),
        .resetovrd_in({1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[2:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[2:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0}),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[2:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[2:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[2:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[2:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[2:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[14:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[2:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[5:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[2:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[2:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[2:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[2:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[47:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[47:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[23:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[23:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[383:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[23:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[5:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[2:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[2:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[17:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[5:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[2:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[2:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[2:0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in({1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[23:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[2:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[2:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[2:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[2:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(NLW_inst_rxoutclk_out_UNCONNECTED[2:0]),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[2:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[2:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[2:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[2:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0}),
        .rxphovrden_in({1'b0,1'b0,1'b0}),
        .rxpllclksel_in({rxpllclksel_in[5:4],1'b0,1'b0,1'b0,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[2:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[2:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[2:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0}),
        .rxqpien_in({1'b0,1'b0,1'b0}),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[2:0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[2:0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[2:0]),
        .rxratemode_in({1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[2:0]),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[2:0]),
        .rxslide_in({1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[2:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[2:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[2:0]),
        .rxslippma_in({1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[2:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[5:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[8:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[2:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[2:0]),
        .rxsysclksel_in({rxsysclksel_in[5:4],1'b0,1'b0,1'b0,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[2],1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[2:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0}),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[2:0]),
        .txcominit_in({1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[2:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0}),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b0,1'b0,1'b0}),
        .txdlyen_in({1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[2:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0}),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in({1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[2:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[2:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[2:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[2:0]),
        .txphalignen_in({1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b0,1'b0,1'b0}),
        .txphdlyreset_in({1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[2:0]),
        .txphovrden_in({1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b1,1'b1,1'b1}),
        .txpippmsel_in({1'b0,1'b0,1'b0}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0}),
        .txpllclksel_in({txpllclksel_in[5:4],1'b0,1'b0,1'b0,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(NLW_inst_txprgdivresetdone_out_UNCONNECTED[2:0]),
        .txprogdivreset_in({1'b0,1'b0,1'b0}),
        .txqpibiasen_in({1'b0,1'b0,1'b0}),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[2:0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[2:0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in({1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[2:0]),
        .txratemode_in({1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[2:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[2:0]),
        .txsyncin_in({1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[2:0]),
        .txsysclksel_in({txsysclksel_in[5:4],1'b0,1'b0,1'b0,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper
   (rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ,
    GTHE4_CHANNEL_GTPOWERGOOD,
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_DRPRDY,
    gthtxn_out,
    gthtxp_out,
    GTHE4_CHANNEL_RXCDRLOCK,
    GTHE4_CHANNEL_RXOUTCLK,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    GTHE4_CHANNEL_TXPHALIGNDONE,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXRESETDONE,
    GTHE4_CHANNEL_TXSYNCDONE,
    GTHE4_CHANNEL_DRPDO,
    txbufstatus_out,
    rxbufstatus_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    gtrefclk0_in,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_GTTXRESET,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    rxpllclksel_in,
    rxsysclksel_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txprbssel_in,
    txdiffctrl_in,
    txpostcursor_in,
    txprecursor_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16,
    lopt_17,
    lopt_18,
    lopt_19);
  output [2:0]rxpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  output [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST ;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST ;
  output [2:0]GTHE4_CHANNEL_CPLLLOCK;
  output [2:0]GTHE4_CHANNEL_DRPRDY;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]GTHE4_CHANNEL_RXCDRLOCK;
  output [2:0]GTHE4_CHANNEL_RXOUTCLK;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [2:0]GTHE4_CHANNEL_RXRESETDONE;
  output [2:0]GTHE4_CHANNEL_TXOUTCLK;
  output [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  output [2:0]txpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [2:0]GTHE4_CHANNEL_TXRESETDONE;
  output [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  output [47:0]GTHE4_CHANNEL_DRPDO;
  output [5:0]txbufstatus_out;
  output [8:0]rxbufstatus_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [2:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]GTHE4_CHANNEL_CPLLRESET;
  input [0:0]drpclk_in;
  input [2:0]GTHE4_CHANNEL_DRPEN;
  input [2:0]GTHE4_CHANNEL_DRPWE;
  input [0:0]gtrefclk0_in;
  input [2:0]GTHE4_CHANNEL_GTRXRESET;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]GTHE4_CHANNEL_RXRATE;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [59:0]gtwiz_userdata_tx_in;
  input [47:0]GTHE4_CHANNEL_DRPDI;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [5:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [11:0]txprbssel_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [29:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  input lopt_11;
  output lopt_12;
  output lopt_13;
  input lopt_14;
  output lopt_15;
  output lopt_16;
  input lopt_17;
  output lopt_18;
  output lopt_19;

  wire [2:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [2:0]GTHE4_CHANNEL_CPLLPD;
  wire [2:0]GTHE4_CHANNEL_CPLLRESET;
  wire [29:0]GTHE4_CHANNEL_DRPADDR;
  wire [47:0]GTHE4_CHANNEL_DRPDI;
  wire [47:0]GTHE4_CHANNEL_DRPDO;
  wire [2:0]GTHE4_CHANNEL_DRPEN;
  wire [2:0]GTHE4_CHANNEL_DRPRDY;
  wire [2:0]GTHE4_CHANNEL_DRPWE;
  wire [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [2:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXCDRLOCK;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [5:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [2:0]GTHE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [2:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  wire [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [2:0]GTHE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]drpclk_in;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST ;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_18;
  wire lopt_19;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [1:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [1:0]txsysclksel_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_channel channel_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .GTHE4_CHANNEL_CPLLRESET(GTHE4_CHANNEL_CPLLRESET),
        .GTHE4_CHANNEL_DRPADDR(GTHE4_CHANNEL_DRPADDR),
        .GTHE4_CHANNEL_DRPDI(GTHE4_CHANNEL_DRPDI),
        .GTHE4_CHANNEL_DRPDO(GTHE4_CHANNEL_DRPDO),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXCDRLOCK(GTHE4_CHANNEL_RXCDRLOCK),
        .GTHE4_CHANNEL_RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK),
        .GTHE4_CHANNEL_RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .GTHE4_CHANNEL_RXRATE(GTHE4_CHANNEL_RXRATE),
        .GTHE4_CHANNEL_RXRESETDONE(GTHE4_CHANNEL_RXRESETDONE),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .GTHE4_CHANNEL_TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .GTHE4_CHANNEL_TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK),
        .GTHE4_CHANNEL_TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL),
        .GTHE4_CHANNEL_TXPHALIGNDONE(GTHE4_CHANNEL_TXPHALIGNDONE),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .GTHE4_CHANNEL_TXRESETDONE(GTHE4_CHANNEL_TXRESETDONE),
        .GTHE4_CHANNEL_TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .GTHE4_CHANNEL_TXSYNCDONE(GTHE4_CHANNEL_TXSYNCDONE),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .cal_on_rx_debug_out(cal_on_rx_debug_out),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_0),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_1),
        .cpllrefclksel_in(cpllrefclksel_in),
        .drpclk_in(drpclk_in),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 (\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_0 (\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_0 (\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST ),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(lopt_13),
        .lopt_14(lopt_14),
        .lopt_15(lopt_15),
        .lopt_16(lopt_16),
        .lopt_17(lopt_17),
        .lopt_18(lopt_18),
        .lopt_19(lopt_19),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txdiffctrl_in(txdiffctrl_in),
        .txelecidle_in(txelecidle_in),
        .txinhibit_in(txinhibit_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txsysclksel_in(txsysclksel_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    DRPDO,
    b0_QPLL_LOCK_DLY2_out,
    gtwiz_reset_qpll0lock_in,
    D,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtrefclk0_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST ,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ,
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ,
    \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ,
    dest_out,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[16] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]DRPDO;
  output b0_QPLL_LOCK_DLY2_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]D;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input [0:0]gtrefclk0_in;
  input [1:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST ;
  input [15:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ;
  input [5:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ;
  input dest_out;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;

  wire [23:0]D;
  wire [15:0]DRPDO;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]Q;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[0] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire dest_out;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire [9:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST ;
  wire [15:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ;
  wire [5:0]\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gthe4_common common_inst
       (.D(D),
        .DRPDO(DRPDO),
        .E(E),
        .O(O),
        .Q(Q),
        .b0_QPLL_LOCK_DLY2_out(b0_QPLL_LOCK_DLY2_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0] (\b0_QPLL_LOCK_DLY_CNT_reg[0] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0]_0 (\b0_QPLL_LOCK_DLY_CNT_reg[0]_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0]_1 (\b0_QPLL_LOCK_DLY_CNT_reg[0]_1 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[16] (\b0_QPLL_LOCK_DLY_CNT_reg[16] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] (\b0_QPLL_LOCK_DLY_CNT_reg[23] ),
        .dest_out(dest_out),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 (\gthe4_common_gen.GTHE4_COMMON_PRIM_INST ),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 (\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 ),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_2 (\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4
   (gthtxn_out,
    gthtxp_out,
    txoutclk_out,
    txpmaresetdone_out,
    txbufstatus_out,
    rxbufstatus_out,
    drpdo_out,
    drprdy_out,
    rxpmaresetdone_out,
    gtpowergood_out,
    cplllock_out,
    gtwiz_reset_tx_done_out,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    drpclk_in,
    gtrefclk0_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    rxusrclk_in,
    txelecidle_in,
    txinhibit_in,
    txpolarity_in,
    txprbsforceerr_in,
    gtwiz_userdata_tx_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    txprbssel_in,
    txdiffctrl_in,
    txpostcursor_in,
    txprecursor_in,
    gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_rx_reset_in,
    drpen_in,
    rxcdrhold_in,
    drpwe_in,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2);
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [0:0]txoutclk_out;
  output [2:0]txpmaresetdone_out;
  output [5:0]txbufstatus_out;
  output [8:0]rxbufstatus_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]gtpowergood_out;
  output [2:0]cplllock_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [47:0]drpdi_in;
  input [29:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [0:0]drpclk_in;
  input [0:0]gtrefclk0_in;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [0:0]rxusrclk_in;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [59:0]gtwiz_userdata_tx_in;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [11:0]txprbssel_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [2:0]drpen_in;
  input [2:0]rxcdrhold_in;
  input [2:0]drpwe_in;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire cal_fail_store_i_1__0_n_0;
  wire cal_fail_store_i_1__1_n_0;
  wire cal_fail_store_i_1_n_0;
  wire cal_on_rx_cal_done;
  wire cal_on_rx_cal_done_19;
  wire cal_on_rx_cal_done_78;
  wire cal_on_rx_cal_fail;
  wire cal_on_rx_cal_fail_18;
  wire cal_on_rx_cal_fail_77;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cplllock_out_38;
  wire cal_on_rx_cplllock_out_97;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllpd_out_101;
  wire cal_on_rx_cpllpd_out_42;
  wire cal_on_rx_cpllreset_out;
  wire cal_on_rx_cpllreset_out_100;
  wire cal_on_rx_cpllreset_out_41;
  wire [13:9]cal_on_rx_debug_out;
  wire [13:9]cal_on_rx_debug_out_116;
  wire [13:9]cal_on_rx_debug_out_57;
  wire [15:15]cal_on_rx_dout;
  wire [15:15]cal_on_rx_dout_0;
  wire [15:15]cal_on_rx_dout_59;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpen_out_35;
  wire cal_on_rx_drpen_out_94;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_drpwe_out_34;
  wire cal_on_rx_drpwe_out_93;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_rx_reset_in_sync_102;
  wire cal_on_rx_reset_in_sync_43;
  wire cal_on_tx_cal_done;
  wire cal_on_tx_cal_done_31;
  wire cal_on_tx_cal_done_90;
  wire cal_on_tx_cal_fail;
  wire cal_on_tx_cal_fail_30;
  wire cal_on_tx_cal_fail_89;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cplllock_out_108;
  wire cal_on_tx_cplllock_out_49;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllpd_out_112;
  wire cal_on_tx_cpllpd_out_53;
  wire cal_on_tx_cpllreset_out;
  wire cal_on_tx_cpllreset_out_111;
  wire cal_on_tx_cpllreset_out_52;
  wire [13:9]cal_on_tx_debug_out;
  wire [13:9]cal_on_tx_debug_out_117;
  wire [13:9]cal_on_tx_debug_out_58;
  wire [15:15]cal_on_tx_dout;
  wire [15:15]cal_on_tx_dout_1;
  wire [15:15]cal_on_tx_dout_60;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpen_out_105;
  wire cal_on_tx_drpen_out_46;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_drpwe_out_104;
  wire cal_on_tx_drpwe_out_45;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire cal_on_tx_reset_in_sync_113;
  wire cal_on_tx_reset_in_sync_54;
  wire [2:0]cplllock_out;
  wire cpllpd_int_i_1__0_n_0;
  wire cpllpd_int_i_1__1_n_0;
  wire cpllpd_int_i_1_n_0;
  wire [2:0]cpllrefclksel_in;
  wire den_i_1__0_n_0;
  wire den_i_1__1_n_0;
  wire den_i_1_n_0;
  wire done_i_1__0_n_0;
  wire done_i_1__1_n_0;
  wire done_i_1_n_0;
  wire [29:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drpwe_in;
  wire dwe_i_1__0_n_0;
  wire dwe_i_1__1_n_0;
  wire dwe_i_1_n_0;
  wire freq_counter_rst_i_1__0_n_0;
  wire freq_counter_rst_i_1__1_n_0;
  wire freq_counter_rst_i_1_n_0;
  wire \gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.den_i_1__0_n_0 ;
  wire \gen_cal_rx_en.den_i_1__1_n_0 ;
  wire \gen_cal_rx_en.den_i_1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__0_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__0_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1_n_0 ;
  wire [2:0]\gen_gtwizard_gthe4.cplllock_ch_int ;
  wire [47:0]\gen_gtwizard_gthe4.drpdo_int ;
  wire [2:0]\gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_10 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_24 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_25 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_26 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_27 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_28 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_38 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_39 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_40 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_42 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_43 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_54 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ;
  wire [29:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ;
  wire [47:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ;
  wire [8:1]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ;
  wire [8:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gtpowergood_int ;
  wire [2:0]\gen_gtwizard_gthe4.rxpmaresetdone_int ;
  wire [2:0]\gen_gtwizard_gthe4.rxprgdivresetdone_int ;
  wire [2:0]\gen_gtwizard_gthe4.rxratemode_ch_int ;
  wire [2:2]\gen_gtwizard_gthe4.txdlysreset_int ;
  wire [2:0]\gen_gtwizard_gthe4.txprgdivresetdone_int ;
  wire [0:0]\gen_gtwizard_gthe4.txsyncallin_int ;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_103 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_44 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_61 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_33 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_92 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_39 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_98 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_32 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_91 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_36 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_95 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_37 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_96 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_40 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_99 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_64 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_6 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_65 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_13 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_72 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_12 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_71 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_11 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_70 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_10 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_69 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_68 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_9 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_67 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_8 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_62 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_4 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_63 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_66 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_7 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_14 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_73 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_15 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_74 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_16 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_75 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_17 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_76 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_114 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_55 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_20 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_79 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_29 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_88 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_28 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_87 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_27 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_86 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_26 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_85 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_22 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_81 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_23 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_82 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_24 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_83 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_21 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_80 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_25 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_84 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_109 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_50 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_115 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_56 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_106 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_47 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_107 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_48 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_110 ;
  wire \gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_51 ;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_16;
  wire lopt_17;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mask_user_in_i_1__0_n_0;
  wire mask_user_in_i_1__1_n_0;
  wire mask_user_in_i_1_n_0;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire rd_i_1__0__1_n_0;
  wire rd_i_1__0_n_0;
  wire rd_i_1__1__0_n_0;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk_in;
  wire status_store_i_1__0_n_0;
  wire status_store_i_1__1_n_0;
  wire status_store_i_1_n_0;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [0:0]txoutclk_out;
  wire \txoutclksel_int[2]_i_1__0_n_0 ;
  wire \txoutclksel_int[2]_i_1__1_n_0 ;
  wire \txoutclksel_int[2]_i_1_n_0 ;
  wire [1:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire txprogdivreset_int_i_1__0_n_0;
  wire txprogdivreset_int_i_1__1_n_0;
  wire txprogdivreset_int_i_1_n_0;
  wire [1:0]txsysclksel_in;
  wire wr_i_1__0__1_n_0;
  wire wr_i_1__0_n_0;
  wire wr_i_1__1__0_n_0;

  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .I3(cal_on_tx_debug_out[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0 ),
        .O(cal_fail_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync_54),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .I3(cal_on_tx_debug_out_58[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_55 ),
        .O(cal_fail_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    cal_fail_store_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .I1(cal_on_tx_reset_in_sync_113),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .I3(cal_on_tx_debug_out_117[13]),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_114 ),
        .O(cal_fail_store_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[0]_INST_0 
       (.I0(cal_on_rx_cplllock_out),
        .I1(cal_on_tx_cplllock_out),
        .O(cplllock_out[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[1]_INST_0 
       (.I0(cal_on_rx_cplllock_out_38),
        .I1(cal_on_tx_cplllock_out_49),
        .O(cplllock_out[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[2]_INST_0 
       (.I0(cal_on_rx_cplllock_out_97),
        .I1(cal_on_tx_cplllock_out_108),
        .O(cplllock_out[2]));
  LUT5 #(
    .INIT(32'hFFBB4F00)) 
    cpllpd_int_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in ),
        .I4(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFBB4F00)) 
    cpllpd_int_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_27 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_26 ),
        .I4(cal_on_tx_cpllpd_out_53),
        .O(cpllpd_int_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFBB4F00)) 
    cpllpd_int_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_86 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_85 ),
        .I4(cal_on_tx_cpllpd_out_112),
        .O(cpllpd_int_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ),
        .I4(cal_on_tx_drpen_out),
        .O(den_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ),
        .I4(cal_on_tx_drpen_out_46),
        .O(den_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 ),
        .I4(cal_on_tx_drpen_out_105),
        .O(den_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .O(done_i_1_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .O(done_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .O(done_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I2(cal_on_tx_drpwe_out),
        .O(dwe_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I2(cal_on_tx_drpwe_out_45),
        .O(dwe_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ),
        .I2(cal_on_tx_drpwe_out_104),
        .O(dwe_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in ),
        .I1(cal_on_tx_reset_in_sync),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out[10]),
        .O(freq_counter_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_28 ),
        .I1(cal_on_tx_reset_in_sync_54),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_27 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out_58[10]),
        .O(freq_counter_rst_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFE00303232)) 
    freq_counter_rst_i_1__1
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_87 ),
        .I1(cal_on_tx_reset_in_sync_113),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_86 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .I5(cal_on_tx_debug_out_117[10]),
        .O(freq_counter_rst_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .I1(cal_on_rx_reset_in_sync),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out[13]),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .I1(cal_on_rx_reset_in_sync_43),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out_57[13]),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_17 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_44 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDFDF30331010)) 
    \gen_cal_rx_en.cal_fail_store_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .I1(cal_on_rx_reset_in_sync_102),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .I3(cal_on_rx_debug_out_116[13]),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_76 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_103 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBF400)) 
    \gen_cal_rx_en.cpllpd_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in ),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBF400)) 
    \gen_cal_rx_en.cpllpd_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_9 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_8 ),
        .I4(cal_on_rx_cpllpd_out_42),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFBBF400)) 
    \gen_cal_rx_en.cpllpd_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_68 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_67 ),
        .I4(cal_on_rx_cpllpd_out_101),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \gen_cal_rx_en.cpllreset_int_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I4(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \gen_cal_rx_en.cpllreset_int_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_10 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_11 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I4(cal_on_rx_cpllreset_out_41),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \gen_cal_rx_en.cpllreset_int_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_69 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_70 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I4(cal_on_rx_cpllreset_out_100),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out),
        .O(\gen_cal_rx_en.den_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out_35),
        .O(\gen_cal_rx_en.den_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 ),
        .I4(cal_on_rx_drpen_out_94),
        .O(\gen_cal_rx_en.den_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out),
        .O(\gen_cal_rx_en.dwe_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out_34),
        .O(\gen_cal_rx_en.dwe_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ),
        .I2(cal_on_rx_drpwe_out_93),
        .O(\gen_cal_rx_en.dwe_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEF22222220)) 
    \gen_cal_rx_en.freq_counter_rst_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .I1(cal_on_rx_reset_in_sync),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .I5(cal_on_rx_debug_out[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEF22222220)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .I1(cal_on_rx_reset_in_sync_43),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .I5(cal_on_rx_debug_out_57[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEF22222220)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .I1(cal_on_rx_reset_in_sync_102),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .I5(cal_on_rx_debug_out_116[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_12 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_33 ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_71 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_92 ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I2(cal_on_rx_cal_fail),
        .I3(cal_on_rx_cal_done),
        .I4(cal_on_rx_debug_out[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I2(cal_on_rx_cal_fail_18),
        .I3(cal_on_rx_cal_done_19),
        .I4(cal_on_rx_debug_out_57[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_62 ),
        .I2(cal_on_rx_cal_fail_77),
        .I3(cal_on_rx_cal_done_78),
        .I4(cal_on_rx_debug_out_116[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .O(\gen_cal_rx_en.rd_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_4 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_14 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_39 ),
        .O(\gen_cal_rx_en.rd_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_61 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_63 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_73 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_62 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_98 ),
        .O(\gen_cal_rx_en.rd_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in ),
        .I1(cal_on_rx_cal_fail),
        .I2(cal_on_rx_cal_done),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_7 ),
        .I1(cal_on_rx_cal_fail_18),
        .I2(cal_on_rx_cal_done_19),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_32 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_66 ),
        .I1(cal_on_rx_cal_fail_77),
        .I2(cal_on_rx_cal_done_78),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_91 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_36 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_95 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hDCDFDCD0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDCDFDCD0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_13 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_37 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hDCDFDCD0)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_72 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_96 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1 
       (.I0(cal_on_rx_dout),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I3(cal_on_rx_reset_in_sync),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .O(\gen_cal_rx_en.status_store_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1__0 
       (.I0(cal_on_rx_dout_0),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I3(cal_on_rx_reset_in_sync_43),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .O(\gen_cal_rx_en.status_store_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_cal_rx_en.status_store_i_1__1 
       (.I0(cal_on_rx_dout_59),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_62 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_61 ),
        .I3(cal_on_rx_reset_in_sync_102),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .O(\gen_cal_rx_en.status_store_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.wr_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_15 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_6 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_16 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_40 ),
        .O(\gen_cal_rx_en.wr_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_61 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_74 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_65 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_75 ),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_64 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_99 ),
        .O(\gen_cal_rx_en.wr_i_1__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .GTHE4_CHANNEL_CPLLPD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ),
        .GTHE4_CHANNEL_CPLLRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPADDR(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDI(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDO(\gen_gtwizard_gthe4.drpdo_int ),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int ),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int ),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ),
        .GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ),
        .GTHE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_24 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_25 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_26 }),
        .GTHE4_CHANNEL_RXOUTCLK({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_27 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_28 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_29 }),
        .GTHE4_CHANNEL_RXOUTCLKPCS({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_32 }),
        .GTHE4_CHANNEL_RXOUTCLKSEL({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [8:7],\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [5:4],\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [2:1]}),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int ),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int ),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int ),
        .GTHE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_37 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_38 }),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXDLYSRESET(\gen_gtwizard_gthe4.txdlysreset_int ),
        .GTHE4_CHANNEL_TXOUTCLK({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_39 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_40 ,txoutclk_out}),
        .GTHE4_CHANNEL_TXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .GTHE4_CHANNEL_TXPHALIGNDONE({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_42 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_43 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_44 }),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_51 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_52 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_53 }),
        .GTHE4_CHANNEL_TXSYNCALLIN(\gen_gtwizard_gthe4.txsyncallin_int ),
        .GTHE4_CHANNEL_TXSYNCDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_54 ),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .cal_on_rx_debug_out(cal_on_rx_debug_out[9]),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_57[9]),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_116[9]),
        .cpllrefclksel_in(cpllrefclksel_in),
        .drpclk_in(drpclk_in),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_10 ),
        .\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11 ),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(gtwiz_userclk_tx_reset_in),
        .lopt_10(lopt_8),
        .lopt_11(lopt_9),
        .lopt_12(lopt_10),
        .lopt_13(lopt_11),
        .lopt_14(lopt_12),
        .lopt_15(lopt_13),
        .lopt_16(lopt_14),
        .lopt_17(lopt_15),
        .lopt_18(lopt_16),
        .lopt_19(lopt_17),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .lopt_4(lopt_3),
        .lopt_5(gtwiz_userclk_rx_reset_in),
        .lopt_6(lopt_4),
        .lopt_7(lopt_5),
        .lopt_8(lopt_6),
        .lopt_9(lopt_7),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxusrclk_in(rxusrclk_in),
        .txbufstatus_out(txbufstatus_out),
        .txdiffctrl_in(txdiffctrl_in),
        .txelecidle_in(txelecidle_in),
        .txinhibit_in(txinhibit_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txsysclksel_in(txsysclksel_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [15:0]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [9:0]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [15:0]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout,cal_on_rx_dout,drpdo_out[15:0]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [0]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [0]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [0]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [0]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [0]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXOUTCLK(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_29 ),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [2:1]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [0]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [0]),
        .Q({cal_on_tx_cal_done,cal_on_tx_cal_fail,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 }),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0 ),
        .cal_fail_store_reg(cal_fail_store_i_1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .cpllpd_int_reg(cpllpd_int_i_1_n_0),
        .den_reg(den_i_1_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .done_reg_0(done_i_1_n_0),
        .\drp_state_reg[0] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 }),
        .\drp_state_reg[6]_0 ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 }),
        .drpaddr_in(drpaddr_in[9:0]),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drpwe_in(drpwe_in[0]),
        .dwe_reg(dwe_i_1_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done,cal_on_rx_cal_fail,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .\gen_cal_rx_en.cpllpd_int_reg (\gen_cal_rx_en.cpllpd_int_i_1_n_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_cal_rx_en.cpllreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[6] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out[13],cal_on_tx_debug_out[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out[13],cal_on_rx_debug_out[10:9]}),
        .i_in_out_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_1),
        .lopt_1(lopt_2),
        .lopt_2(lopt_3),
        .lopt_3(lopt_4),
        .lopt_4(lopt_5),
        .mask_user_in_reg(mask_user_in_i_1_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [2:0]),
        .out(gtpowergood_out[0]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in ),
        .rd(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd ),
        .rd_reg(rd_i_1__0_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .rxcdrhold_in(rxcdrhold_in[0]),
        .status_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0 ),
        .status_store_reg(status_store_i_1_n_0),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1_n_0 ),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1_n_0),
        .\wait_ctr_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .wr(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr ),
        .wr_reg(wr_i_1__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_3 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [31:16]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [19:10]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [31:16]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout_1,cal_on_rx_dout_0,drpdo_out[31:16]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [1]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [1]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [1]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [1]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [1]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXOUTCLK(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_28 ),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [5:4]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [1]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_TXOUTCLK(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_40 ),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [1]),
        .Q({cal_on_tx_cal_done_31,cal_on_tx_cal_fail_30,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_29 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_28 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_27 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_26 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_25 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_24 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_23 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_22 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 }),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_55 ),
        .cal_fail_store_reg(cal_fail_store_i_1__0_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_38),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_42),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_41),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_35),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_34),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_43),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_49),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_53),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_52),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_46),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_45),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_54),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .cpllpd_int_reg(cpllpd_int_i_1__0_n_0),
        .den_reg(den_i_1__0_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .done_reg_0(done_i_1__0_n_0),
        .\drp_state_reg[0] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_20 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 }),
        .\drp_state_reg[6]_0 ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 }),
        .drpaddr_in(drpaddr_in[19:10]),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drpwe_in(drpwe_in[1]),
        .dwe_reg(dwe_i_1__0_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1__0_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_44 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done_19,cal_on_rx_cal_fail_18,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_17 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_16 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_15 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_14 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_13 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_12 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_11 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_10 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_9 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_8 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_7 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_6 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_5 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_4 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_3 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .\gen_cal_rx_en.cpllpd_int_reg (\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_2 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1__0_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_33 ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_39 ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1__0_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_32 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_36 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_37 ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1__0_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[6] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_40 ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1__0_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out_58[13],cal_on_tx_debug_out_58[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out_57[13],cal_on_rx_debug_out_57[10:9]}),
        .i_in_out_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_6),
        .lopt_1(lopt_7),
        .lopt_2(lopt_8),
        .lopt_3(lopt_9),
        .lopt_4(lopt_10),
        .lopt_5(lopt_11),
        .mask_user_in_reg(mask_user_in_i_1__0_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [5:3]),
        .out(gtpowergood_out[1]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_21 ),
        .rd(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_50 ),
        .rd_reg(rd_i_1__0__1_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .rxcdrhold_in(rxcdrhold_in[1]),
        .status_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_56 ),
        .status_store_reg(status_store_i_1__0_n_0),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_47 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__0_n_0 ),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_48 ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1__0_n_0),
        .\wait_ctr_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .wr(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_51 ),
        .wr_reg(wr_i_1__0__1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_4 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [47:32]),
        .\DADDR_O_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [29:20]),
        .\DI_O_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [47:32]),
        .\DO_USR_O_reg[47] ({cal_on_tx_dout_60,cal_on_rx_dout_59,drpdo_out[47:32]}),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [2]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [2]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [2]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [2]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [2]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXOUTCLK(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_27 ),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [8:7]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [2]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_TXOUTCLK(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_39 ),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [2]),
        .Q({cal_on_tx_cal_done_90,cal_on_tx_cal_fail_89,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_39 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_88 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_16_in_87 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_17_in_86 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_18_in_85 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_84 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_83 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_82 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_81 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 }),
        .cal_fail_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/cal_fail_store__0_114 ),
        .cal_fail_store_reg(cal_fail_store_i_1__1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_97),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_101),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_100),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_94),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_93),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_102),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_108),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_112),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_111),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_105),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_104),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_113),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_82 ),
        .\cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_84 ),
        .\cpll_cal_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .cpllpd_int_reg(cpllpd_int_i_1__1_n_0),
        .den_reg(den_i_1__1_n_0),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_35 ),
        .done_reg_0(done_i_1__1_n_0),
        .\drp_state_reg[0] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_105 ),
        .\drp_state_reg[4] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_106 ),
        .\drp_state_reg[5] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_102 ),
        .\drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_79 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_53 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_54 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_55 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_56 }),
        .\drp_state_reg[6]_0 ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_103 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_104 }),
        .drpaddr_in(drpaddr_in[29:20]),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drpwe_in(drpwe_in[2]),
        .dwe_reg(dwe_i_1__1_n_0),
        .freq_counter_rst_reg(freq_counter_rst_i_1__1_n_0),
        .\gen_cal_rx_en.cal_fail_store__0 (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.cal_fail_store__0_103 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_92 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_93 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_98 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] ({cal_on_rx_cal_done_78,cal_on_rx_cal_fail_77,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_59 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_4_in_76 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_3_in_75 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in_74 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_2_in1_in_73 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_10_in_72 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_14_in_71 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_16_in_70 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_17_in_69 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_18_in_68 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_19_in_67 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_20_in_66 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_71 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in_65 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_0_in0_in_64 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in_63 ,\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/p_1_in2_in_62 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_76 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_94 ),
        .\gen_cal_rx_en.cpllpd_int_reg (\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.den_reg (\gen_cal_rx_en.den_i_1__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] ({\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_61 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_86 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_87 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_88 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_89 }),
        .\gen_cal_rx_en.dwe_reg (\gen_cal_rx_en.dwe_i_1__1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ),
        .\gen_cal_rx_en.gtrxreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.gtrxreset_int_92 ),
        .\gen_cal_rx_en.gtrxreset_int_reg (\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_98 ),
        .\gen_cal_rx_en.rd_reg (\gen_cal_rx_en.rd_i_1__1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_90 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_91 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg (\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_95 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxprogdivreset_int_96 ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg (\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.status_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_27 ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_i_1__1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.wait_ctr_reg[6] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_91 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_99 ),
        .\gen_cal_rx_en.wr_reg (\gen_cal_rx_en.wr_i_1__1_n_0 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({cal_on_tx_debug_out_117[13],cal_on_tx_debug_out_117[10:9]}),
        .i_in_out_reg_0({cal_on_rx_debug_out_116[13],cal_on_rx_debug_out_116[10:9]}),
        .i_in_out_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_95 ),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_12),
        .lopt_1(lopt_13),
        .lopt_2(lopt_14),
        .lopt_3(lopt_15),
        .lopt_4(lopt_16),
        .lopt_5(lopt_17),
        .mask_user_in_reg(mask_user_in_i_1__1_n_0),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [8:6]),
        .out(gtpowergood_out[2]),
        .p_2_in4_in(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_80 ),
        .rd(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_109 ),
        .rd_reg(rd_i_1__1__0_n_0),
        .\repeat_ctr_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_80 ),
        .rxcdrhold_in(rxcdrhold_in[2]),
        .status_store__0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_115 ),
        .status_store_reg(status_store_i_1__1_n_0),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_106 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__1_n_0 ),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_107 ),
        .txprogdivreset_int_reg(txprogdivreset_int_i_1__1_n_0),
        .\wait_ctr_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_77 ),
        .\wait_ctr_reg[16] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .wr(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_110 ),
        .wr_reg(wr_i_1__1__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_32 ),
        .GTHE4_CHANNEL_RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood_5 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_31 ),
        .GTHE4_CHANNEL_RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_10 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood_6 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTHE4_CHANNEL_RXOUTCLKPCS(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_30 ),
        .GTHE4_CHANNEL_RXRATE(\gen_gtwizard_gthe4.rxratemode_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTHE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_38 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_7 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTHE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_53 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_8 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTHE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_37 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_9 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTHE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_52 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_10 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTHE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_36 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_11 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTHE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_51 ),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[0]),
        .I1(gtpowergood_out[2]),
        .I2(gtpowergood_out[1]),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .rst_in_out_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .rst_in_out_reg_0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9 ),
        .rxpllclksel_in(rxpllclksel_in),
        .rxusrclk_in(rxusrclk_in),
        .txpllclksel_in(txpllclksel_in));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int 
       (.I0(cal_on_tx_cplllock_out),
        .I1(cal_on_rx_cplllock_out),
        .I2(cal_on_rx_cplllock_out_97),
        .I3(cal_on_tx_cplllock_out_108),
        .I4(cal_on_rx_cplllock_out_38),
        .I5(cal_on_tx_cplllock_out_49),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_26 ),
        .I1(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_24 ),
        .I2(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_25 ),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx \gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst 
       (.GTHE4_CHANNEL_TXDLYSRESET(\gen_gtwizard_gthe4.txdlysreset_int ),
        .GTHE4_CHANNEL_TXPHALIGNDONE({\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_42 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_43 ,\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_44 }),
        .GTHE4_CHANNEL_TXSYNCALLIN(\gen_gtwizard_gthe4.txsyncallin_int ),
        .GTHE4_CHANNEL_TXSYNCDONE(\gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst_n_54 ),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .rst_in_sync2_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9 ),
        .rxusrclk_in(rxusrclk_in));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out),
        .I1(cal_on_tx_cpllpd_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out),
        .I1(cal_on_tx_cpllreset_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_42),
        .I1(cal_on_tx_cpllpd_out_53),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_41),
        .I1(cal_on_tx_cpllreset_out_52),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_101),
        .I1(cal_on_tx_cpllpd_out_112),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_100),
        .I1(cal_on_tx_cpllreset_out_111),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [2]));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1
       (.I0(cal_on_tx_cal_done),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .I2(cal_on_tx_cal_fail),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in ),
        .I4(cal_on_tx_debug_out[9]),
        .O(mask_user_in_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1__0
       (.I0(cal_on_tx_cal_done_31),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .I2(cal_on_tx_cal_fail_30),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_22 ),
        .I4(cal_on_tx_debug_out_58[9]),
        .O(mask_user_in_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    mask_user_in_i_1__1
       (.I0(cal_on_tx_cal_done_90),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .I2(cal_on_tx_cal_fail_89),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_81 ),
        .I4(cal_on_tx_debug_out_117[9]),
        .O(mask_user_in_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd ),
        .O(rd_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_20 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_24 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_21 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_25 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_50 ),
        .O(rd_i_1__0__1_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_79 ),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in_83 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_2_in4_in_80 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_4_in_84 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_83 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/rd_109 ),
        .O(rd_i_1__1__0_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1
       (.I0(cal_on_tx_dout),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in ),
        .I3(cal_on_tx_reset_in_sync),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0 ),
        .O(status_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1__0
       (.I0(cal_on_tx_dout_1),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_23 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_22 ),
        .I3(cal_on_tx_reset_in_sync_54),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_20 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_56 ),
        .O(status_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFABFFFF00A80000)) 
    status_store_i_1__1
       (.I0(cal_on_tx_dout_60),
        .I1(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in5_in_82 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_1_in10_in_81 ),
        .I3(cal_on_tx_reset_in_sync_113),
        .I4(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_79 ),
        .I5(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/status_store__0_115 ),
        .O(status_store_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_47 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclksel_int_106 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .O(txprogdivreset_int_i_1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_29 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_48 ),
        .O(txprogdivreset_int_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_81 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_38 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/p_13_in_88 ),
        .I3(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txprogdivreset_int_107 ),
        .O(txprogdivreset_int_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr ),
        .O(wr_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_20 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_51 ),
        .O(wr_i_1__0__1_n_0));
  LUT3 #(
    .INIT(8'h74)) 
    wr_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/drp_done_79 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst_n_50 ),
        .I2(\gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/wr_110 ),
        .O(wr_i_1__1__0_n_0));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "57" *) (* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "1" *) 
(* C_LOCATE_COMMON = "1" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "1" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "20" *) (* C_RX_LINE_RATE = "5.940000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "16" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "297.000000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "297.000000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "20" *) (* C_RX_USRCLK2_FREQUENCY = "297.000000" *) 
(* C_RX_USRCLK_FREQUENCY = "297.000000" *) (* C_SECONDARY_QPLL_ENABLE = "1" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "3" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "297.000000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "0" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "20" *) (* C_TX_LINE_RATE = "5.940000" *) (* C_TX_MASTER_CHANNEL_IDX = "16" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "297.000000" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "297.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "20" *) (* C_TX_USRCLK2_FREQUENCY = "297.000000" *) 
(* C_TX_USRCLK_FREQUENCY = "297.000000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [53:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [59:0]gtwiz_userdata_tx_in;
  output [59:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]cpllpd_in;
  input [8:0]cpllrefclksel_in;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [47:0]gtrsvd_in;
  input [2:0]gtrxreset_in;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [2:0]gttxreset_in;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [8:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [47:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [2:0]rxchbonden_in;
  input [14:0]rxchbondi_in;
  input [8:0]rxchbondlevel_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [20:0]rxckcalstart_in;
  input [2:0]rxcommadeten_in;
  input [5:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [11:0]rxdfecfokfcnum_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [5:0]rxelecidlemode_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [5:0]rxmonitorsel_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [2:0]rxosovrden_in;
  input [8:0]rxoutclksel_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [5:0]rxpd_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [2:0]rxprogdivreset_in;
  input [2:0]rxqpien_in;
  input [8:0]rxrate_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxtermination_in;
  input [2:0]rxuserrdy_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [59:0]tstin_in;
  input [23:0]tx8b10bbypass_in;
  input [2:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [47:0]txctrl0_in;
  input [47:0]txctrl1_in;
  input [23:0]txctrl2_in;
  input [383:0]txdata_in;
  input [23:0]txdataextendrsvd_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [5:0]txdeemph_in;
  input [2:0]txdetectrx_in;
  input [14:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [2:0]txdlybypass_in;
  input [2:0]txdlyen_in;
  input [2:0]txdlyhold_in;
  input [2:0]txdlyovrden_in;
  input [2:0]txdlysreset_in;
  input [2:0]txdlyupdown_in;
  input [2:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [17:0]txheader_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [20:0]txmaincursor_in;
  input [8:0]txmargin_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [8:0]txoutclksel_in;
  input [2:0]txpcsreset_in;
  input [5:0]txpd_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txphalign_in;
  input [2:0]txphalignen_in;
  input [2:0]txphdlypd_in;
  input [2:0]txphdlyreset_in;
  input [2:0]txphdlytstclk_in;
  input [2:0]txphinit_in;
  input [2:0]txphovrden_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [14:0]txpippmstepsize_in;
  input [2:0]txpisopd_in;
  input [5:0]txpllclksel_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [14:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [2:0]txprogdivreset_in;
  input [2:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [2:0]txqpiweakpup_in;
  input [8:0]txrate_in;
  input [2:0]txratemode_in;
  input [20:0]txsequence_in;
  input [2:0]txswing_in;
  input [2:0]txsyncallin_in;
  input [2:0]txsyncin_in;
  input [2:0]txsyncmode_in;
  input [5:0]txsysclksel_in;
  input [2:0]txuserrdy_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]bufgtce_out;
  output [8:0]bufgtcemask_out;
  output [26:0]bufgtdiv_out;
  output [2:0]bufgtreset_out;
  output [8:0]bufgtrstmask_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]dmonitorout_out;
  output [2:0]dmonitoroutclk_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [47:0]pcsrsvdout_out;
  output [2:0]phystatus_out;
  output [47:0]pinrsrvdas_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [14:0]rxchbondo_out;
  output [2:0]rxckcaldone_out;
  output [5:0]rxclkcorcnt_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [383:0]rxdata_out;
  output [23:0]rxdataextendrsvd_out;
  output [5:0]rxdatavalid_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [17:0]rxheader_out;
  output [5:0]rxheadervalid_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [23:0]rxmonitorout_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [5:0]rxstartofseq_out;
  output [8:0]rxstatus_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [5:0]txbufstatus_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]txsyncout_out;
  input lopt;
  output lopt_1;
  output lopt_2;

  wire \<const0> ;
  wire [2:0]cplllock_out;
  wire [8:0]cpllrefclksel_in;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drpwe_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [0:0]\^txoutclk_out ;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [5:0]txsysclksel_in;

  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37] = \<const0> ;
  assign rxctrl0_out[36] = \<const0> ;
  assign rxctrl0_out[35] = \<const0> ;
  assign rxctrl0_out[34] = \<const0> ;
  assign rxctrl0_out[33] = \<const0> ;
  assign rxctrl0_out[32] = \<const0> ;
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21] = \<const0> ;
  assign rxctrl0_out[20] = \<const0> ;
  assign rxctrl0_out[19] = \<const0> ;
  assign rxctrl0_out[18] = \<const0> ;
  assign rxctrl0_out[17] = \<const0> ;
  assign rxctrl0_out[16] = \<const0> ;
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5] = \<const0> ;
  assign rxctrl0_out[4] = \<const0> ;
  assign rxctrl0_out[3] = \<const0> ;
  assign rxctrl0_out[2] = \<const0> ;
  assign rxctrl0_out[1] = \<const0> ;
  assign rxctrl0_out[0] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271] = \<const0> ;
  assign rxdata_out[270] = \<const0> ;
  assign rxdata_out[269] = \<const0> ;
  assign rxdata_out[268] = \<const0> ;
  assign rxdata_out[267] = \<const0> ;
  assign rxdata_out[266] = \<const0> ;
  assign rxdata_out[265] = \<const0> ;
  assign rxdata_out[264] = \<const0> ;
  assign rxdata_out[263] = \<const0> ;
  assign rxdata_out[262] = \<const0> ;
  assign rxdata_out[261] = \<const0> ;
  assign rxdata_out[260] = \<const0> ;
  assign rxdata_out[259] = \<const0> ;
  assign rxdata_out[258] = \<const0> ;
  assign rxdata_out[257] = \<const0> ;
  assign rxdata_out[256] = \<const0> ;
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143] = \<const0> ;
  assign rxdata_out[142] = \<const0> ;
  assign rxdata_out[141] = \<const0> ;
  assign rxdata_out[140] = \<const0> ;
  assign rxdata_out[139] = \<const0> ;
  assign rxdata_out[138] = \<const0> ;
  assign rxdata_out[137] = \<const0> ;
  assign rxdata_out[136] = \<const0> ;
  assign rxdata_out[135] = \<const0> ;
  assign rxdata_out[134] = \<const0> ;
  assign rxdata_out[133] = \<const0> ;
  assign rxdata_out[132] = \<const0> ;
  assign rxdata_out[131] = \<const0> ;
  assign rxdata_out[130] = \<const0> ;
  assign rxdata_out[129] = \<const0> ;
  assign rxdata_out[128] = \<const0> ;
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15] = \<const0> ;
  assign rxdata_out[14] = \<const0> ;
  assign rxdata_out[13] = \<const0> ;
  assign rxdata_out[12] = \<const0> ;
  assign rxdata_out[11] = \<const0> ;
  assign rxdata_out[10] = \<const0> ;
  assign rxdata_out[9] = \<const0> ;
  assign rxdata_out[8] = \<const0> ;
  assign rxdata_out[7] = \<const0> ;
  assign rxdata_out[6] = \<const0> ;
  assign rxdata_out[5] = \<const0> ;
  assign rxdata_out[4] = \<const0> ;
  assign rxdata_out[3] = \<const0> ;
  assign rxdata_out[2] = \<const0> ;
  assign rxdata_out[1] = \<const0> ;
  assign rxdata_out[0] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[2] = \<const0> ;
  assign rxqpisenn_out[1] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[2] = \<const0> ;
  assign rxqpisenp_out[1] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[2] = \<const0> ;
  assign rxrecclkout_out[1] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[9] = \<const0> ;
  assign tcongpo_out[8] = \<const0> ;
  assign tcongpo_out[7] = \<const0> ;
  assign tcongpo_out[6] = \<const0> ;
  assign tcongpo_out[5] = \<const0> ;
  assign tcongpo_out[4] = \<const0> ;
  assign tcongpo_out[3] = \<const0> ;
  assign tcongpo_out[2] = \<const0> ;
  assign tcongpo_out[1] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txprgdivresetdone_out[2] = \<const0> ;
  assign txprgdivresetdone_out[1] = \<const0> ;
  assign txprgdivresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[2] = \<const0> ;
  assign txqpisenn_out[1] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[2] = \<const0> ;
  assign txqpisenp_out[1] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4 \gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst 
       (.cplllock_out(cplllock_out),
        .cpllrefclksel_in(cpllrefclksel_in[8:6]),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in[2]),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[53:36]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[53:36]),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .qpll0clk_in(qpll0clk_in[2]),
        .qpll0refclk_in(qpll0refclk_in[2]),
        .qpll1clk_in(qpll1clk_in[2]),
        .qpll1refclk_in(qpll1refclk_in[2]),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxosovrden_in(rxosovrden_in),
        .rxpllclksel_in(rxpllclksel_in[5:4]),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxsysclksel_in(rxsysclksel_in[5:4]),
        .rxusrclk_in(rxusrclk_in[2]),
        .txbufstatus_out(txbufstatus_out),
        .txdiffctrl_in(txdiffctrl_in),
        .txelecidle_in(txelecidle_in),
        .txinhibit_in(txinhibit_in),
        .txoutclk_out(\^txoutclk_out ),
        .txpllclksel_in(txpllclksel_in[5:4]),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txsysclksel_in(txsysclksel_in[5:4]));
endmodule

(* C_COMPONENT_NAME = "exdes_vid_phy_controller_0" *) (* C_DEVICE = "xczu7ev" *) (* C_Err_Irq_En = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_Hdmi_Fast_Switch = "1" *) (* C_INPUT_PIXELS_PER_CLOCK = "2" *) 
(* C_NIDRU = "0" *) (* C_NIDRU_REFCLK_SEL = "0" *) (* C_RX_PLL_SELECTION = "0" *) 
(* C_RX_REFCLK_SEL = "1" *) (* C_Rx_Dp_Protocol = "0" *) (* C_Rx_No_Of_Channels = "3" *) 
(* C_Rx_Protocol = "3" *) (* C_SILICON_REVISION = "0" *) (* C_SPEEDGRADE = "-2" *) 
(* C_SupportLevel = "1" *) (* C_TX_PLL_SELECTION = "6" *) (* C_TX_REFCLK_SEL = "0" *) 
(* C_TransceiverControl = "0" *) (* C_Tx_Dp_Protocol = "0" *) (* C_Tx_No_Of_Channels = "3" *) 
(* C_Tx_Protocol = "1" *) (* C_Txrefclk_Rdy_Invert = "1" *) (* C_Use_GT_CH4_HDMI = "0" *) 
(* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) (* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) 
(* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "20" *) (* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "20" *) 
(* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "1" *) (* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) 
(* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "20" *) (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "20" *) (* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* GTEASTREFCLK0 = "6" *) (* GTEASTREFCLK1 = "7" *) 
(* GTNORTHREFCLK0 = "2" *) (* GTNORTHREFCLK1 = "3" *) (* GTREFCLK0 = "0" *) 
(* GTREFCLK1 = "1" *) (* GTSOUTHREFCLK0 = "4" *) (* GTSOUTHREFCLK1 = "5" *) 
(* GTWESTREFCLK0 = "8" *) (* GTWESTREFCLK1 = "9" *) (* Tx_Buffer_Bypass = "1" *) 
(* c_sub_core_name = "exdes_vid_phy_controller_0_gtwrapper" *) (* pBANK0 = "5'b00000" *) (* pBANK1 = "5'b00001" *) 
(* pBANK2 = "5'b00010" *) (* pBANK3 = "5'b00011" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_top
   (mgtrefclk0_pad_n_in,
    mgtrefclk0_pad_p_in,
    mgtrefclk1_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk0_in,
    mgtrefclk1_in,
    drpclk,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gteastrefclk0_in,
    gteastrefclk1_in,
    gtwestrefclk0_in,
    gtwestrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    phy_rxn_in,
    phy_rxp_in,
    phy_txn_out,
    phy_txp_out,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch3_tready,
    vid_phy_tx_axi4s_ch3_tdata,
    vid_phy_tx_axi4s_ch3_tuser,
    vid_phy_tx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_ch3_tdata,
    vid_phy_rx_axi4s_ch3_tuser,
    vid_phy_rx_axi4s_ch3_tready,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_control_sb_tx_tready,
    vid_phy_control_sb_tx_tdata,
    vid_phy_control_sb_tx_tvalid,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tready,
    vid_phy_control_sb_rx_tready,
    vid_phy_control_sb_rx_tdata,
    vid_phy_control_sb_rx_tvalid,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tready,
    tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    rx_tmds_clk,
    rx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    mgtrefclk0_odiv2_in,
    mgtrefclk1_odiv2_in,
    gtnorthrefclk0_odiv2_in,
    gtnorthrefclk1_odiv2_in,
    gtsouthrefclk0_odiv2_in,
    gtsouthrefclk1_odiv2_in,
    txrefclk_ceb,
    rxrefclk_ceb,
    gttxpippmen_in,
    gttxpippmovrden_in,
    gttxpippmpd_in,
    gttxpippmsel_in,
    gttxpippmstepsize_in,
    err_irq,
    txoutclk,
    txoutclk2,
    txoutclk128,
    txoutclkdp,
    rxoutclk,
    rxoutclk2,
    rxoutclk128,
    rxoutclkdp,
    irq);
  input mgtrefclk0_pad_n_in;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk0_in;
  input mgtrefclk1_in;
  input drpclk;
  input gtnorthrefclk0_in;
  input gtnorthrefclk1_in;
  input gtsouthrefclk0_in;
  input gtsouthrefclk1_in;
  input gteastrefclk0_in;
  input gteastrefclk1_in;
  input gtwestrefclk0_in;
  input gtwestrefclk1_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [2:0]phy_rxn_in;
  input [2:0]phy_rxp_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input [9:0]vid_phy_axi4lite_awaddr;
  input [2:0]vid_phy_axi4lite_awprot;
  input vid_phy_axi4lite_awvalid;
  output vid_phy_axi4lite_awready;
  input [31:0]vid_phy_axi4lite_wdata;
  input [3:0]vid_phy_axi4lite_wstrb;
  input vid_phy_axi4lite_wvalid;
  output vid_phy_axi4lite_wready;
  output [1:0]vid_phy_axi4lite_bresp;
  output vid_phy_axi4lite_bvalid;
  input vid_phy_axi4lite_bready;
  input [9:0]vid_phy_axi4lite_araddr;
  input [2:0]vid_phy_axi4lite_arprot;
  input vid_phy_axi4lite_arvalid;
  output vid_phy_axi4lite_arready;
  output [31:0]vid_phy_axi4lite_rdata;
  output [1:0]vid_phy_axi4lite_rresp;
  output vid_phy_axi4lite_rvalid;
  input vid_phy_axi4lite_rready;
  input vid_phy_tx_axi4s_aclk;
  input vid_phy_tx_axi4s_aresetn;
  output vid_phy_tx_axi4s_ch0_tready;
  input [19:0]vid_phy_tx_axi4s_ch0_tdata;
  input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  input vid_phy_tx_axi4s_ch0_tvalid;
  output vid_phy_tx_axi4s_ch1_tready;
  input [19:0]vid_phy_tx_axi4s_ch1_tdata;
  input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  input vid_phy_tx_axi4s_ch1_tvalid;
  output vid_phy_tx_axi4s_ch2_tready;
  input [19:0]vid_phy_tx_axi4s_ch2_tdata;
  input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  input vid_phy_tx_axi4s_ch2_tvalid;
  output vid_phy_tx_axi4s_ch3_tready;
  input [19:0]vid_phy_tx_axi4s_ch3_tdata;
  input [0:0]vid_phy_tx_axi4s_ch3_tuser;
  input vid_phy_tx_axi4s_ch3_tvalid;
  input vid_phy_rx_axi4s_aclk;
  input vid_phy_rx_axi4s_aresetn;
  output vid_phy_rx_axi4s_ch0_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch0_tdata;
  output [0:0]vid_phy_rx_axi4s_ch0_tuser;
  input vid_phy_rx_axi4s_ch0_tready;
  output vid_phy_rx_axi4s_ch1_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch1_tdata;
  output [0:0]vid_phy_rx_axi4s_ch1_tuser;
  input vid_phy_rx_axi4s_ch1_tready;
  output vid_phy_rx_axi4s_ch2_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch2_tdata;
  output [0:0]vid_phy_rx_axi4s_ch2_tuser;
  input vid_phy_rx_axi4s_ch2_tready;
  output vid_phy_rx_axi4s_ch3_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch3_tdata;
  output [0:0]vid_phy_rx_axi4s_ch3_tuser;
  input vid_phy_rx_axi4s_ch3_tready;
  input vid_phy_sb_aclk;
  input vid_phy_sb_aresetn;
  output vid_phy_control_sb_tx_tready;
  input [0:0]vid_phy_control_sb_tx_tdata;
  input vid_phy_control_sb_tx_tvalid;
  output vid_phy_status_sb_tx_tvalid;
  output [1:0]vid_phy_status_sb_tx_tdata;
  input vid_phy_status_sb_tx_tready;
  output vid_phy_control_sb_rx_tready;
  input [0:0]vid_phy_control_sb_rx_tdata;
  input vid_phy_control_sb_rx_tvalid;
  output vid_phy_status_sb_rx_tvalid;
  output [0:0]vid_phy_status_sb_rx_tdata;
  input vid_phy_status_sb_rx_tready;
  input tx_refclk_rdy;
  output tx_tmds_clk;
  output tx_video_clk;
  output rx_tmds_clk;
  output rx_video_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output rx_tmds_clk_p;
  output rx_tmds_clk_n;
  input mgtrefclk0_odiv2_in;
  input mgtrefclk1_odiv2_in;
  input gtnorthrefclk0_odiv2_in;
  input gtnorthrefclk1_odiv2_in;
  input gtsouthrefclk0_odiv2_in;
  input gtsouthrefclk1_odiv2_in;
  output txrefclk_ceb;
  output rxrefclk_ceb;
  input [2:0]gttxpippmen_in;
  input [2:0]gttxpippmovrden_in;
  input [2:0]gttxpippmpd_in;
  input [2:0]gttxpippmsel_in;
  input [14:0]gttxpippmstepsize_in;
  output err_irq;
  output txoutclk;
  output txoutclk2;
  output txoutclk128;
  output txoutclkdp;
  output rxoutclk;
  output rxoutclk2;
  output rxoutclk128;
  output rxoutclkdp;
  output irq;

  wire \<const0> ;
  wire D0;
  wire DRP_Rsp_Rd_Toggle;
  wire DRP_Rsp_Rd_Toggle_0;
  wire DRP_Rsp_Rd_Toggle_1;
  wire DRP_Rsp_Rd_Toggle_2;
  wire [17:0]DRP_Status_b0gt0;
  wire DRP_Status_b0gt0_16_sync;
  wire [17:0]DRP_Status_b0gt1;
  wire DRP_Status_b0gt1_16_sync;
  wire [17:0]DRP_Status_b0gt2;
  wire DRP_Status_b0gt2_16_sync;
  wire [17:0]DRP_Status_common;
  wire DRP_Status_common_16_sync;
  wire \RX_FREQ_LOCK_EDGE_INST/clk_a_del ;
  wire \TX_FREQ_LOCK_EDGE_INST/clk_a_del ;
  wire b0_CPLL_LOCK_DLY4_out;
  wire [23:0]b0_CPLL_LOCK_DLY_CNT;
  wire [23:1]b0_CPLL_LOCK_DLY_CNT0;
  wire \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_4 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_4 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_4 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire b0_CPLL_LOCK_DLY_SYNC_AXICLK;
  wire b0_CPLL_LOCK_DLY_reg_n_0;
  wire b0_CPLL_RESET;
  wire b0_MMCM_TX_DRP_LOCKED;
  wire b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  wire [23:0]b0_MMCM_TX_DRP_LOCKED_DLY_CNT;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_CNT0;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_4 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_4 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_4 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [23:0]b0_QPLL_LOCK_DLY_CNT;
  wire b0_QPLL_LOCK_DLY_CNT0;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_4 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_4 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_4 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_QPLL_LOCK_DLY_SYNC_AXICLK;
  wire b0_QPLL_LOCK_DLY_reg_n_0;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ;
  wire b0_TX_LINK_RDY_i_1_n_0;
  wire b0_TX_LINK_RDY_i_2_n_0;
  (* DONT_TOUCH *) wire b0_clkdet_dru_refclk;
  wire [28:11]clk_dru_freq;
  wire [3:0]clk_rx_flt_lock_cnt_reg;
  wire clk_rx_freq_lock;
  wire clk_rx_tmr;
  wire [31:1]clk_rx_tmr0;
  wire [28:11]clk_tx_freq;
  wire clk_tx_tmr;
  wire [31:1]clk_tx_tmr0;
  wire clock_detector_inst_n_0;
  wire clock_detector_inst_n_105;
  wire clock_detector_inst_n_106;
  wire clock_detector_inst_n_107;
  wire clock_detector_inst_n_108;
  wire clock_detector_inst_n_109;
  wire clock_detector_inst_n_110;
  wire clock_detector_inst_n_111;
  wire clock_detector_inst_n_112;
  wire clock_detector_inst_n_113;
  wire clock_detector_inst_n_118;
  wire clock_detector_inst_n_119;
  wire clock_detector_inst_n_120;
  wire clock_detector_inst_n_121;
  wire clock_detector_inst_n_122;
  wire clock_detector_inst_n_123;
  wire clock_detector_inst_n_23;
  wire clock_detector_inst_n_24;
  wire clock_detector_inst_n_25;
  wire clock_detector_inst_n_26;
  wire clock_detector_inst_n_27;
  wire clock_detector_inst_n_28;
  wire clock_detector_inst_n_29;
  wire clock_detector_inst_n_30;
  wire clock_detector_inst_n_31;
  wire clock_detector_inst_n_32;
  wire clock_detector_inst_n_33;
  wire clock_detector_inst_n_34;
  wire clock_detector_inst_n_35;
  wire clock_detector_inst_n_36;
  wire clock_detector_inst_n_37;
  wire clock_detector_inst_n_38;
  wire clock_detector_inst_n_39;
  wire clock_detector_inst_n_4;
  wire clock_detector_inst_n_40;
  wire clock_detector_inst_n_41;
  wire clock_detector_inst_n_73;
  wire [2:0]cplllock_out;
  wire [5:0]drp_txn_available;
  wire [9:0]drpaddr_common_int;
  wire [29:0]drpaddr_in;
  wire drpclk;
  wire [15:0]drpdi_common_in;
  wire [47:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [47:0]drpdo_out;
  wire drpen_common_in;
  wire [2:0]drpen_in;
  wire drprdy_common_out;
  wire [2:0]drprdy_out;
  wire drpwe_common_in;
  wire [2:0]drpwe_in;
  wire gt_common_inst_n_23;
  wire gt_common_inst_n_24;
  wire gt_common_inst_n_25;
  wire gt_common_inst_n_26;
  wire gt_common_inst_n_27;
  wire gt_common_inst_n_28;
  wire gt_common_inst_n_29;
  wire gt_common_inst_n_30;
  wire gt_common_inst_n_31;
  wire gt_common_inst_n_32;
  wire gt_common_inst_n_33;
  wire gt_common_inst_n_34;
  wire gt_common_inst_n_35;
  wire gt_common_inst_n_36;
  wire gt_common_inst_n_37;
  wire gt_common_inst_n_38;
  wire gt_common_inst_n_39;
  wire gt_common_inst_n_40;
  wire gt_common_inst_n_41;
  wire gt_common_inst_n_42;
  wire gt_common_inst_n_43;
  wire gt_common_inst_n_44;
  wire gt_common_inst_n_45;
  wire gt_common_inst_n_46;
  wire gt_usrclk_source_inst_n_0;
  wire gt_usrclk_source_inst_n_1;
  wire gt_usrclk_source_inst_n_10;
  wire gt_usrclk_source_inst_n_11;
  wire gt_usrclk_source_inst_n_12;
  wire gt_usrclk_source_inst_n_13;
  wire gt_usrclk_source_inst_n_14;
  wire gt_usrclk_source_inst_n_15;
  wire gt_usrclk_source_inst_n_16;
  wire gt_usrclk_source_inst_n_2;
  wire gt_usrclk_source_inst_n_25;
  wire gt_usrclk_source_inst_n_3;
  wire gt_usrclk_source_inst_n_4;
  wire gt_usrclk_source_inst_n_5;
  wire gt_usrclk_source_inst_n_6;
  wire gt_usrclk_source_inst_n_7;
  wire gt_usrclk_source_inst_n_8;
  wire gt_usrclk_source_inst_n_9;
  wire [2:0]gtpowergood_out;
  wire gtwiz_buffbypass_tx_done_out;
  wire gtwiz_buffbypass_tx_done_out_sync;
  wire gtwiz_buffbypass_tx_error_out;
  wire gtwiz_buffbypass_tx_error_out_sync;
  wire gtwiz_buffbypass_tx_reset_in;
  wire gtwiz_buffbypass_tx_start_user_in;
  wire [17:0]gtwiz_gte4_cpll_cal_cnt_tol_in_sync;
  wire [17:0]gtwiz_gte4_cpll_cal_txoutclk_period_sync;
  wire gtwiz_reset_qpll_lock_in;
  wire gtwiz_reset_qpll_reset_out;
  wire gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_done_out_sync;
  wire gtwiz_reset_tx_datapath_in_sync_drpclk;
  wire gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_done_out_sync;
  wire gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_reg_clkdet_run;
  wire irq;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire mgtrefclk0_i;
  wire mgtrefclk0_odiv2_i;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire [23:0]p_1_in;
  wire p_1_in9_in;
  wire [8:0]p_209_in;
  wire p_210_in;
  wire p_211_in;
  wire [7:0]p_221_in;
  wire [0:0]p_2_out;
  wire [10:1]p_3_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire qpll0lock_out_dly;
  wire qpll0outclk_out;
  wire qpll0outrefclk_out;
  wire qpll1lock_out_dly;
  wire qpll1outclk_out;
  wire qpll1outrefclk_out;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxpmaresetdone_out;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire txoutclk;
  wire txoutclk_out;
  wire txpllclksel_in0_sync;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire \vid_phy_controller_interrupts_inst/p_0_in ;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_10;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_100;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_101;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_102;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_103;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_104;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_105;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_106;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_107;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_108;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_109;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_11;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_110;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_111;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_112;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_113;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_114;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_115;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_116;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_117;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_118;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_119;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_12;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_120;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_121;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_122;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_123;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_124;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_125;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_126;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_127;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_128;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_129;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_13;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_130;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_131;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_132;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_133;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_134;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_135;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_136;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_137;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_138;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_139;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_14;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_140;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_141;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_142;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_143;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_144;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_145;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_146;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_147;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_148;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_149;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_15;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_150;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_151;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_152;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_153;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_154;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_155;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_156;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_157;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_158;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_159;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_16;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_160;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_161;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_162;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_163;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_164;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_165;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_166;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_167;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_168;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_169;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_17;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_170;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_171;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_172;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_173;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_174;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_175;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_176;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_177;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_178;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_179;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_180;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_181;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_182;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_183;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_184;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_185;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_186;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_187;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_188;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_189;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_19;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_190;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_191;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_192;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_193;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_194;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_195;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_196;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_197;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_198;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_199;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_20;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_200;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_201;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_202;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_203;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_204;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_205;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_206;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_207;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_208;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_209;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_21;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_210;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_211;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_212;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_213;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_214;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_215;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_216;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_217;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_218;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_219;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_22;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_220;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_221;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_222;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_223;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_224;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_225;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_226;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_227;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_228;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_229;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_23;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_230;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_231;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_232;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_233;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_234;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_235;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_236;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_237;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_238;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_239;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_24;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_240;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_241;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_242;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_243;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_244;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_245;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_246;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_247;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_248;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_249;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_25;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_250;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_251;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_252;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_253;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_254;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_255;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_256;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_257;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_258;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_259;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_26;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_260;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_261;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_262;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_263;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_264;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_265;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_266;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_267;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_268;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_269;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_27;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_270;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_271;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_272;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_273;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_274;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_275;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_276;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_277;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_278;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_279;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_28;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_280;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_281;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_282;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_283;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_284;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_285;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_286;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_287;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_288;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_289;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_29;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_290;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_291;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_292;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_293;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_294;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_295;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_296;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_297;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_298;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_299;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_30;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_300;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_301;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_302;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_303;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_304;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_305;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_306;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_307;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_308;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_309;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_31;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_310;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_311;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_312;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_313;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_314;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_315;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_316;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_317;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_318;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_319;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_32;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_320;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_321;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_322;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_323;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_324;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_325;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_326;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_327;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_328;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_329;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_33;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_330;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_331;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_332;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_333;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_334;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_335;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_336;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_337;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_338;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_339;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_34;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_340;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_341;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_342;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_343;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_344;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_345;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_346;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_35;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_358;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_359;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_36;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_360;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_363;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_364;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_365;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_366;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_367;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_37;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_370;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_371;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_372;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_373;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_374;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_375;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_376;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_377;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_378;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_379;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_38;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_380;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_381;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_382;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_383;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_384;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_385;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_386;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_387;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_388;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_389;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_39;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_390;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_391;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_392;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_393;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_394;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_395;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_396;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_397;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_398;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_399;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_40;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_400;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_401;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_402;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_403;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_404;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_405;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_406;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_407;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_408;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_409;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_41;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_410;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_411;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_412;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_413;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_414;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_415;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_416;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_417;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_418;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_419;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_42;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_420;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_421;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_422;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_423;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_424;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_425;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_426;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_427;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_428;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_429;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_43;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_430;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_431;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_432;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_433;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_436;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_437;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_438;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_439;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_44;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_440;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_45;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_46;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_47;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_48;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_49;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_5;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_50;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_51;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_52;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_53;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_54;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_55;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_56;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_57;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_58;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_59;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_6;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_60;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_61;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_62;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_63;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_64;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_65;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_66;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_67;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_68;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_69;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_70;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_71;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_72;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_73;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_84;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_85;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_86;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_87;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_88;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_89;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_90;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_91;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_92;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_93;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_94;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_95;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_96;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_97;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_98;
  wire vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_99;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch0_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch1_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch2_tdata;
  wire xpm_array_gtwiz_reset_sync_inst_n_3;
  wire xpm_array_single_qpll0lock_b0_inst_n_0;
  wire xpm_array_single_qpll1lock_b0_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_1;
  wire xpm_array_single_rxbufstatus_b00_inst_n_2;
  wire xpm_array_single_rxbufstatus_b01_inst_n_0;
  wire xpm_array_single_rxbufstatus_b01_inst_n_1;
  wire xpm_array_single_rxbufstatus_b01_inst_n_2;
  wire xpm_array_single_rxbufstatus_b02_inst_n_0;
  wire xpm_array_single_rxbufstatus_b02_inst_n_1;
  wire xpm_array_single_rxbufstatus_b02_inst_n_2;
  wire xpm_array_single_rxpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_1;
  wire xpm_array_single_txbufstatus_b01_inst_n_0;
  wire xpm_array_single_txbufstatus_b01_inst_n_1;
  wire xpm_array_single_txbufstatus_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b02_inst_n_1;
  wire xpm_array_single_txpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b02_inst_n_0;
  wire [7:6]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED ;
  wire [7:6]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_O_UNCONNECTED ;
  wire [7:6]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED ;
  wire [2:0]NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [59:0]NLW_gt_wrapper_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxcdrlock_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxprbserr_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED;
  wire [2:1]NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED;
  wire NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED;

  assign err_irq = \<const0> ;
  assign rx_tmds_clk = \<const0> ;
  assign rx_tmds_clk_n = \<const0> ;
  assign rx_tmds_clk_p = \<const0> ;
  assign rx_video_clk = \<const0> ;
  assign rxoutclk = \<const0> ;
  assign rxoutclk128 = \<const0> ;
  assign rxoutclk2 = \<const0> ;
  assign rxoutclkdp = \<const0> ;
  assign rxrefclk_ceb = \<const0> ;
  assign txoutclk128 = \<const0> ;
  assign txoutclk2 = \<const0> ;
  assign txoutclkdp = \<const0> ;
  assign txrefclk_ceb = \<const0> ;
  assign vid_phy_axi4lite_bresp[1] = \<const0> ;
  assign vid_phy_axi4lite_bresp[0] = \<const0> ;
  assign vid_phy_axi4lite_rresp[1] = \<const0> ;
  assign vid_phy_axi4lite_rresp[0] = \<const0> ;
  assign vid_phy_control_sb_rx_tready = \<const0> ;
  assign vid_phy_control_sb_tx_tready = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tvalid = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tvalid = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tvalid = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tvalid = \<const0> ;
  assign vid_phy_status_sb_rx_tdata[0] = \<const0> ;
  assign vid_phy_status_sb_rx_tvalid = \<const0> ;
  assign vid_phy_status_sb_tx_tvalid = \<const0> ;
  assign vid_phy_tx_axi4s_ch0_tready = \<const0> ;
  assign vid_phy_tx_axi4s_ch1_tready = \<const0> ;
  assign vid_phy_tx_axi4s_ch2_tready = \<const0> ;
  assign vid_phy_tx_axi4s_ch3_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \b0_CPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT[0]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[10]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[11]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[12]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[13]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[14]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[15]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[16]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[17]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[18]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[19]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[1]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[20]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[21]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[22]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[16]),
        .I3(b0_CPLL_LOCK_DLY_CNT[6]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[23]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(cplllock_out[0]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[2]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(b0_CPLL_RESET),
        .I1(b0_CPLL_LOCK_DLY_CNT[18]),
        .I2(b0_CPLL_LOCK_DLY_CNT[2]),
        .I3(b0_CPLL_LOCK_DLY_CNT[20]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_5 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I1(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ),
        .I2(b0_CPLL_LOCK_DLY_CNT[12]),
        .I3(b0_CPLL_LOCK_DLY_CNT[4]),
        .I4(b0_CPLL_LOCK_DLY_CNT[23]),
        .I5(b0_CPLL_LOCK_DLY_CNT[17]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_CPLL_LOCK_DLY_CNT[22]),
        .I1(b0_CPLL_LOCK_DLY_CNT[1]),
        .I2(b0_CPLL_LOCK_DLY_CNT[7]),
        .I3(b0_CPLL_LOCK_DLY_CNT[14]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_CPLL_LOCK_DLY_CNT[15]),
        .I1(b0_CPLL_LOCK_DLY_CNT[0]),
        .I2(b0_CPLL_LOCK_DLY_CNT[21]),
        .I3(b0_CPLL_LOCK_DLY_CNT[5]),
        .I4(b0_CPLL_LOCK_DLY_CNT[19]),
        .I5(b0_CPLL_LOCK_DLY_CNT[10]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_9 
       (.I0(b0_CPLL_LOCK_DLY_CNT[9]),
        .I1(b0_CPLL_LOCK_DLY_CNT[11]),
        .I2(b0_CPLL_LOCK_DLY_CNT[8]),
        .I3(b0_CPLL_LOCK_DLY_CNT[3]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[2]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[3]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[4]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[5]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[6]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[7]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[8]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[9]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[0] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[10] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[11] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[12] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[13] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[14] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[15] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[16] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_4 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[16:9]),
        .S(b0_CPLL_LOCK_DLY_CNT[16:9]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[17] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[18] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[19] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[1] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[20] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[21] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[22] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[23] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [7:6],\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_4 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED [7],b0_CPLL_LOCK_DLY_CNT0[23:17]}),
        .S({1'b0,b0_CPLL_LOCK_DLY_CNT[23:17]}));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[2] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[3] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[4] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[5] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[6] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[7] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[8] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_CPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_4 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[8:1]),
        .S(b0_CPLL_LOCK_DLY_CNT[8:1]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[9] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    b0_CPLL_LOCK_DLY_i_1
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[16]),
        .I3(b0_CPLL_LOCK_DLY_CNT[6]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(b0_CPLL_LOCK_DLY4_out));
  FDCE b0_CPLL_LOCK_DLY_reg
       (.C(drpclk),
        .CE(1'b1),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(b0_CPLL_LOCK_DLY4_out),
        .Q(b0_CPLL_LOCK_DLY_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[0]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[10]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[11]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[12]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[13]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[14]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[15]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[16]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_4 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .S(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16:9]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[17]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[18]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[19]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[1]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[20]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[21]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[22]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[23]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_CO_UNCONNECTED [7:6],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_3 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_4 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_O_UNCONNECTED [7],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_15 }),
        .S({1'b0,b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23:17]}));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[2]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[3]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[4]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[5]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[6]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[7]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[8]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2 
       (.CI(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_4 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .S(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8:1]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(p_1_in[9]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_2
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_4
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_6
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0));
  FDCE b0_MMCM_TX_DRP_LOCKED_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(b0_MMCM_TX_DRP_LOCKED_DLY8_out),
        .Q(vid_phy_status_sb_tx_tdata[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(b0_QPLL_LOCK_DLY_CNT[0]),
        .I1(b0_QPLL_LOCK_DLY_CNT[9]),
        .I2(b0_QPLL_LOCK_DLY_CNT[1]),
        .I3(b0_QPLL_LOCK_DLY_CNT[6]),
        .I4(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .I1(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I2(b0_QPLL_LOCK_DLY_CNT[17]),
        .I3(gtwiz_reset_qpll_reset_out),
        .I4(b0_QPLL_LOCK_DLY_CNT[5]),
        .I5(b0_QPLL_LOCK_DLY_CNT[23]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_6 
       (.I0(b0_QPLL_LOCK_DLY_CNT[16]),
        .I1(b0_QPLL_LOCK_DLY_CNT[3]),
        .I2(b0_QPLL_LOCK_DLY_CNT[13]),
        .I3(b0_QPLL_LOCK_DLY_CNT[22]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_QPLL_LOCK_DLY_CNT[7]),
        .I1(b0_QPLL_LOCK_DLY_CNT[2]),
        .I2(b0_QPLL_LOCK_DLY_CNT[8]),
        .I3(b0_QPLL_LOCK_DLY_CNT[12]),
        .I4(b0_QPLL_LOCK_DLY_CNT[11]),
        .I5(b0_QPLL_LOCK_DLY_CNT[19]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_QPLL_LOCK_DLY_CNT[18]),
        .I1(b0_QPLL_LOCK_DLY_CNT[20]),
        .I2(b0_QPLL_LOCK_DLY_CNT[15]),
        .I3(b0_QPLL_LOCK_DLY_CNT[4]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[0] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_46),
        .Q(b0_QPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[10] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_36),
        .Q(b0_QPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[11] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_35),
        .Q(b0_QPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[12] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_34),
        .Q(b0_QPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[13] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_33),
        .Q(b0_QPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[14] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_32),
        .Q(b0_QPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[15] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_31),
        .Q(b0_QPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[16] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_30),
        .Q(b0_QPLL_LOCK_DLY_CNT[16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_4 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .S(b0_QPLL_LOCK_DLY_CNT[16:9]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[17] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_29),
        .Q(b0_QPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[18] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_28),
        .Q(b0_QPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[19] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_27),
        .Q(b0_QPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[1] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_45),
        .Q(b0_QPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[20] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_26),
        .Q(b0_QPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[21] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_25),
        .Q(b0_QPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[22] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_24),
        .Q(b0_QPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[23] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_23),
        .Q(b0_QPLL_LOCK_DLY_CNT[23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED [7:6],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_4 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED [7],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .S({1'b0,b0_QPLL_LOCK_DLY_CNT[23:17]}));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[2] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_44),
        .Q(b0_QPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[3] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_43),
        .Q(b0_QPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[4] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_42),
        .Q(b0_QPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[5] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_41),
        .Q(b0_QPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[6] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_40),
        .Q(b0_QPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[7] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_39),
        .Q(b0_QPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[8] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_38),
        .Q(b0_QPLL_LOCK_DLY_CNT[8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_QPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_4 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .S(b0_QPLL_LOCK_DLY_CNT[8:1]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[9] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(gt_common_inst_n_37),
        .Q(b0_QPLL_LOCK_DLY_CNT[9]));
  FDCE b0_QPLL_LOCK_DLY_reg
       (.C(drpclk),
        .CE(1'b1),
        .CLR(\vid_phy_controller_interrupts_inst/p_0_in ),
        .D(b0_QPLL_LOCK_DLY2_out),
        .Q(b0_QPLL_LOCK_DLY_reg_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \b0_TX_LINK_RDY_SYNC[0]_i_1 
       (.I0(gtwiz_buffbypass_tx_done_out_sync),
        .I1(gtwiz_reset_tx_done_out_sync),
        .O(p_2_out));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .Q(p_1_in9_in),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_1_in9_in),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    b0_TX_LINK_RDY_i_1
       (.I0(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .I1(p_1_in9_in),
        .I2(vid_phy_status_sb_tx_tdata[0]),
        .O(b0_TX_LINK_RDY_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    b0_TX_LINK_RDY_i_2
       (.I0(b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .O(b0_TX_LINK_RDY_i_2_n_0));
  FDCE b0_TX_LINK_RDY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(b0_TX_LINK_RDY_i_2_n_0),
        .D(b0_TX_LINK_RDY_i_1_n_0),
        .Q(vid_phy_status_sb_tx_tdata[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_clkdet clock_detector_inst
       (.CO(clock_detector_inst_n_106),
        .D({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_370,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_374,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_379,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_383,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_384,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_385,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_386,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_387,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_388,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_389,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_390,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_391,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_392,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_393,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_394,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_395,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_396,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_397,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_398,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_399,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_400,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_401}),
        .DI({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_364}),
        .E(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_358),
        .Q(clock_detector_inst_n_73),
        .SR(clk_tx_tmr),
        .clk(b0_clkdet_dru_refclk),
        .clk_a_del(\RX_FREQ_LOCK_EDGE_INST/clk_a_del ),
        .clk_a_del_0(\TX_FREQ_LOCK_EDGE_INST/clk_a_del ),
        .\clk_cnt[16]_i_5_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_310,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_311,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_325}),
        .\clk_cnt_reg[0]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_365),
        .clk_dru_freq(clk_dru_freq),
        .clk_dru_freq_lock_reg_0(clock_detector_inst_n_107),
        .\clk_rx_flt_b_reg[35]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_440),
        .\clk_rx_flt_delta_reg[3]_0 ({clock_detector_inst_n_118,clock_detector_inst_n_119,clock_detector_inst_n_120,clock_detector_inst_n_121}),
        .\clk_rx_flt_lock_cnt1_inferred__0/i__carry_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_73,p_221_in}),
        .\clk_rx_flt_lock_cnt1_inferred__0/i__carry__0_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_367}),
        .\clk_rx_flt_lock_cnt_reg[0]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_360),
        .\clk_rx_flt_lock_cnt_reg[3]_0 (clk_rx_flt_lock_cnt_reg),
        .clk_rx_freq_evt_reg_0(clock_detector_inst_n_111),
        .clk_rx_freq_evt_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_17),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .\clk_rx_freq_reg[11]_0 (clock_detector_inst_n_24),
        .\clk_rx_freq_reg[12]_0 (clock_detector_inst_n_25),
        .\clk_rx_freq_reg[13]_0 (clock_detector_inst_n_26),
        .\clk_rx_freq_reg[14]_0 (clock_detector_inst_n_27),
        .\clk_rx_freq_reg[15]_0 (clock_detector_inst_n_28),
        .\clk_rx_freq_reg[16]_0 (clock_detector_inst_n_29),
        .\clk_rx_freq_reg[17]_0 (clock_detector_inst_n_30),
        .\clk_rx_freq_reg[18]_0 (clock_detector_inst_n_31),
        .\clk_rx_freq_reg[19]_0 (clock_detector_inst_n_32),
        .\clk_rx_freq_reg[20]_0 (clock_detector_inst_n_33),
        .\clk_rx_freq_reg[21]_0 (clock_detector_inst_n_34),
        .\clk_rx_freq_reg[22]_0 (clock_detector_inst_n_35),
        .\clk_rx_freq_reg[23]_0 (clock_detector_inst_n_36),
        .\clk_rx_freq_reg[24]_0 (clock_detector_inst_n_37),
        .\clk_rx_freq_reg[25]_0 (clock_detector_inst_n_38),
        .\clk_rx_freq_reg[26]_0 (clock_detector_inst_n_39),
        .\clk_rx_freq_reg[27]_0 (clock_detector_inst_n_41),
        .\clk_rx_freq_reg[28]_0 (clock_detector_inst_n_40),
        .clk_rx_freq_run_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_11),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_evt_reg_0(clock_detector_inst_n_110),
        .clk_rx_tmr_evt_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_16),
        .\clk_rx_tmr_reg[0]_0 (clock_detector_inst_n_105),
        .\clk_rx_tmr_reg[10]_0 (clock_detector_inst_n_113),
        .\clk_rx_tmr_reg[31]_0 (clk_rx_tmr),
        .\clk_rx_tmr_reg[31]_1 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_359),
        .\clk_rx_tmr_reg[31]_2 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_402,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_403,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_404,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_405,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_406,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_407,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_408,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_409,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_410,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_411,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_412,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_413,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_414,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_415,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_416,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_417,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_418,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_419,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_420,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_421,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_422,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_423,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_424,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_425,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_426,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_427,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_428,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_429,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_430,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_431,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_432,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_433}),
        .\clk_sm_cur_reg[0]_0 (clock_detector_inst_n_23),
        .clk_tx_freq(clk_tx_freq),
        .clk_tx_freq_evt_reg_0(clock_detector_inst_n_109),
        .clk_tx_freq_evt_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_15),
        .clk_tx_freq_lock_reg_0(clock_detector_inst_n_4),
        .clk_tx_freq_lock_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_10),
        .clk_tx_freq_lock_reg_2(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_13),
        .\clk_tx_freq_reg[28]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_12),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_evt_reg_0(clock_detector_inst_n_108),
        .clk_tx_tmr_evt_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_14),
        .\clk_tx_tmr_reg[10]_0 (clock_detector_inst_n_112),
        .clkdet_ctrl_rx_tmr_clr_del_reg_0(clock_detector_inst_n_123),
        .clkdet_ctrl_rx_tmr_clr_del_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_6),
        .clkdet_ctrl_tx_tmr_clr_del_reg_0(clock_detector_inst_n_122),
        .clkdet_ctrl_tx_tmr_clr_del_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_5),
        .dest_out(clock_detector_inst_n_0),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .mgtrefclk0_odiv2_i(mgtrefclk0_odiv2_i),
        .tx_refclk_rdy(tx_refclk_rdy),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__1 drp_control_b0gt0_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[9:0]),
        .\DRPDI_reg[15]_0 (drpdi_in[15:0]),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_23,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_24,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_25,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_26,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_27,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_28,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_29,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_30,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_31,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_32,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_33,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_34,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_35,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_36,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_37,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_38,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_39,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_40,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_41,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_52}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_436),
        .DRP_Status_b0gt0(DRP_Status_b0gt0),
        .Q(drp_txn_available[0]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drpwe_in(drpwe_in[0]),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .src_in(DRP_Rsp_Rd_Toggle),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__2 drp_control_b0gt1_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[19:10]),
        .\DRPDI_reg[15]_0 (drpdi_in[31:16]),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_98,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_99,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_100,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_104,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_105,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_106,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_107,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_108,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_112,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_113,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_114,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_115,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_116,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_117,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_118,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_119,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_120,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_121,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_122,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_123,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_124}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_437),
        .DRP_Status_b0gt1(DRP_Status_b0gt1),
        .Q(drp_txn_available[1]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drpwe_in(drpwe_in[1]),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .src_in(DRP_Rsp_Rd_Toggle_0),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__3 drp_control_b0gt2_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_in[29:20]),
        .\DRPDI_reg[15]_0 (drpdi_in[47:32]),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_270,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_271,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_272,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_273,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_274,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_275,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_276,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_277,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_278,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_279,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_280,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_281,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_282,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_283,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_288}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_438),
        .DRP_Status_b0gt2(DRP_Status_b0gt2),
        .Q(drp_txn_available[2]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drpwe_in(drpwe_in[2]),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .src_in(DRP_Rsp_Rd_Toggle_1),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0 drp_control_b0gtcommon_inst
       (.\DRPADDR_reg[9]_0 (drpaddr_common_int),
        .\DRPDI_reg[15]_0 (drpdi_common_in),
        .DRPDO(drpdo_common_out),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_172,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_190}),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_439),
        .DRP_Status_common(DRP_Status_common),
        .Q(drp_txn_available[4]),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .src_in(DRP_Rsp_Rd_Toggle_2),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper gt_common_inst
       (.D({gt_common_inst_n_23,gt_common_inst_n_24,gt_common_inst_n_25,gt_common_inst_n_26,gt_common_inst_n_27,gt_common_inst_n_28,gt_common_inst_n_29,gt_common_inst_n_30,gt_common_inst_n_31,gt_common_inst_n_32,gt_common_inst_n_33,gt_common_inst_n_34,gt_common_inst_n_35,gt_common_inst_n_36,gt_common_inst_n_37,gt_common_inst_n_38,gt_common_inst_n_39,gt_common_inst_n_40,gt_common_inst_n_41,gt_common_inst_n_42,gt_common_inst_n_43,gt_common_inst_n_44,gt_common_inst_n_45,gt_common_inst_n_46}),
        .DRPDO(drpdo_common_out),
        .E(b0_QPLL_LOCK_DLY_CNT0),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_84,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_85}),
        .b0_QPLL_LOCK_DLY2_out(b0_QPLL_LOCK_DLY2_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0] ({b0_QPLL_LOCK_DLY_CNT[21],b0_QPLL_LOCK_DLY_CNT[14],b0_QPLL_LOCK_DLY_CNT[10],b0_QPLL_LOCK_DLY_CNT[0]}),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0]_0 (\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[0]_1 (\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[16] ({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] ({\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .dest_out(txpllclksel_in0_sync),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST (drpaddr_common_int),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0 (drpdi_common_in),
        .\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_1 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_67,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_69}),
        .gtrefclk0_in(mgtrefclk0_i),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .qpll0clk_in(qpll0outclk_out),
        .qpll0refclk_in(qpll0outrefclk_out),
        .qpll1clk_in(qpll1outclk_out),
        .qpll1refclk_in(qpll1outrefclk_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gt_usrclk_source_8series gt_usrclk_source_inst
       (.CLK_IN(mgtrefclk0_odiv2_i),
        .D(D0),
        .\DRP_Config_Reg_reg[31] ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_346,p_211_in,p_210_in,p_209_in}),
        .DRP_Rsp_Rd_Toggle_reg(vid_phy_axi4lite_rvalid),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_330),
        .DRP_Status_Rdy_reg(gt_usrclk_source_inst_n_25),
        .E(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .MMCM_LOCKED_OUT(b0_MMCM_TX_DRP_LOCKED),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_13),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_0 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_1 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_6_n_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0]_2 (b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5:0]),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_7_n_15 }),
        .dest_out({gt_usrclk_source_inst_n_0,gt_usrclk_source_inst_n_1,gt_usrclk_source_inst_n_2,gt_usrclk_source_inst_n_3,gt_usrclk_source_inst_n_4,gt_usrclk_source_inst_n_5,gt_usrclk_source_inst_n_6,gt_usrclk_source_inst_n_7,gt_usrclk_source_inst_n_8,gt_usrclk_source_inst_n_9,gt_usrclk_source_inst_n_10,gt_usrclk_source_inst_n_11,gt_usrclk_source_inst_n_12,gt_usrclk_source_inst_n_13,gt_usrclk_source_inst_n_14,gt_usrclk_source_inst_n_15,gt_usrclk_source_inst_n_16}),
        .drp_txn_available_del_reg(drp_txn_available[5]),
        .gtrefclk0_in(mgtrefclk0_i),
        .gtwiz_userclk_rx_active_meta_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_304),
        .gtwiz_userclk_rx_active_sync_reg_0(gtwiz_userclk_rx_active_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .mgtrefclk0_pad_n_in(mgtrefclk0_pad_n_in),
        .mgtrefclk0_pad_p_in(mgtrefclk0_pad_p_in),
        .mmcm_adv_inst(p_1_in[23:1]),
        .mmcm_adv_inst_0({p_3_in[10],p_3_in[1]}),
        .out(gtwiz_userclk_tx_active_in),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .\tx_mmcm.bufg_gt_tx_usrclk_inst_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_329}),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txoutclk_out(txoutclk_out),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready));
  (* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0_gtwrapper,exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,Vivado 2022.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_exdes_vid_phy_controller_0_gtwrapper gt_wrapper_inst
       (.cpllfbclklost_out(NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED[2:0]),
        .cplllock_out(cplllock_out),
        .cpllrefclklost_out(NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED[2:0]),
        .cpllrefclksel_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_64,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_65,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_66,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({drpclk,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtgrefclk_in({1'b0,1'b0,1'b0}),
        .gthrxn_in({1'b0,1'b0,1'b1}),
        .gthrxp_in({1'b0,1'b0,1'b0}),
        .gthtxn_out(phy_txn_out),
        .gthtxp_out(phy_txp_out),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0}),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in({mgtrefclk0_i,1'b0,1'b0}),
        .gtrefclk1_in({1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED[2:0]),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0}),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b1,1'b1,1'b1}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({gtwiz_gte4_cpll_cal_cnt_tol_in_sync,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({gtwiz_gte4_cpll_cal_txoutclk_period_sync,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b1),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(xpm_array_gtwiz_reset_sync_inst_n_3),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(b0_CPLL_RESET),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in_sync_drpclk),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_304),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_329),
        .gtwiz_userdata_rx_out(NLW_gt_wrapper_inst_gtwiz_userdata_rx_out_UNCONNECTED[59:0]),
        .gtwiz_userdata_tx_in({vid_phy_tx_axi4s_ch2_tdata,vid_phy_tx_axi4s_ch1_tdata,vid_phy_tx_axi4s_ch0_tdata}),
        .loopback_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_86,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_87,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_88,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_89,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_94}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .qpll0clk_in({qpll0outclk_out,1'b0,1'b0}),
        .qpll0refclk_in({qpll0outrefclk_out,1'b0,1'b0}),
        .qpll1clk_in({qpll1outclk_out,1'b0,1'b0}),
        .qpll1refclk_in({qpll1outrefclk_out,1'b0,1'b0}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrhold_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_292,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_302}),
        .rxcdrlock_out(NLW_gt_wrapper_inst_rxcdrlock_out_UNCONNECTED[2:0]),
        .rxlpmen_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_303}),
        .rxlpmhfovrden_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_299}),
        .rxlpmlfklovrden_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_300}),
        .rxosovrden_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_301}),
        .rxoutclk_out(NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED[2:0]),
        .rxpllclksel_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_56,1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_gt_wrapper_inst_rxprbserr_out_UNCONNECTED[2:0]),
        .rxprbslocked_out(NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED[2:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out(NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED[2:0]),
        .rxsysclksel_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_60,1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk2_in({1'b0,1'b0,1'b0}),
        .rxusrclk_in({txoutclk,1'b0,1'b0}),
        .txbufstatus_out(txbufstatus_out),
        .txdiffctrl_in(txdiffctrl_in),
        .txelecidle_in(txelecidle_in),
        .txinhibit_in(txinhibit_in),
        .txoutclk_out({NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED[2:1],txoutclk_out}),
        .txphaligndone_out(NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED[2:0]),
        .txpllclksel_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_53,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_54,1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_248,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_249,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_250,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_202,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_217,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_218}),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_243,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_244,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_245,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_246,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_247,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_213}),
        .txprgdivresetdone_out(NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED[2:0]),
        .txresetdone_out(NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED[2:0]),
        .txsysclksel_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_58,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(b0_clkdet_dru_refclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_axi4lite vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst
       (.CO(clock_detector_inst_n_106),
        .D(D0),
        .DI({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_364}),
        .DRP_Rsp_Rd_Toggle_reg(DRP_Status_common_16_sync),
        .DRP_Rsp_Rd_Toggle_reg_0(DRP_Status_b0gt0_16_sync),
        .DRP_Rsp_Rd_Toggle_reg_1(DRP_Status_b0gt1_16_sync),
        .DRP_Rsp_Rd_Toggle_reg_2(DRP_Status_b0gt2_16_sync),
        .DRP_Rsp_Rd_Toggle_reg_3(DRP_Rsp_Rd_Toggle),
        .DRP_Rsp_Rd_Toggle_reg_4(DRP_Rsp_Rd_Toggle_0),
        .DRP_Rsp_Rd_Toggle_reg_5(DRP_Rsp_Rd_Toggle_1),
        .DRP_Rsp_Rd_Toggle_reg_6(DRP_Rsp_Rd_Toggle_2),
        .DRP_Status_b0gt0({DRP_Status_b0gt0[17],DRP_Status_b0gt0[15:0]}),
        .DRP_Status_b0gt1({DRP_Status_b0gt1[17],DRP_Status_b0gt1[15:0]}),
        .DRP_Status_b0gt2({DRP_Status_b0gt2[17],DRP_Status_b0gt2[15:0]}),
        .DRP_Status_common({DRP_Status_common[17],DRP_Status_common[15:0]}),
        .E(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_358),
        .MMCM_LOCKED_OUT(b0_MMCM_TX_DRP_LOCKED),
        .Q(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_13),
        .SR(clk_tx_tmr),
        .\axi_araddr_reg[3]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_330),
        .axi_arready_reg_0(vid_phy_axi4lite_arready),
        .axi_awready_reg_0(vid_phy_axi4lite_awready),
        .\axi_rdata[11]_i_2_0 ({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .\axi_rdata[11]_i_4_0 (clock_detector_inst_n_107),
        .\axi_rdata[11]_i_5_0 (clock_detector_inst_n_24),
        .\axi_rdata[12]_i_5_0 ({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .\axi_rdata[12]_i_5_1 (clock_detector_inst_n_25),
        .\axi_rdata[14]_i_5_0 (clock_detector_inst_n_27),
        .\axi_rdata[15]_i_5_0 (clock_detector_inst_n_28),
        .\axi_rdata[16]_i_2_0 (clock_detector_inst_n_29),
        .\axi_rdata[16]_i_4_0 (gt_usrclk_source_inst_n_25),
        .\axi_rdata[17]_i_3_0 ({gt_usrclk_source_inst_n_0,gt_usrclk_source_inst_n_1,gt_usrclk_source_inst_n_2,gt_usrclk_source_inst_n_3,gt_usrclk_source_inst_n_4,gt_usrclk_source_inst_n_5,gt_usrclk_source_inst_n_6,gt_usrclk_source_inst_n_7,gt_usrclk_source_inst_n_8,gt_usrclk_source_inst_n_9,gt_usrclk_source_inst_n_10,gt_usrclk_source_inst_n_11,gt_usrclk_source_inst_n_12,gt_usrclk_source_inst_n_13,gt_usrclk_source_inst_n_14,gt_usrclk_source_inst_n_15,gt_usrclk_source_inst_n_16}),
        .\axi_rdata[17]_i_6_0 (xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .\axi_rdata[18]_i_2_0 (clock_detector_inst_n_31),
        .\axi_rdata[19]_i_2_0 ({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .\axi_rdata[19]_i_5_0 (clock_detector_inst_n_32),
        .\axi_rdata[1]_i_3_0 (xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .\axi_rdata[1]_i_3_1 (xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .\axi_rdata[20]_i_2_0 ({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .\axi_rdata[20]_i_2_1 (clock_detector_inst_n_33),
        .\axi_rdata[22]_i_4_0 (clock_detector_inst_n_35),
        .\axi_rdata[23]_i_4_0 (clock_detector_inst_n_36),
        .\axi_rdata[24]_i_4_0 (clock_detector_inst_n_37),
        .\axi_rdata[25]_i_2_0 (clock_detector_inst_n_38),
        .\axi_rdata[26]_i_4_0 (clock_detector_inst_n_39),
        .\axi_rdata[27]_i_4_0 (clock_detector_inst_n_41),
        .\axi_rdata[28]_i_4_0 (clock_detector_inst_n_40),
        .\axi_rdata[3]_i_2_0 (clock_detector_inst_n_0),
        .\axi_rdata[3]_i_6_0 ({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .\axi_rdata[4]_i_5 ({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .\axi_rdata[9]_i_5 (xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .\axi_rdata[9]_i_5_0 (xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .\axi_rdata_reg[13]_0 (clock_detector_inst_n_26),
        .\axi_rdata_reg[17]_0 (xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .\axi_rdata_reg[17]_1 (clock_detector_inst_n_30),
        .\axi_rdata_reg[21]_0 (clock_detector_inst_n_34),
        .\axi_rdata_reg[5]_0 (gtwiz_buffbypass_tx_error_out_sync),
        .axi_rvalid_reg_0(vid_phy_axi4lite_rvalid),
        .axi_wready_reg_0(vid_phy_axi4lite_wready),
        .b0_MMCM_TX_DRP_LOCKED_DLY8_out(b0_MMCM_TX_DRP_LOCKED_DLY8_out),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (p_1_in[0]),
        .b0_MMCM_TX_DRP_LOCKED_DLY_reg({b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23:19],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]}),
        .b0_MMCM_TX_DRP_LOCKED_DLY_reg_0(b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0),
        .b0_MMCM_TX_DRP_LOCKED_DLY_reg_1(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0),
        .b0_MMCM_TX_DRP_LOCKED_DLY_reg_2(b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0),
        .clk_a_del(\TX_FREQ_LOCK_EDGE_INST/clk_a_del ),
        .clk_a_del_0(\RX_FREQ_LOCK_EDGE_INST/clk_a_del ),
        .clk_dru_freq(clk_dru_freq),
        .\clk_rx_flt_lock_cnt1_inferred__0/i__carry ({clock_detector_inst_n_118,clock_detector_inst_n_119,clock_detector_inst_n_120,clock_detector_inst_n_121}),
        .\clk_rx_flt_lock_cnt_reg[0] (clock_detector_inst_n_23),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .clk_rx_freq_lock_reg(clk_rx_flt_lock_cnt_reg),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_evt_reg(clock_detector_inst_n_123),
        .\clk_rx_tmr_reg[0] (clock_detector_inst_n_105),
        .\clk_rx_tmr_reg[31] (clock_detector_inst_n_113),
        .clk_tx_freq(clk_tx_freq),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_evt_reg(clock_detector_inst_n_122),
        .\clk_tx_tmr_reg[0] (clock_detector_inst_n_73),
        .\clk_tx_tmr_reg[31] (clock_detector_inst_n_112),
        .clkdet_rx_freq_event_updated_q_reg_0(clock_detector_inst_n_111),
        .clkdet_rx_timer_event_updated_q_reg_0(clock_detector_inst_n_110),
        .clkdet_tx_freq_event_updated_q_reg_0(clock_detector_inst_n_109),
        .clkdet_tx_timer_event_updated_q_reg_0(clock_detector_inst_n_108),
        .dest_out(gtwiz_reset_tx_done_out_sync),
        .\drp_txn_available_q_reg[5]_0 ({drp_txn_available[5:4],drp_txn_available[2:0]}),
        .gt_status_cpll_lock_updated_q_reg_0(b0_CPLL_LOCK_DLY_SYNC_AXICLK),
        .gt_status_qpll1_lock_updated_q_reg_0(xpm_array_single_qpll1lock_b0_inst_n_0),
        .gt_status_qpll_lock_updated_q_reg_0(xpm_array_single_qpll0lock_b0_inst_n_0),
        .gt_status_rx_resetdone_updated_q_reg_0(gtwiz_reset_rx_done_out_sync),
        .gt_status_tx_alignment_updated_q_reg_0(gtwiz_buffbypass_tx_done_out_sync),
        .gtpowergood_out(gtpowergood_out),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .i_reg_clkdet_run_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_359),
        .i_reg_clkdet_run_reg_1(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_360),
        .i_reg_clkdet_run_reg_2(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_365),
        .i_reg_clkdet_rx_freq_rst_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_11),
        .i_reg_clkdet_rx_tmr_clr_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_6),
        .i_reg_clkdet_rx_tmr_clr_reg_1(clk_rx_tmr),
        .i_reg_clkdet_tx_freq_rst_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_10),
        .i_reg_clkdet_tx_freq_rst_reg_1(clock_detector_inst_n_4),
        .i_reg_clkdet_tx_tmr_clr_reg_0(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_5),
        .irq(irq),
        .p_0_in(\vid_phy_controller_interrupts_inst/p_0_in ),
        .\slv_reg_0x108_reg[20]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_292,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_299,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_300,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_301,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_302,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_303}),
        .\slv_reg_0x10_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_53,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_54,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_56,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_58,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_60,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_64,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_65,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_66,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_67,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_69}),
        .\slv_reg_0x11C_reg[30]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_14),
        .\slv_reg_0x11C_reg[31]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_16),
        .\slv_reg_0x11C_reg[6]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_15),
        .\slv_reg_0x11C_reg[7]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_17),
        .\slv_reg_0x120_reg[10]_0 ({p_3_in[10],p_3_in[1]}),
        .\slv_reg_0x124_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_346,p_211_in,p_210_in,p_209_in}),
        .\slv_reg_0x134_reg[3]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_328,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_329}),
        .\slv_reg_0x154_reg[0]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_304),
        .\slv_reg_0x200_reg[16]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_73,p_221_in}),
        .\slv_reg_0x200_reg[16]_1 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_367}),
        .\slv_reg_0x208_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_310,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_311,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_325}),
        .\slv_reg_0x214_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_370,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_374,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_379,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_383,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_384,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_385,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_386,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_387,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_388,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_389,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_390,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_391,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_392,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_393,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_394,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_395,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_396,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_397,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_398,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_399,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_400,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_401}),
        .\slv_reg_0x218_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_402,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_403,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_404,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_405,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_406,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_407,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_408,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_409,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_410,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_411,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_412,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_413,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_414,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_415,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_416,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_417,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_418,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_419,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_420,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_421,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_422,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_423,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_424,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_425,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_426,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_427,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_428,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_429,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_430,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_431,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_432,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_433}),
        .\slv_reg_0x2C_reg[0]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_12),
        .\slv_reg_0x2C_reg[1]_0 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_440),
        .\slv_reg_0x30_reg[2]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_84,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_85}),
        .\slv_reg_0x38_reg[18]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_86,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_87,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_88,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_89,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_94}),
        .\slv_reg_0x40_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_23,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_24,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_25,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_26,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_27,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_28,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_29,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_30,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_31,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_32,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_33,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_34,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_35,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_36,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_37,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_38,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_39,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_40,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_41,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_52}),
        .\slv_reg_0x44_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_98,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_99,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_100,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_104,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_105,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_106,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_107,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_108,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_112,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_113,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_114,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_115,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_116,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_117,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_118,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_119,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_120,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_121,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_122,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_123,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_124}),
        .\slv_reg_0x48_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_270,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_271,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_272,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_273,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_274,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_275,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_276,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_277,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_278,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_279,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_280,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_281,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_282,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_283,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_288}),
        .\slv_reg_0x60_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_172,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_190}),
        .\slv_reg_0x68_reg[17]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_125,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_126,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_127,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_128,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_129,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_130,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_131,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_132,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_133,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_134,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_135,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_136,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_137,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_138,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_139,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_140,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_141,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_142}),
        .\slv_reg_0x6C_reg[17]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_143,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_160}),
        .\slv_reg_0x70_reg[22]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_226,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_229,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_230,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_232,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_235,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_236,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_237,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_238,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_239,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_240,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_241,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_242}),
        .\slv_reg_0x74_reg[1]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_191,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_192}),
        .\slv_reg_0x7C_reg[31]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_202,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_203,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_204,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_206,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_208,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_213,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_217,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_218,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_219,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_220,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_221,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_224}),
        .\slv_reg_0x80_reg[15]_0 ({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_243,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_244,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_245,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_246,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_247,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_248,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_249,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_250,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_253,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_254,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_258}),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_19,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_20,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_21,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_22}),
        .\syncstages_ff_reg[0] (b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .\syncstages_ff_reg[2] (qpll1lock_out_dly),
        .\syncstages_ff_reg[2]_0 (qpll0lock_out_dly),
        .\syncstages_ff_reg[2]_1 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_436),
        .\syncstages_ff_reg[2]_2 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_437),
        .\syncstages_ff_reg[2]_3 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_438),
        .\syncstages_ff_reg[2]_4 (vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_439),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr[9:2]),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr[9:2]),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__4 xpm_array_gtwiz_reset_sync_inst
       (.dest_clk(drpclk),
        .dest_out({gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk,gtwiz_reset_tx_datapath_in_sync_drpclk,b0_CPLL_RESET,xpm_array_gtwiz_reset_sync_inst_n_3}),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_19,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_20,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_21,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_22}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2 xpm_array_single_cpll_cal_cnt_tol_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_cnt_tol_in_sync),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_143,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_160}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__8 xpm_array_single_cpll_cal_txoutclk_period_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_txoutclk_period_sync),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_125,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_126,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_127,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_128,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_129,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_130,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_131,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_132,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_133,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_134,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_135,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_136,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_137,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_138,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_139,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_140,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_141,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_142}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82 xpm_array_single_qpll0lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll0lock_b0_inst_n_0),
        .src_clk(1'b0),
        .src_in(qpll0lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__84 xpm_array_single_qpll0lock_out_dly_sync_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .src_clk(1'b0),
        .src_in(b0_QPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__83 xpm_array_single_qpll1lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll1lock_b0_inst_n_0),
        .src_clk(1'b0),
        .src_in(qpll1lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4__3 xpm_array_single_rxbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[2:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4__4 xpm_array_single_rxbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[5:3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4 xpm_array_single_rxbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .src_clk(1'b0),
        .src_in(rxbufstatus_out[8:6]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68 xpm_array_single_rxpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74 xpm_array_single_rxpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80 xpm_array_single_rxpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .src_clk(1'b0),
        .src_in(rxpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5__3 xpm_array_single_txbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .src_clk(1'b0),
        .src_in(txbufstatus_out[1:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5__4 xpm_array_single_txbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .src_clk(1'b0),
        .src_in(txbufstatus_out[3:2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5 xpm_array_single_txbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .src_clk(1'b0),
        .src_in(txbufstatus_out[5:4]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3__3 xpm_array_single_txdiffctrl_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[4:0]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_221,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_224,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3__4 xpm_array_single_txdiffctrl_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[9:5]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_206,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_208,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3 xpm_array_single_txdiffctrl_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[14:10]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_258,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67 xpm_array_single_txelecidle_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[0]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_220));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73 xpm_array_single_txelecidle_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[1]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_204));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79 xpm_array_single_txelecidle_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[2]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_254));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64 xpm_array_single_txinhibit_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[0]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_219));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70 xpm_array_single_txinhibit_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[1]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_203));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76 xpm_array_single_txinhibit_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[2]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_253));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69 xpm_array_single_txpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .src_clk(1'b0),
        .src_in(txpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75 xpm_array_single_txpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .src_clk(1'b0),
        .src_in(txpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81 xpm_array_single_txpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .src_clk(1'b0),
        .src_in(txpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65 xpm_array_single_txpolarity_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[0]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_242));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71 xpm_array_single_txpolarity_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[1]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_236));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77 xpm_array_single_txpolarity_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[2]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_230));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66 xpm_array_single_txprbsforceerr_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[0]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_238));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72 xpm_array_single_txprbsforceerr_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[1]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_232));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78 xpm_array_single_txprbsforceerr_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[2]),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_226));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5 xpm_array_single_txprbssel_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[3:0]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_237,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_239,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_240,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_241}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6 xpm_array_single_txprbssel_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[7:4]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_235}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single xpm_array_single_txprbssel_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[11:8]),
        .src_clk(1'b0),
        .src_in({vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_229}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60 xpm_single_buffbypass_tx_done_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_done_out_sync),
        .src_clk(1'b0),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63 xpm_single_buffbypass_tx_error_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_error_out_sync),
        .src_clk(1'b0),
        .src_in(gtwiz_buffbypass_tx_error_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61 xpm_single_buffbypass_tx_reset_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_reset_in),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_192));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62 xpm_single_buffbypass_tx_start_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_start_user_in),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_191));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52 xpm_single_drp_rdy_b0_common_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_common_16_sync),
        .src_clk(1'b0),
        .src_in(DRP_Status_common[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46 xpm_single_drp_rdy_b0gt0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt0_16_sync),
        .src_clk(1'b0),
        .src_in(DRP_Status_b0gt0[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48 xpm_single_drp_rdy_b0gt1_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt1_16_sync),
        .src_clk(1'b0),
        .src_in(DRP_Status_b0gt1[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50 xpm_single_drp_rdy_b0gt2_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt2_16_sync),
        .src_clk(1'b0),
        .src_in(DRP_Status_b0gt2[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59 xpm_single_gtwiz_reset_rx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_reset_rx_done_out_sync),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58 xpm_single_gtwiz_reset_tx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_reset_tx_done_out_sync),
        .src_clk(1'b0),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57 xpm_single_tx_mmcm_drp_locked_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single xpm_single_tx_pll_lock_sync_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(b0_CPLL_LOCK_DLY_SYNC_AXICLK),
        .src_clk(1'b0),
        .src_in(b0_CPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44 xpm_single_txpllclksel_in0_sync_inst
       (.dest_clk(drpclk),
        .dest_out(txpllclksel_in0_sync),
        .src_clk(1'b0),
        .src_in(vid_phy_controller_v2_2_14_vid_phy_axi4lite_inst_n_54));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTHE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_10
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTHE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_11
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTHE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_12
   (\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] ,
    GTHE4_CHANNEL_TXPHALIGNDONE,
    rxusrclk_in,
    Q);
  output \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] ;
  input [0:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  input [0:0]rxusrclk_in;
  input [0:0]Q;

  wire \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] ;
  wire [0:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  wire [0:0]Q;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxusrclk_in;

  LUT2 #(
    .INIT(4'h2)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_i_1 
       (.I0(Q),
        .I1(i_in_out),
        .O(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPHALIGNDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_13
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ,
    D,
    GTHE4_CHANNEL_TXSYNCDONE,
    rxusrclk_in,
    Q,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg );
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  output [1:0]D;
  input [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  input [0:0]rxusrclk_in;
  input [1:0]Q;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;

  wire [1:0]D;
  wire [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  wire [1:0]Q;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxusrclk_in;

  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h2622)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXSYNCDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_14
   (in0,
    drpclk_in);
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_15
   (sm_reset_rx_pll_timer_sat_reg,
    in0,
    drpclk_in,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx[2]_i_3 ,
    Q,
    gtwiz_reset_rx_pll_and_datapath_dly);
  output sm_reset_rx_pll_timer_sat_reg;
  input in0;
  input [0:0]drpclk_in;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx[2]_i_3 ;
  input [0:0]Q;
  input gtwiz_reset_rx_pll_and_datapath_dly;

  wire \FSM_sequential_sm_reset_rx[2]_i_3 ;
  wire [0:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_reg;

  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3 ),
        .I2(Q),
        .I3(gtwiz_reset_rx_datapath_dly),
        .I4(gtwiz_reset_rx_pll_and_datapath_dly),
        .O(sm_reset_rx_pll_timer_sat_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_16
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] );
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hD7D69796)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(\FSM_sequential_sm_reset_rx_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h5A5B0A5B)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_17
   (gtwiz_reset_tx_datapath_dly,
    in0,
    drpclk_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_18
   (i_in_out_reg_0,
    D,
    in0,
    drpclk_in,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    plllock_tx_sync,
    Q,
    gtwiz_reset_tx_datapath_dly,
    sm_reset_tx_pll_timer_clr,
    \FSM_sequential_sm_reset_tx[2]_i_5_0 ,
    sm_reset_tx_pll_timer_sat);
  output i_in_out_reg_0;
  output [1:0]D;
  input in0;
  input [0:0]drpclk_in;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input plllock_tx_sync;
  input [2:0]Q;
  input gtwiz_reset_tx_datapath_dly;
  input sm_reset_tx_pll_timer_clr;
  input \FSM_sequential_sm_reset_tx[2]_i_5_0 ;
  input sm_reset_tx_pll_timer_sat;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_tx[2]_i_5_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_6_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire plllock_tx_sync;
  wire sm_reset_tx_pll_timer_clr;
  wire sm_reset_tx_pll_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h05FE)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(Q[1]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h5A5B)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAABABBAAAAAAAA)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ),
        .I1(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I2(plllock_tx_sync),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(i_in_out_reg_0));
  LUT6 #(
    .INIT(64'h00E0F0E000E000E0)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(gtwiz_reset_tx_datapath_dly),
        .I2(sm_reset_tx_pll_timer_clr),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5_0 ),
        .I5(sm_reset_tx_pll_timer_sat),
        .O(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_19
   (sm_reset_rx_timer_sat_reg,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    gtwiz_userclk_rx_active_in,
    drpclk_in,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg,
    Q,
    sm_reset_rx_timer_clr_reg_0,
    gtwiz_reset_rx_any_sync,
    GTHE4_CHANNEL_RXUSERRDY,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    sm_reset_rx_cdr_to_sat);
  output sm_reset_rx_timer_sat_reg;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]drpclk_in;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg;
  input [2:0]Q;
  input sm_reset_rx_timer_clr_reg_0;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input sm_reset_rx_cdr_to_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_reg;

  LUT6 #(
    .INIT(64'h30BB30BB30BB3088)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(Q[1]),
        .I2(rxuserrdy_out_i_2_n_0),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I5(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFAAF00000800)) 
    rxuserrdy_out_i_1
       (.I0(Q[2]),
        .I1(rxuserrdy_out_i_2_n_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTHE4_CHANNEL_RXUSERRDY),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  LUT3 #(
    .INIT(8'h20)) 
    rxuserrdy_out_i_2
       (.I0(gtwiz_reset_userclk_rx_active_sync),
        .I1(sm_reset_rx_timer_clr_reg),
        .I2(sm_reset_rx_timer_sat),
        .O(rxuserrdy_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF20002000000000)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .I3(Q[1]),
        .I4(sm_reset_rx_timer_clr_reg_0),
        .I5(Q[2]),
        .O(sm_reset_rx_timer_sat_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_20
   (E,
    i_in_out_reg_0,
    i_in_out_reg_1,
    gtwiz_userclk_tx_active_in,
    drpclk_in,
    Q,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 ,
    \FSM_sequential_sm_reset_tx_reg[0]_1 ,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg);
  output [0:0]E;
  output i_in_out_reg_0;
  output i_in_out_reg_1;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'hFFFFFFFF75554500)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(i_in_out_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(gtwiz_reset_userclk_tx_active_sync),
        .I1(\FSM_sequential_sm_reset_tx_reg[0]_1 ),
        .I2(sm_reset_tx_timer_sat),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00D0F0D0)) 
    sm_reset_tx_timer_clr_i_3
       (.I0(gtwiz_reset_userclk_tx_active_sync),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_tx_reg[0] ),
        .O(i_in_out_reg_1));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_21
   (sm_reset_rx_timer_sat_reg,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    E,
    i_in_meta_reg_0,
    drpclk_in,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg,
    Q,
    gtwiz_reset_rx_done_int_reg,
    gtwiz_reset_rx_done_int_reg_0,
    sm_reset_rx_timer_clr_reg_0,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output sm_reset_rx_timer_sat_reg;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output [0:0]E;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg;
  input [2:0]Q;
  input gtwiz_reset_rx_done_int_reg;
  input gtwiz_reset_rx_done_int_reg_0;
  input sm_reset_rx_timer_clr_reg_0;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gtwiz_reset_rx_done_int_reg;
  wire gtwiz_reset_rx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_reg;

  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(sm_reset_rx_timer_clr_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(plllock_rx_sync),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(gtwiz_reset_rx_done_int_reg),
        .I3(Q[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg_0),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000010F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_timer_sat_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(sm_reset_rx_cdr_to_clr_reg),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg),
        .I2(plllock_rx_sync),
        .I3(Q[1]),
        .O(sm_reset_rx_timer_sat_reg));
  LUT6 #(
    .INIT(64'hFCCFEEFF0CC0EE0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(sm_reset_rx_timer_clr_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(plllock_rx_sync),
        .I3(Q[0]),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_22
   (plllock_tx_sync,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    gtwiz_reset_qpll0lock_in,
    drpclk_in,
    Q,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int_reg,
    gtwiz_reset_tx_done_int_reg_0,
    sm_reset_tx_timer_clr_reg_0);
  output plllock_tx_sync;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int_reg;
  input gtwiz_reset_tx_done_int_reg_0;
  input sm_reset_tx_timer_clr_reg_0;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_done_int_reg;
  wire gtwiz_reset_tx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'hFFFFA2AAFFFF5555)) 
    gttxreset_out_i_2
       (.I0(Q[0]),
        .I1(sm_reset_tx_timer_sat),
        .I2(sm_reset_tx_timer_clr_reg),
        .I3(plllock_tx_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFCFFF00A00000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(gtwiz_reset_tx_done_int_reg),
        .I1(plllock_tx_sync),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(gtwiz_reset_tx_done_int_reg_0),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF13FF13301300133)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_23
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    drpclk_in,
    Q,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    sm_reset_rx_cdr_to_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input sm_reset_rx_cdr_to_sat;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_rx_cdr_to_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000310)) 
    rxprogdivreset_out_i_1
       (.I0(\FSM_sequential_sm_reset_rx_reg[2]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(i_in_out_reg_0),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_33
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__1 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_36
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_37
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_38
   (D,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [1:1]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_39
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_40
   (D,
    \cpll_cal_state_reg[15] ,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \cpll_cal_state_reg[29] ,
    freq_counter_rst_reg,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output [4:0]D;
  output \cpll_cal_state_reg[15] ;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input freq_counter_rst_reg;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  wire gthe4_txprgdivresetdone_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1__1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1__1 
       (.I0(Q[2]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1__1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1__1 
       (.I0(Q[6]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1__1 
       (.I0(Q[7]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0BBB)) 
    freq_counter_rst_i_2__1
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(gthe4_txprgdivresetdone_sync),
        .O(\cpll_cal_state_reg[15] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gthe4_txprgdivresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_41
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_44
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__1 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_45
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__1 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__1 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_46
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output i_in_out_reg_0;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [5:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__1 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__1 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__1 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.freq_counter_rst_i_3__1 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[1]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_48
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__0 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_55
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__0
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_56
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_57
   (D,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [1:1]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__0 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_58
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_59
   (D,
    \cpll_cal_state_reg[15] ,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \cpll_cal_state_reg[29] ,
    freq_counter_rst_reg,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output [4:0]D;
  output \cpll_cal_state_reg[15] ;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input freq_counter_rst_reg;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  wire gthe4_txprgdivresetdone_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1__0 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1__0 
       (.I0(Q[2]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1__0 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1__0 
       (.I0(Q[6]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1__0 
       (.I0(Q[7]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0BBB)) 
    freq_counter_rst_i_2__0
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(gthe4_txprgdivresetdone_sync),
        .O(\cpll_cal_state_reg[15] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gthe4_txprgdivresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_60
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__0 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_63
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__0 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_64
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__0 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__0 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_65
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output i_in_out_reg_0;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [5:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__0 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__0 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__0 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.freq_counter_rst_i_3__0 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[1]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_67
   (drprst_in_sync,
    E,
    i_in_out_reg_0,
    D,
    drpclk_in,
    \timeout_cntr_reg[0] ,
    drpen_in,
    \addr_i_reg[1] ,
    drpaddr_in,
    \addr_i_reg[1]_0 );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]i_in_out_reg_0;
  output [1:0]D;
  input [0:0]drpclk_in;
  input \timeout_cntr_reg[0] ;
  input [0:0]drpen_in;
  input \addr_i_reg[1] ;
  input [1:0]drpaddr_in;
  input \addr_i_reg[1]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \addr_i_reg[1] ;
  wire \addr_i_reg[1]_0 ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire drprst_in_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \timeout_cntr_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1 
       (.I0(drprst_in_sync),
        .I1(\addr_i_reg[1] ),
        .I2(drpaddr_in[0]),
        .I3(\addr_i_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(i_in_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\addr_i_reg[1] ),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1 
       (.I0(drprst_in_sync),
        .I1(\timeout_cntr_reg[0] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_7
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTHE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_74
   (i_in_out_reg_0,
    \cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    USER_CPLLLOCK_OUT_reg,
    USER_CPLLLOCK_OUT_reg_0);
  output [0:0]i_in_out_reg_0;
  output \cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]USER_CPLLLOCK_OUT_reg;
  input USER_CPLLLOCK_OUT_reg_0;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]USER_CPLLLOCK_OUT_reg;
  wire USER_CPLLLOCK_OUT_reg_0;
  wire \cpll_cal_state_reg[0] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(USER_CPLLLOCK_OUT_reg),
        .I3(Q[1]),
        .I4(USER_CPLLLOCK_OUT_reg_0),
        .O(\cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_75
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_76
   (D,
    drpclk_in,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ;
  wire [1:1]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1 
       (.I0(user_txoutclksel_sync),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_77
   (D,
    drpclk_in,
    txoutclksel_int,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] );
  output [0:0]D;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire n_0_0;
  wire \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(n_0_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_78
   (D,
    \cpll_cal_state_reg[15] ,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \cpll_cal_state_reg[29] ,
    freq_counter_rst_reg,
    cal_on_tx_debug_out,
    cal_fail_store__0);
  output [4:0]D;
  output \cpll_cal_state_reg[15] ;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [7:0]Q;
  input \cpll_cal_state_reg[29] ;
  input freq_counter_rst_reg;
  input [0:0]cal_on_tx_debug_out;
  input cal_fail_store__0;

  wire [4:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [7:0]Q;
  wire cal_fail_store__0;
  wire [0:0]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_reg;
  wire gthe4_txprgdivresetdone_sync;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[19]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[20]_i_1 
       (.I0(Q[2]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(cal_on_tx_debug_out),
        .I3(Q[3]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[29]_i_1 
       (.I0(gthe4_txprgdivresetdone_sync),
        .I1(Q[5]),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \cpll_cal_state[30]_i_1 
       (.I0(Q[6]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \cpll_cal_state[31]_i_1 
       (.I0(Q[7]),
        .I1(gthe4_txprgdivresetdone_sync),
        .I2(Q[5]),
        .I3(cal_fail_store__0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h0BBB)) 
    freq_counter_rst_i_2
       (.I0(freq_counter_rst_reg),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(gthe4_txprgdivresetdone_sync),
        .O(\cpll_cal_state_reg[15] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gthe4_txprgdivresetdone_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_79
   (txprogdivreset_int_reg,
    in0,
    drpclk_in,
    txprogdivreset_int,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg );
  output txprogdivreset_int_reg;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1 
       (.I0(txprogdivreset_int),
        .I1(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ),
        .I2(user_txprogdivreset_sync),
        .O(txprogdivreset_int_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_8
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTHE4_CHANNEL_RXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_RXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_RXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_82
   (i_in_out_reg_0,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    Q,
    SS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg );
  output [0:0]i_in_out_reg_0;
  output \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [1:0]Q;
  input [0:0]SS;
  input \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire [0:0]i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00000004)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1 
       (.I0(Q[0]),
        .I1(i_in_out_reg_0),
        .I2(SS),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_83
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input [3:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [3:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I1(Q[0]),
        .I2(i_in_out),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1 
       (.I0(i_in_out),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(i_in_out),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1 
       (.I0(Q[3]),
        .I1(i_in_out),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .O(D[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_84
   (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    D,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    Q,
    \gen_cal_rx_en.cal_fail_store__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[25] ,
    \gen_cal_rx_en.cpll_cal_state_reg[18] );
  output \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  output [3:0]D;
  output i_in_out_reg_0;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input [5:0]Q;
  input \gen_cal_rx_en.cal_fail_store__0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[18] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[18] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[25] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[18] ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[25] ),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1 
       (.I0(Q[5]),
        .I1(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.cal_fail_store__0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.freq_counter_rst_i_3 
       (.I0(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .I1(Q[1]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_9
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTHE4_CHANNEL_TXRESETDONE,
    drpclk_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTHE4_CHANNEL_TXRESETDONE;
  input [0:0]drpclk_in;

  wire [0:0]GTHE4_CHANNEL_TXRESETDONE;
  wire [0:0]drpclk_in;
  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    Q,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47]_0 ,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    \addr_i_reg[18]_0 ,
    cal_on_rx_drpwe_out,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output [1:0]Q;
  output \drp_state_reg[6]_0 ;
  output \drp_state_reg[0]_0 ;
  output \drp_state_reg[4]_0 ;
  output [47:0]\DO_USR_O_reg[47]_0 ;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input \addr_i_reg[18]_0 ;
  input cal_on_rx_drpwe_out;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:0]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1__1_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1__1_n_0;
  wire DEN_O_i_2__1_n_0;
  wire \DI_O[15]_i_1__1_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DO_USR_O[15]_i_1__1_n_0 ;
  wire \DO_USR_O[31]_i_1__1_n_0 ;
  wire \DO_USR_O[47]_i_1__1_n_0 ;
  wire [47:0]\DO_USR_O_reg[47]_0 ;
  wire \DRDY_USR_O[0]_i_1__1_n_0 ;
  wire \DRDY_USR_O[1]_i_1__1_n_0 ;
  wire \DRDY_USR_O[2]_i_1__1_n_0 ;
  wire \DRDY_USR_O[2]_i_2__1_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__1_n_0 ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire [9:0]daddr;
  wire [9:0]daddr0;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire di;
  wire [5:4]di1;
  wire \di[0]_i_1__1_n_0 ;
  wire \di[10]_i_1__1_n_0 ;
  wire \di[11]_i_1__1_n_0 ;
  wire \di[12]_i_1__1_n_0 ;
  wire \di[13]_i_1__1_n_0 ;
  wire \di[14]_i_1__1_n_0 ;
  wire \di[15]_i_1__1_n_0 ;
  wire \di[1]_i_1__1_n_0 ;
  wire \di[2]_i_1__1_n_0 ;
  wire \di[3]_i_1__1_n_0 ;
  wire \di[4]_i_1__1_n_0 ;
  wire \di[5]_i_1__1_n_0 ;
  wire \di[6]_i_1__1_n_0 ;
  wire \di[7]_i_1__1_n_0 ;
  wire \di[8]_i_1__1_n_0 ;
  wire \di[9]_i_1__1_n_0 ;
  wire \di_reg_n_0_[0] ;
  wire \di_reg_n_0_[10] ;
  wire \di_reg_n_0_[11] ;
  wire \di_reg_n_0_[12] ;
  wire \di_reg_n_0_[13] ;
  wire \di_reg_n_0_[14] ;
  wire \di_reg_n_0_[15] ;
  wire \di_reg_n_0_[1] ;
  wire \di_reg_n_0_[2] ;
  wire \di_reg_n_0_[3] ;
  wire \di_reg_n_0_[4] ;
  wire \di_reg_n_0_[5] ;
  wire \di_reg_n_0_[6] ;
  wire \di_reg_n_0_[7] ;
  wire \di_reg_n_0_[8] ;
  wire \di_reg_n_0_[9] ;
  wire done_i_5__1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__1_n_0 ;
  wire \drp_state[1]_i_2__1_n_0 ;
  wire \drp_state[4]_i_2__1_n_0 ;
  wire \drp_state[5]_i_2__1_n_0 ;
  wire \drp_state[6]_i_2__1_n_0 ;
  wire \drp_state[6]_i_3__1_n_0 ;
  wire \drp_state_reg[0]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__1_n_0 ;
  wire \en[1]_i_2__1_n_0 ;
  wire \en[2]_i_2__1_n_0 ;
  wire [3:0]p_0_in;
  wire rd;
  wire rd_i_1__1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[7]_i_4__1_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__1_n_0 ;
  wire \we[1]_i_1__1_n_0 ;
  wire \we[2]_i_1__1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_3__1_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \DADDR_O[9]_i_1__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(Q[0]),
        .O(\DADDR_O[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[0]),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[1]),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[2]),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[3]),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[4]),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[5]),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[6]),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[7]),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[8]),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(daddr[9]),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__1
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(DEN_O_i_2__1_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[0] ),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[10] ),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[11] ),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[12] ),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[13] ),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[14] ),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[15] ),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[1] ),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[2] ),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[3] ),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[4] ),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[5] ),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[6] ),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[7] ),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[8] ),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(\di_reg_n_0_[9] ),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \DO_USR_O[31]_i_1__1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1__1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(\DO_USR_O[47]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[0]_i_1__1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[0]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[1]_i_1__1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[1]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(\DRDY_USR_O[2]_i_2__1_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__1 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__1 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1__1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h000000200000002C)) 
    \arb_state[1]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .I5(done_reg_0),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \arb_state[2]_i_1__1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(done_reg_0),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h0000010C)) 
    \arb_state[3]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__1 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(arb_state[0]),
        .S(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(arb_state[1]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(arb_state[2]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(arb_state[3]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1__1 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[1]_i_1__4 
       (.I0(addr_i[1]),
        .I1(addr_i[21]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \daddr[2]_i_1__1 
       (.I0(addr_i[12]),
        .I1(addr_i[0]),
        .I2(addr_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[22]),
        .O(daddr0[2]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \daddr[3]_i_1__4 
       (.I0(addr_i[1]),
        .I1(addr_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[23]),
        .O(daddr0[3]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[4]_i_1__4 
       (.I0(addr_i[2]),
        .I1(addr_i[18]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[24]),
        .O(daddr0[4]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \daddr[5]_i_1__4 
       (.I0(addr_i[5]),
        .I1(addr_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[3]),
        .O(daddr0[5]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \daddr[6]_i_1__1 
       (.I0(addr_i[6]),
        .I1(addr_i[17]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[26]),
        .O(daddr0[6]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[7]_i_1__4 
       (.I0(addr_i[5]),
        .I1(addr_i[17]),
        .I2(addr_i[7]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[27]),
        .O(daddr0[7]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[8]_i_1__1 
       (.I0(addr_i[6]),
        .I1(addr_i[8]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[18]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .O(di));
  LUT4 #(
    .INIT(16'h8380)) 
    \daddr[9]_i_2__1 
       (.I0(addr_i[7]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[9]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[0]),
        .Q(daddr[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[1]),
        .Q(daddr[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[2]),
        .Q(daddr[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[3]),
        .Q(daddr[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[4]),
        .Q(daddr[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[5]),
        .Q(daddr[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[6]),
        .Q(daddr[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[7]),
        .Q(daddr[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[8]),
        .Q(daddr[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[9]),
        .Q(daddr[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hCAFCCA0C)) 
    \di[0]_i_1__1 
       (.I0(data_i[32]),
        .I1(data_i[0]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[16]),
        .O(\di[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[10]_i_1__1 
       (.I0(data_i[10]),
        .I1(data_i[0]),
        .I2(data_i[26]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[42]),
        .O(\di[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[11]_i_1__1 
       (.I0(data_i[11]),
        .I1(data_i[0]),
        .I2(data_i[27]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[43]),
        .O(\di[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[12]_i_1__1 
       (.I0(data_i[28]),
        .I1(data_i[0]),
        .I2(data_i[12]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[44]),
        .O(\di[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[13]_i_1__1 
       (.I0(data_i[29]),
        .I1(data_i[0]),
        .I2(data_i[13]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[45]),
        .O(\di[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[14]_i_1__1 
       (.I0(data_i[14]),
        .I1(data_i[0]),
        .I2(data_i[30]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[46]),
        .O(\di[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[15]_i_1__1 
       (.I0(data_i[15]),
        .I1(data_i[0]),
        .I2(data_i[31]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[47]),
        .O(\di[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[1]_i_1__1 
       (.I0(data_i[1]),
        .I1(data_i[0]),
        .I2(data_i[17]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[33]),
        .O(\di[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[2]_i_1__1 
       (.I0(data_i[18]),
        .I1(data_i[0]),
        .I2(data_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[34]),
        .O(\di[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[3]_i_1__1 
       (.I0(data_i[19]),
        .I1(data_i[0]),
        .I2(data_i[3]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[35]),
        .O(\di[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[4]_i_1__1 
       (.I0(data_i[4]),
        .I1(data_i[0]),
        .I2(data_i[20]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[36]),
        .O(\di[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[5]_i_1__1 
       (.I0(data_i[5]),
        .I1(data_i[0]),
        .I2(data_i[21]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[37]),
        .O(\di[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[6]_i_1__1 
       (.I0(data_i[6]),
        .I1(data_i[0]),
        .I2(data_i[22]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[38]),
        .O(\di[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[7]_i_1__1 
       (.I0(data_i[7]),
        .I1(data_i[0]),
        .I2(data_i[23]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[39]),
        .O(\di[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[8]_i_1__1 
       (.I0(data_i[24]),
        .I1(data_i[0]),
        .I2(data_i[8]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[40]),
        .O(\di[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[9]_i_1__1 
       (.I0(data_i[9]),
        .I1(data_i[0]),
        .I2(data_i[25]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[41]),
        .O(\di[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[0]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[10]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[10] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[11]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[11] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[12]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[12] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[13]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[13] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[14]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[14] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[15]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[15] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[1]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[2]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[3]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[4]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[5]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[6]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[7]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[8]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[9]_i_1__1_n_0 ),
        .Q(\di_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_2__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state[6]_i_3__1_n_0 ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000033400000000)) 
    done_i_3__1
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2__1_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    done_i_4__1
       (.I0(done_i_5__1_n_0),
        .I1(\drp_state[6]_i_3__1_n_0 ),
        .I2(\drp_state[4]_i_2__1_n_0 ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(\drp_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    done_i_5__1
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(done_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1__3 
       (.I0(\drp_state[0]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFABFFFFAA55AAAA)) 
    \drp_state[0]_i_2__1 
       (.I0(Q[0]),
        .I1(wr_reg_n_0),
        .I2(rd_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2__1_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[1]_i_2__1_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[1]_i_2__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000230)) 
    \drp_state[2]_i_1__4 
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(\drp_state[5]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__4 
       (.I0(\drp_state[4]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000300020000)) 
    \drp_state[5]_i_1__4 
       (.I0(\drp_state[6]_i_3__1_n_0 ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state[5]_i_2__1_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000060000)) 
    \drp_state[6]_i_1__3 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state[6]_i_2__1_n_0 ),
        .I5(\drp_state[6]_i_3__1_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[6]_i_2__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    \drp_state[6]_i_3__1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\timeout_cntr_reg_n_0_[4] ),
        .I4(\timeout_cntr[7]_i_4__1_n_0 ),
        .I5(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \en[0]_i_1__1 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \en[0]_i_2__1 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\en[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \en[1]_i_1__1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \en[1]_i_2__1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\en[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__1_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__1_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__1_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]_i_1__1 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]_i_1__1 
       (.I0(arb_state[1]),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B[1]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[0]),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[1]),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__1
       (.I0(wr_i_3__1_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(rd_i_1__1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__1_n_0),
        .O(timeout_cntr[4]));
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[5]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr[7]_i_4__1_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT6 #(
    .INIT(64'hDF20DF20DF200000)) 
    \timeout_cntr[6]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr[7]_i_4__1_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[4] ),
        .I3(\timeout_cntr_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \timeout_cntr[7]_i_2__1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr[7]_i_4__1_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .I5(DEN_O_i_2__1_n_0),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__1 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\drp_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \timeout_cntr[7]_i_4__1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \we[0]_i_1__1 
       (.I0(drpwe_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\we[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \we[1]_i_1__1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\we[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0110)) 
    wr_i_1__1
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[0]),
        .I3(arb_state[1]),
        .O(rd));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__1
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__1_n_0),
        .O(wr));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__1
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(arb_state[1]),
        .O(wr_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(wr),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gte4_drp_arb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb_49
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    Q,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47]_0 ,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    \addr_i_reg[18]_0 ,
    cal_on_rx_drpwe_out,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output [1:0]Q;
  output \drp_state_reg[6]_0 ;
  output \drp_state_reg[0]_0 ;
  output \drp_state_reg[4]_0 ;
  output [47:0]\DO_USR_O_reg[47]_0 ;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input \addr_i_reg[18]_0 ;
  input cal_on_rx_drpwe_out;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:0]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1__0_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1__0_n_0;
  wire DEN_O_i_2__0_n_0;
  wire \DI_O[15]_i_1__0_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DO_USR_O[15]_i_1__0_n_0 ;
  wire \DO_USR_O[31]_i_1__0_n_0 ;
  wire \DO_USR_O[47]_i_1__0_n_0 ;
  wire [47:0]\DO_USR_O_reg[47]_0 ;
  wire \DRDY_USR_O[0]_i_1__0_n_0 ;
  wire \DRDY_USR_O[1]_i_1__0_n_0 ;
  wire \DRDY_USR_O[2]_i_1__0_n_0 ;
  wire \DRDY_USR_O[2]_i_2__0_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__0_n_0 ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire [9:0]daddr;
  wire [9:0]daddr0;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire di;
  wire [5:4]di1;
  wire \di[0]_i_1__0_n_0 ;
  wire \di[10]_i_1__0_n_0 ;
  wire \di[11]_i_1__0_n_0 ;
  wire \di[12]_i_1__0_n_0 ;
  wire \di[13]_i_1__0_n_0 ;
  wire \di[14]_i_1__0_n_0 ;
  wire \di[15]_i_1__0_n_0 ;
  wire \di[1]_i_1__0_n_0 ;
  wire \di[2]_i_1__0_n_0 ;
  wire \di[3]_i_1__0_n_0 ;
  wire \di[4]_i_1__0_n_0 ;
  wire \di[5]_i_1__0_n_0 ;
  wire \di[6]_i_1__0_n_0 ;
  wire \di[7]_i_1__0_n_0 ;
  wire \di[8]_i_1__0_n_0 ;
  wire \di[9]_i_1__0_n_0 ;
  wire \di_reg_n_0_[0] ;
  wire \di_reg_n_0_[10] ;
  wire \di_reg_n_0_[11] ;
  wire \di_reg_n_0_[12] ;
  wire \di_reg_n_0_[13] ;
  wire \di_reg_n_0_[14] ;
  wire \di_reg_n_0_[15] ;
  wire \di_reg_n_0_[1] ;
  wire \di_reg_n_0_[2] ;
  wire \di_reg_n_0_[3] ;
  wire \di_reg_n_0_[4] ;
  wire \di_reg_n_0_[5] ;
  wire \di_reg_n_0_[6] ;
  wire \di_reg_n_0_[7] ;
  wire \di_reg_n_0_[8] ;
  wire \di_reg_n_0_[9] ;
  wire done_i_5__0_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__0_n_0 ;
  wire \drp_state[1]_i_2__0_n_0 ;
  wire \drp_state[4]_i_2__0_n_0 ;
  wire \drp_state[5]_i_2__0_n_0 ;
  wire \drp_state[6]_i_2__0_n_0 ;
  wire \drp_state[6]_i_3__0_n_0 ;
  wire \drp_state_reg[0]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__0_n_0 ;
  wire \en[1]_i_2__0_n_0 ;
  wire \en[2]_i_2__0_n_0 ;
  wire [3:0]p_0_in;
  wire rd;
  wire rd_i_1__0__0_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[7]_i_4__0_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__0_n_0 ;
  wire \we[1]_i_1__0_n_0 ;
  wire \we[2]_i_1__0_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_3__0_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \DADDR_O[9]_i_1__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(Q[0]),
        .O(\DADDR_O[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[0]),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[1]),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[2]),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[3]),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[4]),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[5]),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[6]),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[7]),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[8]),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(daddr[9]),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__0
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(DEN_O_i_2__0_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[0] ),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[10] ),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[11] ),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[12] ),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[13] ),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[14] ),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[15] ),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[1] ),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[2] ),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[3] ),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[4] ),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[5] ),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[6] ),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[7] ),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[8] ),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(\di_reg_n_0_[9] ),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__0 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \DO_USR_O[31]_i_1__0 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1__0 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(\DO_USR_O[47]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1__0_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1__0_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1__0_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[0]_i_1__0 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[0]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[1]_i_1__0 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[1]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__0 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(\DRDY_USR_O[2]_i_2__0_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__0_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__0 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__0 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1__0 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h000000200000002C)) 
    \arb_state[1]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .I5(done_reg_0),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \arb_state[2]_i_1__0 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(done_reg_0),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h0000010C)) 
    \arb_state[3]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__0 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(arb_state[0]),
        .S(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(arb_state[1]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(arb_state[2]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(arb_state[3]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1__0 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[1]_i_1__2 
       (.I0(addr_i[1]),
        .I1(addr_i[21]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \daddr[2]_i_1__0 
       (.I0(addr_i[12]),
        .I1(addr_i[0]),
        .I2(addr_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[22]),
        .O(daddr0[2]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \daddr[3]_i_1__2 
       (.I0(addr_i[1]),
        .I1(addr_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[23]),
        .O(daddr0[3]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[4]_i_1__2 
       (.I0(addr_i[2]),
        .I1(addr_i[18]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[24]),
        .O(daddr0[4]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \daddr[5]_i_1__2 
       (.I0(addr_i[5]),
        .I1(addr_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[3]),
        .O(daddr0[5]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \daddr[6]_i_1__0 
       (.I0(addr_i[6]),
        .I1(addr_i[17]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[26]),
        .O(daddr0[6]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[7]_i_1__2 
       (.I0(addr_i[5]),
        .I1(addr_i[17]),
        .I2(addr_i[7]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[27]),
        .O(daddr0[7]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[8]_i_1__0 
       (.I0(addr_i[6]),
        .I1(addr_i[8]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[18]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .O(di));
  LUT4 #(
    .INIT(16'h8380)) 
    \daddr[9]_i_2__0 
       (.I0(addr_i[7]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[9]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[0]),
        .Q(daddr[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[1]),
        .Q(daddr[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[2]),
        .Q(daddr[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[3]),
        .Q(daddr[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[4]),
        .Q(daddr[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[5]),
        .Q(daddr[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[6]),
        .Q(daddr[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[7]),
        .Q(daddr[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[8]),
        .Q(daddr[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[9]),
        .Q(daddr[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hCAFCCA0C)) 
    \di[0]_i_1__0 
       (.I0(data_i[32]),
        .I1(data_i[0]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[16]),
        .O(\di[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[10]_i_1__0 
       (.I0(data_i[10]),
        .I1(data_i[0]),
        .I2(data_i[26]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[42]),
        .O(\di[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[11]_i_1__0 
       (.I0(data_i[11]),
        .I1(data_i[0]),
        .I2(data_i[27]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[43]),
        .O(\di[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[12]_i_1__0 
       (.I0(data_i[28]),
        .I1(data_i[0]),
        .I2(data_i[12]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[44]),
        .O(\di[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[13]_i_1__0 
       (.I0(data_i[29]),
        .I1(data_i[0]),
        .I2(data_i[13]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[45]),
        .O(\di[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[14]_i_1__0 
       (.I0(data_i[14]),
        .I1(data_i[0]),
        .I2(data_i[30]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[46]),
        .O(\di[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[15]_i_1__0 
       (.I0(data_i[15]),
        .I1(data_i[0]),
        .I2(data_i[31]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[47]),
        .O(\di[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[1]_i_1__0 
       (.I0(data_i[1]),
        .I1(data_i[0]),
        .I2(data_i[17]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[33]),
        .O(\di[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[2]_i_1__0 
       (.I0(data_i[18]),
        .I1(data_i[0]),
        .I2(data_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[34]),
        .O(\di[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[3]_i_1__0 
       (.I0(data_i[19]),
        .I1(data_i[0]),
        .I2(data_i[3]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[35]),
        .O(\di[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[4]_i_1__0 
       (.I0(data_i[4]),
        .I1(data_i[0]),
        .I2(data_i[20]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[36]),
        .O(\di[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[5]_i_1__0 
       (.I0(data_i[5]),
        .I1(data_i[0]),
        .I2(data_i[21]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[37]),
        .O(\di[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[6]_i_1__0 
       (.I0(data_i[6]),
        .I1(data_i[0]),
        .I2(data_i[22]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[38]),
        .O(\di[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[7]_i_1__0 
       (.I0(data_i[7]),
        .I1(data_i[0]),
        .I2(data_i[23]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[39]),
        .O(\di[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[8]_i_1__0 
       (.I0(data_i[24]),
        .I1(data_i[0]),
        .I2(data_i[8]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[40]),
        .O(\di[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[9]_i_1__0 
       (.I0(data_i[9]),
        .I1(data_i[0]),
        .I2(data_i[25]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[41]),
        .O(\di[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[0]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[10]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[10] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[11]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[11] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[12]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[12] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[13]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[13] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[14]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[14] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[15]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[15] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[1]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[2]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[3]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[4]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[5]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[6]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[7]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[8]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[9]_i_1__0_n_0 ),
        .Q(\di_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_2__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state[6]_i_3__0_n_0 ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000033400000000)) 
    done_i_3__0
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2__0_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    done_i_4__0
       (.I0(done_i_5__0_n_0),
        .I1(\drp_state[6]_i_3__0_n_0 ),
        .I2(\drp_state[4]_i_2__0_n_0 ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(\drp_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    done_i_5__0
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(done_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1__1 
       (.I0(\drp_state[0]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFABFFFFAA55AAAA)) 
    \drp_state[0]_i_2__0 
       (.I0(Q[0]),
        .I1(wr_reg_n_0),
        .I2(rd_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2__0_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[1]_i_2__0_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[1]_i_2__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000230)) 
    \drp_state[2]_i_1__2 
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(\drp_state[5]_i_2__0_n_0 ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__2 
       (.I0(\drp_state[4]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__0 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000300020000)) 
    \drp_state[5]_i_1__2 
       (.I0(\drp_state[6]_i_3__0_n_0 ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state[5]_i_2__0_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000060000)) 
    \drp_state[6]_i_1__1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state[6]_i_2__0_n_0 ),
        .I5(\drp_state[6]_i_3__0_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[6]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    \drp_state[6]_i_3__0 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\timeout_cntr_reg_n_0_[4] ),
        .I4(\timeout_cntr[7]_i_4__0_n_0 ),
        .I5(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \en[0]_i_1__0 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \en[0]_i_2__0 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\en[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \en[1]_i_1__0 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \en[1]_i_2__0 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\en[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__0 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__0 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__0_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__0_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__0_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]_i_1__0 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]_i_1__0 
       (.I0(arb_state[1]),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B[1]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[0]),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[1]),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__0__0
       (.I0(wr_i_3__0_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__0__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(rd_i_1__0__0_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__0_n_0),
        .O(timeout_cntr[4]));
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[5]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr[7]_i_4__0_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT6 #(
    .INIT(64'hDF20DF20DF200000)) 
    \timeout_cntr[6]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr[7]_i_4__0_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[4] ),
        .I3(\timeout_cntr_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \timeout_cntr[7]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr[7]_i_4__0_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .I5(DEN_O_i_2__0_n_0),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__0 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\drp_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \timeout_cntr[7]_i_4__0 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \we[0]_i_1__0 
       (.I0(drpwe_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\we[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \we[1]_i_1__0 
       (.I0(cal_on_rx_drpwe_out),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\we[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__0 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0110)) 
    wr_i_1__0__0
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[0]),
        .I3(arb_state[1]),
        .O(rd));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__0
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__0_n_0),
        .O(wr));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__0
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(arb_state[1]),
        .O(wr_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(wr),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gte4_drp_arb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb_68
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    done_reg_0,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[8]_0 ,
    \drp_state_reg[5]_0 ,
    Q,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47]_0 ,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    \DADDR_O_reg[9]_0 ,
    \DI_O_reg[15]_0 ,
    drprst_in_sync,
    drpclk_in,
    done_reg_1,
    drpaddr_in,
    cal_on_tx_drpwe_out,
    \addr_i_reg[27]_0 ,
    \addr_i_reg[18]_0 ,
    cal_on_rx_drpwe_out,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    E,
    D,
    \addr_i_reg[2]_0 ,
    \addr_i_reg[2]_1 ,
    \addr_i_reg[27]_1 ,
    \addr_i_reg[18]_1 ,
    \addr_i_reg[8]_0 ,
    \addr_i_reg[7]_0 ,
    \addr_i_reg[6]_0 ,
    \addr_i_reg[5]_0 ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[3]_0 ,
    \addr_i_reg[0]_0 ,
    \data_i_reg[47]_0 ,
    \data_i_reg[31]_0 ,
    drpdi_in,
    \data_i_reg[15]_0 );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output done_reg_0;
  output \DRPADDR_reg[8] ;
  output \DRPADDR_reg[8]_0 ;
  output \drp_state_reg[5]_0 ;
  output [1:0]Q;
  output \drp_state_reg[6]_0 ;
  output \drp_state_reg[0]_0 ;
  output \drp_state_reg[4]_0 ;
  output [47:0]\DO_USR_O_reg[47]_0 ;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9]_0 ;
  output [15:0]\DI_O_reg[15]_0 ;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input done_reg_1;
  input [9:0]drpaddr_in;
  input cal_on_tx_drpwe_out;
  input \addr_i_reg[27]_0 ;
  input \addr_i_reg[18]_0 ;
  input cal_on_rx_drpwe_out;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [0:0]E;
  input [15:0]D;
  input [0:0]\addr_i_reg[2]_0 ;
  input [1:0]\addr_i_reg[2]_1 ;
  input [6:0]\addr_i_reg[27]_1 ;
  input [2:0]\addr_i_reg[18]_1 ;
  input \addr_i_reg[8]_0 ;
  input \addr_i_reg[7]_0 ;
  input \addr_i_reg[6]_0 ;
  input \addr_i_reg[5]_0 ;
  input \addr_i_reg[4]_0 ;
  input \addr_i_reg[3]_0 ;
  input \addr_i_reg[0]_0 ;
  input [15:0]\data_i_reg[47]_0 ;
  input [15:0]\data_i_reg[31]_0 ;
  input [14:0]drpdi_in;
  input \data_i_reg[15]_0 ;

  wire [1:0]B;
  wire CEB2;
  wire [15:0]D;
  wire \DADDR_O[9]_i_1_n_0 ;
  wire [9:0]\DADDR_O_reg[9]_0 ;
  wire DEN_O_i_1_n_0;
  wire DEN_O_i_2_n_0;
  wire \DI_O[15]_i_1_n_0 ;
  wire [15:0]\DI_O_reg[15]_0 ;
  wire [47:32]DO_USR_O0;
  wire \DO_USR_O[15]_i_1_n_0 ;
  wire \DO_USR_O[31]_i_1_n_0 ;
  wire \DO_USR_O[47]_i_1_n_0 ;
  wire [47:0]\DO_USR_O_reg[47]_0 ;
  wire \DRDY_USR_O[0]_i_1_n_0 ;
  wire \DRDY_USR_O[1]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_2_n_0 ;
  wire \DRPADDR_reg[8] ;
  wire \DRPADDR_reg[8]_0 ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[18]_0 ;
  wire [2:0]\addr_i_reg[18]_1 ;
  wire \addr_i_reg[27]_0 ;
  wire [6:0]\addr_i_reg[27]_1 ;
  wire [0:0]\addr_i_reg[2]_0 ;
  wire [1:0]\addr_i_reg[2]_1 ;
  wire \addr_i_reg[3]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[5]_0 ;
  wire \addr_i_reg[6]_0 ;
  wire \addr_i_reg[7]_0 ;
  wire \addr_i_reg[8]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2_n_0 ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire [9:0]daddr;
  wire [9:0]daddr0;
  wire [47:0]data_i;
  wire \data_i_reg[15]_0 ;
  wire [15:0]\data_i_reg[31]_0 ;
  wire [15:0]\data_i_reg[47]_0 ;
  wire di;
  wire [5:4]di1;
  wire \di[0]_i_1_n_0 ;
  wire \di[10]_i_1_n_0 ;
  wire \di[11]_i_1_n_0 ;
  wire \di[12]_i_1_n_0 ;
  wire \di[13]_i_1_n_0 ;
  wire \di[14]_i_1_n_0 ;
  wire \di[15]_i_1_n_0 ;
  wire \di[1]_i_1_n_0 ;
  wire \di[2]_i_1_n_0 ;
  wire \di[3]_i_1_n_0 ;
  wire \di[4]_i_1_n_0 ;
  wire \di[5]_i_1_n_0 ;
  wire \di[6]_i_1_n_0 ;
  wire \di[7]_i_1_n_0 ;
  wire \di[8]_i_1_n_0 ;
  wire \di[9]_i_1_n_0 ;
  wire \di_reg_n_0_[0] ;
  wire \di_reg_n_0_[10] ;
  wire \di_reg_n_0_[11] ;
  wire \di_reg_n_0_[12] ;
  wire \di_reg_n_0_[13] ;
  wire \di_reg_n_0_[14] ;
  wire \di_reg_n_0_[15] ;
  wire \di_reg_n_0_[1] ;
  wire \di_reg_n_0_[2] ;
  wire \di_reg_n_0_[3] ;
  wire \di_reg_n_0_[4] ;
  wire \di_reg_n_0_[5] ;
  wire \di_reg_n_0_[6] ;
  wire \di_reg_n_0_[7] ;
  wire \di_reg_n_0_[8] ;
  wire \di_reg_n_0_[9] ;
  wire done_i_5_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2_n_0 ;
  wire \drp_state[1]_i_2_n_0 ;
  wire \drp_state[4]_i_2_n_0 ;
  wire \drp_state[5]_i_2_n_0 ;
  wire \drp_state[6]_i_2_n_0 ;
  wire \drp_state[6]_i_3_n_0 ;
  wire \drp_state_reg[0]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2_n_0 ;
  wire \en[1]_i_2_n_0 ;
  wire \en[2]_i_2_n_0 ;
  wire [3:0]p_0_in;
  wire rd;
  wire rd_i_1_n_0;
  wire rd_reg_n_0;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[7]_i_4_n_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1_n_0 ;
  wire \we[1]_i_1_n_0 ;
  wire \we[2]_i_1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_3_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \DADDR_O[9]_i_1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[4] ),
        .I5(Q[0]),
        .O(\DADDR_O[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[0]),
        .Q(\DADDR_O_reg[9]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[1]),
        .Q(\DADDR_O_reg[9]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[2]),
        .Q(\DADDR_O_reg[9]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[3]),
        .Q(\DADDR_O_reg[9]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[4]),
        .Q(\DADDR_O_reg[9]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[5]),
        .Q(\DADDR_O_reg[9]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[6]),
        .Q(\DADDR_O_reg[9]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[7]),
        .Q(\DADDR_O_reg[9]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[8]),
        .Q(\DADDR_O_reg[9]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(daddr[9]),
        .Q(\DADDR_O_reg[9]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(DEN_O_i_2_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[0] ),
        .Q(\DI_O_reg[15]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[10] ),
        .Q(\DI_O_reg[15]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[11] ),
        .Q(\DI_O_reg[15]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[12] ),
        .Q(\DI_O_reg[15]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[13] ),
        .Q(\DI_O_reg[15]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[14] ),
        .Q(\DI_O_reg[15]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[15] ),
        .Q(\DI_O_reg[15]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[1] ),
        .Q(\DI_O_reg[15]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[2] ),
        .Q(\DI_O_reg[15]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[3] ),
        .Q(\DI_O_reg[15]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[4] ),
        .Q(\DI_O_reg[15]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[5] ),
        .Q(\DI_O_reg[15]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[6] ),
        .Q(\DI_O_reg[15]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[7] ),
        .Q(\DI_O_reg[15]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[8] ),
        .Q(\DI_O_reg[15]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(\di_reg_n_0_[9] ),
        .Q(\DI_O_reg[15]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \DO_USR_O[31]_i_1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(arb_state[1]),
        .I5(arb_state[0]),
        .O(\DO_USR_O[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(\DO_USR_O[47]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[31]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[32]),
        .Q(\DO_USR_O_reg[47]_0 [32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[33]),
        .Q(\DO_USR_O_reg[47]_0 [33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[34]),
        .Q(\DO_USR_O_reg[47]_0 [34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[35]),
        .Q(\DO_USR_O_reg[47]_0 [3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[42]),
        .Q(\DO_USR_O_reg[47]_0 [42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[43]),
        .Q(\DO_USR_O_reg[47]_0 [43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[44]),
        .Q(\DO_USR_O_reg[47]_0 [44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[45]),
        .Q(\DO_USR_O_reg[47]_0 [45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[46]),
        .Q(\DO_USR_O_reg[47]_0 [46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[47]_i_1_n_0 ),
        .D(DO_USR_O0[47]),
        .Q(\DO_USR_O_reg[47]_0 [47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[36]),
        .Q(\DO_USR_O_reg[47]_0 [4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[37]),
        .Q(\DO_USR_O_reg[47]_0 [5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[38]),
        .Q(\DO_USR_O_reg[47]_0 [6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[39]),
        .Q(\DO_USR_O_reg[47]_0 [7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[40]),
        .Q(\DO_USR_O_reg[47]_0 [8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DO_USR_O[15]_i_1_n_0 ),
        .D(DO_USR_O0[41]),
        .Q(\DO_USR_O_reg[47]_0 [9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[0]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[0]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000020)) 
    \DRDY_USR_O[1]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(B[1]),
        .I3(arb_state[1]),
        .I4(arb_state[0]),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .I4(\DRDY_USR_O[2]_i_2_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\DRPADDR_reg[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[6]),
        .I3(drpaddr_in[7]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\DRPADDR_reg[8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[0]_0 ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\addr_i_reg[18]_1 [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\addr_i_reg[27]_1 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[2]_0 ),
        .D(\addr_i_reg[2]_1 [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[3]_0 ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[4]_0 ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[5]_0 ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[6]_0 ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[7]_0 ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\addr_i_reg[8]_0 ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEEB)) 
    \arb_state[0]_i_1 
       (.I0(arb_state[3]),
        .I1(arb_state[2]),
        .I2(arb_state[1]),
        .I3(arb_state[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h000000200000002C)) 
    \arb_state[1]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .I5(done_reg_0),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \arb_state[2]_i_1 
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(done_reg_0),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h0000010C)) 
    \arb_state[3]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .I4(arb_state[1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(arb_state[0]),
        .S(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(arb_state[1]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(arb_state[2]),
        .R(drprst_in_sync));
  (* FSM_ENCODED_STATES = "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(arb_state[3]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[1]_i_1__0 
       (.I0(addr_i[1]),
        .I1(addr_i[21]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \daddr[2]_i_1 
       (.I0(addr_i[12]),
        .I1(addr_i[0]),
        .I2(addr_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[22]),
        .O(daddr0[2]));
  LUT5 #(
    .INIT(32'hAF0CA00C)) 
    \daddr[3]_i_1__0 
       (.I0(addr_i[1]),
        .I1(addr_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[23]),
        .O(daddr0[3]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[4]_i_1__0 
       (.I0(addr_i[2]),
        .I1(addr_i[18]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[24]),
        .O(daddr0[4]));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \daddr[5]_i_1__0 
       (.I0(addr_i[5]),
        .I1(addr_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[3]),
        .O(daddr0[5]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \daddr[6]_i_1 
       (.I0(addr_i[6]),
        .I1(addr_i[17]),
        .I2(addr_i[4]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[26]),
        .O(daddr0[6]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \daddr[7]_i_1__0 
       (.I0(addr_i[5]),
        .I1(addr_i[17]),
        .I2(addr_i[7]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(addr_i[27]),
        .O(daddr0[7]));
  LUT5 #(
    .INIT(32'hA0FCA00C)) 
    \daddr[8]_i_1 
       (.I0(addr_i[6]),
        .I1(addr_i[8]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[18]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(arb_state[1]),
        .I2(arb_state[0]),
        .I3(arb_state[3]),
        .I4(arb_state[2]),
        .O(di));
  LUT4 #(
    .INIT(16'h8380)) 
    \daddr[9]_i_2 
       (.I0(addr_i[7]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[9]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[0]),
        .Q(daddr[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[1]),
        .Q(daddr[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[2]),
        .Q(daddr[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[3]),
        .Q(daddr[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[4]),
        .Q(daddr[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[5]),
        .Q(daddr[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[6]),
        .Q(daddr[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[7]),
        .Q(daddr[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[8]),
        .Q(daddr[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(daddr0[9]),
        .Q(daddr[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\data_i_reg[15]_0 ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[18]_0 ),
        .D(\data_i_reg[31]_0 [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(\addr_i_reg[27]_0 ),
        .D(\data_i_reg[47]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hCAFCCA0C)) 
    \di[0]_i_1 
       (.I0(data_i[32]),
        .I1(data_i[0]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[16]),
        .O(\di[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[10]_i_1 
       (.I0(data_i[10]),
        .I1(data_i[0]),
        .I2(data_i[26]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[42]),
        .O(\di[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[11]_i_1 
       (.I0(data_i[11]),
        .I1(data_i[0]),
        .I2(data_i[27]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[43]),
        .O(\di[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[12]_i_1 
       (.I0(data_i[28]),
        .I1(data_i[0]),
        .I2(data_i[12]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[44]),
        .O(\di[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[13]_i_1 
       (.I0(data_i[29]),
        .I1(data_i[0]),
        .I2(data_i[13]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[45]),
        .O(\di[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[14]_i_1 
       (.I0(data_i[14]),
        .I1(data_i[0]),
        .I2(data_i[30]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[46]),
        .O(\di[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[15]_i_1 
       (.I0(data_i[15]),
        .I1(data_i[0]),
        .I2(data_i[31]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[47]),
        .O(\di[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[1]_i_1 
       (.I0(data_i[1]),
        .I1(data_i[0]),
        .I2(data_i[17]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[33]),
        .O(\di[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[2]_i_1 
       (.I0(data_i[18]),
        .I1(data_i[0]),
        .I2(data_i[2]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[34]),
        .O(\di[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[3]_i_1 
       (.I0(data_i[19]),
        .I1(data_i[0]),
        .I2(data_i[3]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[35]),
        .O(\di[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[4]_i_1 
       (.I0(data_i[4]),
        .I1(data_i[0]),
        .I2(data_i[20]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[36]),
        .O(\di[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[5]_i_1 
       (.I0(data_i[5]),
        .I1(data_i[0]),
        .I2(data_i[21]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[37]),
        .O(\di[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[6]_i_1 
       (.I0(data_i[6]),
        .I1(data_i[0]),
        .I2(data_i[22]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[38]),
        .O(\di[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[7]_i_1 
       (.I0(data_i[7]),
        .I1(data_i[0]),
        .I2(data_i[23]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[39]),
        .O(\di[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \di[8]_i_1 
       (.I0(data_i[24]),
        .I1(data_i[0]),
        .I2(data_i[8]),
        .I3(di1[4]),
        .I4(di1[5]),
        .I5(data_i[40]),
        .O(\di[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \di[9]_i_1 
       (.I0(data_i[9]),
        .I1(data_i[0]),
        .I2(data_i[25]),
        .I3(di1[5]),
        .I4(di1[4]),
        .I5(data_i[41]),
        .O(\di[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[0]_i_1_n_0 ),
        .Q(\di_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[10]_i_1_n_0 ),
        .Q(\di_reg_n_0_[10] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[11]_i_1_n_0 ),
        .Q(\di_reg_n_0_[11] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[12]_i_1_n_0 ),
        .Q(\di_reg_n_0_[12] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[13]_i_1_n_0 ),
        .Q(\di_reg_n_0_[13] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[14]_i_1_n_0 ),
        .Q(\di_reg_n_0_[14] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[15]_i_1_n_0 ),
        .Q(\di_reg_n_0_[15] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[1]_i_1_n_0 ),
        .Q(\di_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[2]_i_1_n_0 ),
        .Q(\di_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[3]_i_1_n_0 ),
        .Q(\di_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[4]_i_1_n_0 ),
        .Q(\di_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[5]_i_1_n_0 ),
        .Q(\di_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[6]_i_1_n_0 ),
        .Q(\di_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[7]_i_1_n_0 ),
        .Q(\di_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[8]_i_1_n_0 ),
        .Q(\di_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(di),
        .D(\di[9]_i_1_n_0 ),
        .Q(\di_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(drp_state[6]),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  LUT2 #(
    .INIT(4'hE)) 
    done_i_2
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state[6]_i_3_n_0 ),
        .O(\drp_state_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000033400000000)) 
    done_i_3
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_2_n_0 ),
        .O(\drp_state_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    done_i_4
       (.I0(done_i_5_n_0),
        .I1(\drp_state[6]_i_3_n_0 ),
        .I2(\drp_state[4]_i_2_n_0 ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(\drp_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    done_i_5
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(done_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1 
       (.I0(\drp_state[0]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFABFFFFAA55AAAA)) 
    \drp_state[0]_i_2 
       (.I0(Q[0]),
        .I1(wr_reg_n_0),
        .I2(rd_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[1]_i_2_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[1]_i_2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000230)) 
    \drp_state[2]_i_1__0 
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(\drp_state[5]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__0 
       (.I0(\drp_state[4]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000300020000)) 
    \drp_state[5]_i_1__0 
       (.I0(\drp_state[6]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(\drp_state[5]_i_2_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[4] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000060000)) 
    \drp_state[6]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state[6]_i_2_n_0 ),
        .I5(\drp_state[6]_i_3_n_0 ),
        .O(drp_state[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[6]_i_2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    \drp_state[6]_i_3 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[7] ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\timeout_cntr_reg_n_0_[4] ),
        .I4(\timeout_cntr[7]_i_4_n_0 ),
        .I5(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[6]),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hAAAE)) 
    \en[0]_i_1 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \en[0]_i_2 
       (.I0(drpen_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\en[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \en[1]_i_1 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \en[1]_i_2 
       (.I0(\addr_i_reg[18]_0 ),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\en[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2 
       (.I0(\addr_i_reg[27]_0 ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]_i_1 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(B[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]_i_1 
       (.I0(arb_state[1]),
        .I1(arb_state[2]),
        .I2(arb_state[3]),
        .I3(arb_state[0]),
        .O(CEB2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(B[1]));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[0]),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1] 
       (.C(drpclk_in),
        .CE(CEB2),
        .D(B[1]),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1
       (.I0(wr_i_3_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(rd_i_1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2_n_0),
        .O(timeout_cntr[4]));
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[5]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT6 #(
    .INIT(64'hDF20DF20DF200000)) 
    \timeout_cntr[6]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[5] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[4] ),
        .I3(\timeout_cntr_reg_n_0_[6] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \timeout_cntr[7]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr_reg_n_0_[4] ),
        .I2(\timeout_cntr[7]_i_4_n_0 ),
        .I3(\timeout_cntr_reg_n_0_[5] ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .I5(DEN_O_i_2_n_0),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[0]),
        .O(\drp_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \timeout_cntr[7]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .O(\timeout_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \we[0]_i_1 
       (.I0(drpwe_in),
        .I1(done_reg_0),
        .I2(di1[5]),
        .I3(di1[4]),
        .O(\we[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \we[1]_i_1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(done_reg_0),
        .I2(di1[4]),
        .I3(di1[5]),
        .O(\we[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(done_reg_0),
        .O(\we[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0110)) 
    wr_i_1
       (.I0(arb_state[2]),
        .I1(arb_state[3]),
        .I2(arb_state[0]),
        .I3(arb_state[1]),
        .O(rd));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3_n_0),
        .O(wr));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(arb_state[1]),
        .O(wr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(rd),
        .D(wr),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_channel
   (rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ,
    GTHE4_CHANNEL_GTPOWERGOOD,
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_0 ,
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_DRPRDY,
    gthtxn_out,
    gthtxp_out,
    GTHE4_CHANNEL_RXCDRLOCK,
    GTHE4_CHANNEL_RXOUTCLK,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    GTHE4_CHANNEL_TXPHALIGNDONE,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXRESETDONE,
    GTHE4_CHANNEL_TXSYNCDONE,
    GTHE4_CHANNEL_DRPDO,
    txbufstatus_out,
    rxbufstatus_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    gtrefclk0_in,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_GTTXRESET,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    rxpllclksel_in,
    rxsysclksel_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txprbssel_in,
    txdiffctrl_in,
    txpostcursor_in,
    txprecursor_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15,
    lopt_16,
    lopt_17,
    lopt_18,
    lopt_19);
  output [2:0]rxpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  output [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_0 ;
  output \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_0 ;
  output [2:0]GTHE4_CHANNEL_CPLLLOCK;
  output [2:0]GTHE4_CHANNEL_DRPRDY;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]GTHE4_CHANNEL_RXCDRLOCK;
  output [2:0]GTHE4_CHANNEL_RXOUTCLK;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [2:0]GTHE4_CHANNEL_RXRESETDONE;
  output [2:0]GTHE4_CHANNEL_TXOUTCLK;
  output [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  output [2:0]txpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [2:0]GTHE4_CHANNEL_TXRESETDONE;
  output [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  output [47:0]GTHE4_CHANNEL_DRPDO;
  output [5:0]txbufstatus_out;
  output [8:0]rxbufstatus_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [2:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]GTHE4_CHANNEL_CPLLRESET;
  input [0:0]drpclk_in;
  input [2:0]GTHE4_CHANNEL_DRPEN;
  input [2:0]GTHE4_CHANNEL_DRPWE;
  input [0:0]gtrefclk0_in;
  input [2:0]GTHE4_CHANNEL_GTRXRESET;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [0:0]qpll0clk_in;
  input [0:0]qpll0refclk_in;
  input [0:0]qpll1clk_in;
  input [0:0]qpll1refclk_in;
  input [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]GTHE4_CHANNEL_RXRATE;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [59:0]gtwiz_userdata_tx_in;
  input [47:0]GTHE4_CHANNEL_DRPDI;
  input [1:0]rxpllclksel_in;
  input [1:0]rxsysclksel_in;
  input [1:0]txpllclksel_in;
  input [1:0]txsysclksel_in;
  input [2:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [5:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [11:0]txprbssel_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [29:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;
  input lopt_8;
  output lopt_9;
  output lopt_10;
  input lopt_11;
  output lopt_12;
  output lopt_13;
  input lopt_14;
  output lopt_15;
  output lopt_16;
  input lopt_17;
  output lopt_18;
  output lopt_19;

  wire [2:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [2:0]GTHE4_CHANNEL_CPLLPD;
  wire [2:0]GTHE4_CHANNEL_CPLLRESET;
  wire [29:0]GTHE4_CHANNEL_DRPADDR;
  wire [47:0]GTHE4_CHANNEL_DRPDI;
  wire [47:0]GTHE4_CHANNEL_DRPDO;
  wire [2:0]GTHE4_CHANNEL_DRPEN;
  wire [2:0]GTHE4_CHANNEL_DRPRDY;
  wire [2:0]GTHE4_CHANNEL_DRPWE;
  wire [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [2:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXCDRLOCK;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [5:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [2:0]GTHE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [2:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  wire [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [2:0]GTHE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [2:0]cpllrefclksel_in;
  wire [0:0]drpclk_in;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_194 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_195 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_196 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_197 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_198 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_199 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_200 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_201 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_202 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_194 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_195 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_196 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_197 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_198 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_199 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_200 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_201 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_202 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_377 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_378 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_379 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_380 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_11 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_194 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_195 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_196 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_197 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_198 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_199 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_200 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_201 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_202 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_377 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_378 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_379 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_380 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_99 ;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [0:0]gtrefclk0_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire \^lopt_4 ;
  wire \^lopt_5 ;
  wire \^lopt_6 ;
  wire \^lopt_7 ;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [1:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [1:0]rxsysclksel_in;
  wire [0:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [1:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [1:0]txsysclksel_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__10;
  wire xlnx_opt__11;
  wire xlnx_opt__2;
  wire xlnx_opt__3;
  wire xlnx_opt__4;
  wire xlnx_opt__5;
  wire xlnx_opt__6;
  wire xlnx_opt__7;
  wire xlnx_opt__8;
  wire xlnx_opt__9;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign \^lopt_4  = lopt_8;
  assign \^lopt_5  = lopt_11;
  assign \^lopt_6  = lopt_14;
  assign \^lopt_7  = lopt_17;
  assign lopt_10 = xlnx_opt__5;
  assign lopt_12 = xlnx_opt__6;
  assign lopt_13 = xlnx_opt__7;
  assign lopt_15 = xlnx_opt__8;
  assign lopt_16 = xlnx_opt__9;
  assign lopt_18 = xlnx_opt__10;
  assign lopt_19 = xlnx_opt__11;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  assign lopt_9 = xlnx_opt__4;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(GTHE4_CHANNEL_TXOUTCLK[0]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(GTHE4_CHANNEL_RXOUTCLK[0]),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_2
       (.CE(\^lopt_4 ),
        .CESYNC(xlnx_opt__4),
        .CLK(GTHE4_CHANNEL_RXOUTCLK[1]),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__5));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_3
       (.CE(\^lopt_5 ),
        .CESYNC(xlnx_opt__6),
        .CLK(GTHE4_CHANNEL_TXOUTCLK[1]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__7));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_4
       (.CE(\^lopt_6 ),
        .CESYNC(xlnx_opt__8),
        .CLK(GTHE4_CHANNEL_RXOUTCLK[2]),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__9));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_5
       (.CE(\^lopt_7 ),
        .CESYNC(xlnx_opt__10),
        .CLK(GTHE4_CHANNEL_TXOUTCLK[2]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__11));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .O(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .O(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .O(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319 }),
        .BUFGTDIV({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380 }),
        .BUFGTRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[0]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[0]),
        .CPLLREFCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL(cpllrefclksel_in),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[0]),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222 }),
        .DMONITOROUTCLK(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[9:0]),
        .DRPCLK(drpclk_in),
        .DRPDI(GTHE4_CHANNEL_DRPDI[15:0]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[15:0]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[0]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[0]),
        .DRPRST(1'b0),
        .DRPWE(GTHE4_CHANNEL_DRPWE[0]),
        .EYESCANDATAERROR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(1'b1),
        .GTHRXP(1'b0),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[0]),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(1'b0),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304 }),
        .PCIERATEQPLLRESET({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254 }),
        .PHYSTATUS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270 }),
        .POWERPRESENT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(qpll1clk_in),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1refclk_in),
        .RESETEXCEPTION(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(rxbufstatus_out[2:0]),
        .RXBYTEISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[0]),
        .RXCDRLOCK(GTHE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308 }),
        .RXCOMINITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286 }),
        .RXCTRL1({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302 }),
        .RXCTRL2({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347 }),
        .RXCTRL3({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355 }),
        .RXDATA({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_191 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_192 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_193 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_194 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_195 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_196 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_197 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_198 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_199 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_200 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_201 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_202 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_203 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_204 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_205 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_206 }),
        .RXDATAEXTENDRSVD({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363 }),
        .RXDATAVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339 }),
        .RXHEADERVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[0]),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[0]),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(rxosovrden_in[0]),
        .RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK[0]),
        .RXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[0]),
        .RXOUTCLKSEL({GTHE4_CHANNEL_RXOUTCLKSEL[1:0],GTHE4_CHANNEL_RXOUTCLKSEL[1]}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({GTHE4_CHANNEL_RXRATE[0],GTHE4_CHANNEL_RXRATE[0]}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL(rxpllclksel_in),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[0]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[0]),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51 ),
        .RXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRATE({1'b0,1'b0,GTHE4_CHANNEL_RXRATE[0]}),
        .RXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53 ),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATE[0]),
        .RXRECCLKOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54 ),
        .RXRESETDONE(GTHE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSTARTOFSEQ({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314 }),
        .RXSTATUS({\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327 ,\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61 ),
        .RXSYSCLKSEL(rxsysclksel_in),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS(txbufstatus_out[1:0]),
        .TXCOMFINISH(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[18],gtwiz_userdata_tx_in[8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[19],gtwiz_userdata_tx_in[9]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[17:10],gtwiz_userdata_tx_in[7:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(txdiffctrl_in[4:0]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(txinhibit_in[0]),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK[0]),
        .TXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67 ),
        .TXOUTCLKPCS(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68 ),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[2:0]),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(GTHE4_CHANNEL_TXPHALIGNDONE[0]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b1),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL(txpllclksel_in),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(txpolarity_in[0]),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPRBSFORCEERR(txprbsforceerr_in[0]),
        .TXPRBSSEL(txprbssel_in[3:0]),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[0]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[0]),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73 ),
        .TXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74 ),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GTHE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(GTHE4_CHANNEL_TXSYNCDONE),
        .TXSYNCIN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYSCLKSEL(txsysclksel_in),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_317 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_318 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_319 }),
        .BUFGTDIV({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_372 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_373 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_374 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_375 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_376 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_377 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_378 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_379 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_380 }),
        .BUFGTRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_320 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_321 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_322 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[1]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[1]),
        .CPLLREFCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL(cpllrefclksel_in),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[1]),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_207 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_208 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_209 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_210 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_211 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_212 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_213 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_214 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_215 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_216 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_217 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_218 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_219 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_220 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_221 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_222 }),
        .DMONITOROUTCLK(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[19:10]),
        .DRPCLK(drpclk_in),
        .DRPDI(GTHE4_CHANNEL_DRPDI[31:16]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[31:16]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[1]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[1]),
        .DRPRST(1'b0),
        .DRPWE(GTHE4_CHANNEL_DRPWE[1]),
        .EYESCANDATAERROR(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(1'b0),
        .GTHRXP(1'b0),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_11 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[1]),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(1'b0),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_303 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_304 }),
        .PCIERATEQPLLRESET({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_305 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_306 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_239 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_240 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_241 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_242 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_243 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_244 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_245 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_246 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_247 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_248 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_249 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_250 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_251 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_252 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_253 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_254 }),
        .PHYSTATUS(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_255 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_256 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_257 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_258 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_259 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_260 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_261 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_262 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_263 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_264 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_265 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_266 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_267 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_268 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_269 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_270 }),
        .POWERPRESENT(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(qpll1clk_in),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1refclk_in),
        .RESETEXCEPTION(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(rxbufstatus_out[5:3]),
        .RXBYTEISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[1]),
        .RXCDRLOCK(GTHE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_329 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_330 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_331 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_332 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_333 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_307 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_308 }),
        .RXCOMINITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_271 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_272 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_273 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_274 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_275 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_276 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_277 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_278 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_279 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_280 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_281 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_282 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_283 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_284 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_285 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_286 }),
        .RXCTRL1({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_287 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_288 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_289 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_290 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_291 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_292 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_293 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_294 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_295 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_296 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_297 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_298 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_299 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_300 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_301 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_302 }),
        .RXCTRL2({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_340 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_341 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_342 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_343 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_344 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_345 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_346 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_347 }),
        .RXCTRL3({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_348 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_349 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_350 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_351 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_352 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_353 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_354 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_355 }),
        .RXDATA({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_79 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_80 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_81 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_82 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_83 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_84 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_85 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_86 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_87 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_88 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_89 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_90 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_91 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_92 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_93 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_94 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_95 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_96 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_97 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_98 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_99 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_100 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_101 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_102 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_103 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_104 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_105 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_106 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_107 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_108 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_109 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_110 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_111 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_112 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_113 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_114 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_115 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_116 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_117 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_118 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_119 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_120 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_121 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_122 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_123 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_124 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_125 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_126 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_127 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_128 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_129 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_130 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_131 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_132 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_133 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_134 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_135 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_136 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_137 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_138 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_139 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_140 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_141 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_142 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_143 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_144 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_145 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_146 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_147 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_148 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_149 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_150 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_151 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_152 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_153 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_154 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_155 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_156 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_157 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_158 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_159 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_160 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_161 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_162 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_163 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_164 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_165 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_166 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_167 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_168 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_169 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_170 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_171 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_172 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_173 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_174 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_175 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_176 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_177 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_178 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_179 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_180 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_181 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_182 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_183 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_184 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_185 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_186 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_187 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_188 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_189 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_190 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_191 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_192 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_193 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_194 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_195 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_196 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_197 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_198 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_199 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_200 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_201 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_202 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_203 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_204 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_205 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_206 }),
        .RXDATAEXTENDRSVD({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_356 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_357 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_358 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_359 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_360 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_361 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_362 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_363 }),
        .RXDATAVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_309 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_310 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_334 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_335 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_336 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_337 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_338 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_339 }),
        .RXHEADERVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_311 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_312 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[1]),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[1]),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_364 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_365 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_366 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_367 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_368 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_369 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_370 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_371 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(rxosovrden_in[1]),
        .RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK[1]),
        .RXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[1]),
        .RXOUTCLKSEL({GTHE4_CHANNEL_RXOUTCLKSEL[3:2],GTHE4_CHANNEL_RXOUTCLKSEL[3]}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({GTHE4_CHANNEL_RXRATE[1],GTHE4_CHANNEL_RXRATE[1]}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL(rxpllclksel_in),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[1]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[1]),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_51 ),
        .RXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRATE({1'b0,1'b0,GTHE4_CHANNEL_RXRATE[1]}),
        .RXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_53 ),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATE[1]),
        .RXRECCLKOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_54 ),
        .RXRESETDONE(GTHE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSTARTOFSEQ({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_313 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_314 }),
        .RXSTATUS({\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_326 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_327 ,\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_328 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_60 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_61 ),
        .RXSYSCLKSEL(rxsysclksel_in),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_62 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS(txbufstatus_out[3:2]),
        .TXCOMFINISH(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_63 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[38],gtwiz_userdata_tx_in[28]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[39],gtwiz_userdata_tx_in[29]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[37:30],gtwiz_userdata_tx_in[27:20]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_64 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(txdiffctrl_in[9:5]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_65 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(txinhibit_in[1]),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK[1]),
        .TXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_67 ),
        .TXOUTCLKPCS(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_68 ),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[5:3]),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(GTHE4_CHANNEL_TXPHALIGNDONE[1]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b1),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL(txpllclksel_in),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(txpolarity_in[1]),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPRBSFORCEERR(txprbsforceerr_in[1]),
        .TXPRBSSEL(txprbssel_in[7:4]),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[1]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[1]),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_73 ),
        .TXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_74 ),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_75 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GTHE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_77 ),
        .TXSYNCIN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYSCLKSEL(txsysclksel_in),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_317 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_318 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_319 }),
        .BUFGTDIV({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_372 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_373 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_374 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_375 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_376 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_377 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_378 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_379 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_380 }),
        .BUFGTRESET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_320 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_321 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_322 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[2]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[2]),
        .CPLLREFCLKLOST(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL(cpllrefclksel_in),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[2]),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_207 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_208 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_209 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_210 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_211 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_212 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_213 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_214 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_215 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_216 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_217 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_218 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_219 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_220 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_221 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_222 }),
        .DMONITOROUTCLK(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[29:20]),
        .DRPCLK(drpclk_in),
        .DRPDI(GTHE4_CHANNEL_DRPDI[47:32]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[47:32]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[2]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[2]),
        .DRPRST(1'b0),
        .DRPWE(GTHE4_CHANNEL_DRPWE[2]),
        .EYESCANDATAERROR(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(1'b0),
        .GTHRXP(1'b0),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_11 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[2]),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(1'b0),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_303 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_304 }),
        .PCIERATEQPLLRESET({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_305 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_306 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_239 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_240 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_241 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_242 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_243 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_244 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_245 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_246 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_247 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_248 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_249 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_250 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_251 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_252 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_253 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_254 }),
        .PHYSTATUS(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_255 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_256 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_257 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_258 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_259 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_260 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_261 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_262 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_263 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_264 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_265 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_266 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_267 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_268 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_269 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_270 }),
        .POWERPRESENT(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0clk_in),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0refclk_in),
        .QPLL1CLK(qpll1clk_in),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1refclk_in),
        .RESETEXCEPTION(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS(rxbufstatus_out[8:6]),
        .RXBYTEISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[2]),
        .RXCDRLOCK(GTHE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_329 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_330 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_331 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_332 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_333 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_307 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_308 }),
        .RXCOMINITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_271 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_272 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_273 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_274 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_275 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_276 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_277 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_278 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_279 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_280 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_281 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_282 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_283 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_284 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_285 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_286 }),
        .RXCTRL1({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_287 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_288 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_289 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_290 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_291 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_292 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_293 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_294 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_295 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_296 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_297 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_298 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_299 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_300 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_301 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_302 }),
        .RXCTRL2({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_340 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_341 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_342 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_343 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_344 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_345 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_346 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_347 }),
        .RXCTRL3({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_348 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_349 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_350 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_351 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_352 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_353 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_354 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_355 }),
        .RXDATA({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_79 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_80 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_81 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_82 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_83 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_84 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_85 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_86 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_87 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_88 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_89 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_90 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_91 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_92 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_93 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_94 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_95 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_96 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_97 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_98 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_99 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_100 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_101 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_102 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_103 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_104 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_105 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_106 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_107 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_108 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_109 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_110 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_111 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_112 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_113 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_114 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_115 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_116 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_117 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_118 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_119 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_120 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_121 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_122 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_123 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_124 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_125 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_126 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_127 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_128 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_129 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_130 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_131 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_132 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_133 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_134 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_135 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_136 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_137 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_138 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_139 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_140 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_141 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_142 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_143 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_144 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_145 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_146 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_147 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_148 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_149 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_150 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_151 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_152 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_153 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_154 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_155 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_156 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_157 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_158 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_159 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_160 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_161 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_162 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_163 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_164 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_165 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_166 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_167 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_168 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_169 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_170 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_171 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_172 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_173 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_174 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_175 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_176 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_177 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_178 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_179 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_180 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_181 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_182 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_183 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_184 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_185 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_186 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_187 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_188 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_189 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_190 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_191 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_192 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_193 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_194 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_195 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_196 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_197 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_198 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_199 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_200 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_201 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_202 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_203 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_204 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_205 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_206 }),
        .RXDATAEXTENDRSVD({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_356 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_357 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_358 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_359 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_360 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_361 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_362 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_363 }),
        .RXDATAVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_309 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_310 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_334 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_335 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_336 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_337 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_338 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_339 }),
        .RXHEADERVALID({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_311 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_312 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[2]),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[2]),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_364 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_365 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_366 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_367 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_368 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_369 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_370 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_371 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(rxosovrden_in[2]),
        .RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK[2]),
        .RXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[2]),
        .RXOUTCLKSEL({GTHE4_CHANNEL_RXOUTCLKSEL[5:4],GTHE4_CHANNEL_RXOUTCLKSEL[5]}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({GTHE4_CHANNEL_RXRATE[2],GTHE4_CHANNEL_RXRATE[2]}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL(rxpllclksel_in),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[2]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[2]),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_51 ),
        .RXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_52 ),
        .RXRATE({1'b0,1'b0,GTHE4_CHANNEL_RXRATE[2]}),
        .RXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_53 ),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATE[2]),
        .RXRECCLKOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_54 ),
        .RXRESETDONE(GTHE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSTARTOFSEQ({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_313 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_314 }),
        .RXSTATUS({\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_326 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_327 ,\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_328 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_60 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_61 ),
        .RXSYSCLKSEL(rxsysclksel_in),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_62 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS(txbufstatus_out[5:4]),
        .TXCOMFINISH(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_63 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[58],gtwiz_userdata_tx_in[48]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[59],gtwiz_userdata_tx_in[49]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[57:50],gtwiz_userdata_tx_in[47:40]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_64 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL(txdiffctrl_in[14:10]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_65 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(txinhibit_in[2]),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK[2]),
        .TXOUTCLKFABRIC(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_67 ),
        .TXOUTCLKPCS(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_68 ),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[8:6]),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(GTHE4_CHANNEL_TXPHALIGNDONE[2]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_70 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b1),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL(txpllclksel_in),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(txpolarity_in[2]),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPRBSFORCEERR(txprbsforceerr_in[2]),
        .TXPRBSSEL(txprbssel_in[11:8]),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[2]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[2]),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_73 ),
        .TXQPISENP(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_74 ),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_75 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(GTHE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_77 ),
        .TXSYNCIN(\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_n_78 ),
        .TXSYSCLKSEL(txsysclksel_in),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[0]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .I1(cal_on_rx_debug_out),
        .O(rxpmaresetdone_out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[1]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .I1(cal_on_rx_debug_out_0),
        .O(rxpmaresetdone_out[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[2]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .I1(cal_on_rx_debug_out_1),
        .O(rxpmaresetdone_out[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal
   (i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    status_store__0,
    cal_fail_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \wait_ctr_reg[15] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \wait_ctr_reg[16] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.wait_ctr_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    i_in_out_reg_1,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0] ,
    \drp_state_reg[4] ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclk_out,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    status_store_reg,
    cal_fail_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    cpllpd_int_reg,
    wr_reg,
    rd_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.cpllpd_int_reg ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output status_store__0;
  output cal_fail_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [13:0]Q;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \wait_ctr_reg[15] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \wait_ctr_reg[16] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[15] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.wait_ctr_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output i_in_out_reg_1;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output [1:0]\drp_state_reg[6]_0 ;
  output \drp_state_reg[0] ;
  output \drp_state_reg[4] ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]txoutclk_out;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input status_store_reg;
  input cal_fail_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input cpllpd_int_reg;
  input wr_reg;
  input rd_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.cpllpd_int_reg ;
  input \gen_cal_rx_en.cpllreset_int_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  input lopt_3;
  input lopt_4;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[5] ;
  wire cpllpd_int_reg;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[0] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [1:0]\drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpllpd_int_reg ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[6] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire i_in_out_reg_1;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclk_out;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[15] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_67 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb_68 gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DO_USR_O_reg[47]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[6]_0 ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[0]_0 (\drp_state_reg[0] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_69 gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpllpd_int_reg_0 (\gen_cal_rx_en.cpllpd_int_reg ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[6]_0 (\gen_cal_rx_en.wait_ctr_reg[6] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .i_in_out_reg_0(i_in_out_reg_1),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .lopt_2(lopt_4),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_70 gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[15]_0 (\wait_ctr_reg[15] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_71 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_72 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_3
   (i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    status_store__0,
    cal_fail_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \wait_ctr_reg[15] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \wait_ctr_reg[16] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.wait_ctr_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    i_in_out_reg_1,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0] ,
    \drp_state_reg[4] ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    status_store_reg,
    cal_fail_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    cpllpd_int_reg,
    wr_reg,
    rd_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.cpllpd_int_reg ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output status_store__0;
  output cal_fail_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [13:0]Q;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \wait_ctr_reg[15] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \wait_ctr_reg[16] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[15] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.wait_ctr_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output i_in_out_reg_1;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output [1:0]\drp_state_reg[6]_0 ;
  output \drp_state_reg[0] ;
  output \drp_state_reg[4] ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_TXOUTCLK;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input status_store_reg;
  input cal_fail_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input cpllpd_int_reg;
  input wr_reg;
  input rd_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.cpllpd_int_reg ;
  input \gen_cal_rx_en.cpllreset_int_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[5] ;
  wire cpllpd_int_reg;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[0] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [1:0]\drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpllpd_int_reg ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[6] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire i_in_out_reg_1;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[15] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_48 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb_49 gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DO_USR_O_reg[47]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[6]_0 ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[0]_0 (\drp_state_reg[0] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_50 gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpllpd_int_reg_0 (\gen_cal_rx_en.cpllpd_int_reg ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[6]_0 (\gen_cal_rx_en.wait_ctr_reg[6] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .i_in_out_reg_0(i_in_out_reg_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_51 gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[15]_0 (\wait_ctr_reg[15] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_52 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_53 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_4
   (i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    i_in_out_reg_0,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    status_store__0,
    cal_fail_store__0,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.status_store_reg ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    done_reg,
    Q,
    \cpll_cal_state_reg[10] ,
    p_2_in4_in,
    \drp_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \wait_ctr_reg[15] ,
    \gen_cal_rx_en.wait_ctr_reg[13] ,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \repeat_ctr_reg[3] ,
    \wait_ctr_reg[16] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    \cpll_cal_state_reg[5] ,
    \cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.wait_ctr_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    i_in_out_reg_1,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \drp_state_reg[5] ,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[0] ,
    \drp_state_reg[4] ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ,
    \DO_USR_O_reg[47] ,
    drprdy_out,
    \DADDR_O_reg[9] ,
    \DI_O_reg[15] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    status_store_reg,
    cal_fail_store_reg,
    freq_counter_rst_reg,
    mask_user_in_reg,
    cpllpd_int_reg,
    wr_reg,
    rd_reg,
    txprogdivreset_int_reg,
    \txoutclksel_int_reg[2] ,
    den_reg,
    dwe_reg,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.mask_user_in_reg ,
    \gen_cal_rx_en.cpllpd_int_reg ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.wr_reg ,
    \gen_cal_rx_en.rd_reg ,
    \gen_cal_rx_en.status_store_reg_0 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.den_reg ,
    \gen_cal_rx_en.dwe_reg ,
    \gen_cal_rx_en.gtrxreset_int_reg ,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    done_reg_0,
    drpdi_in,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    drpwe_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5);
  output [2:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [2:0]i_in_out_reg_0;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output status_store__0;
  output cal_fail_store__0;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output \gen_cal_rx_en.status_store_reg ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output done_reg;
  output [13:0]Q;
  output \cpll_cal_state_reg[10] ;
  output p_2_in4_in;
  output [4:0]\drp_state_reg[6] ;
  output [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  output \wait_ctr_reg[15] ;
  output \gen_cal_rx_en.wait_ctr_reg[13] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  output \repeat_ctr_reg[3] ;
  output \wait_ctr_reg[16] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output \cpll_cal_state_reg[5] ;
  output \cpll_cal_state_reg[15] ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.wait_ctr_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output i_in_out_reg_1;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \drp_state_reg[5] ;
  output [1:0]\drp_state_reg[6]_0 ;
  output \drp_state_reg[0] ;
  output \drp_state_reg[4] ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  output [17:0]\DO_USR_O_reg[47] ;
  output [0:0]drprdy_out;
  output [9:0]\DADDR_O_reg[9] ;
  output [15:0]\DI_O_reg[15] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_TXOUTCLK;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input status_store_reg;
  input cal_fail_store_reg;
  input freq_counter_rst_reg;
  input mask_user_in_reg;
  input cpllpd_int_reg;
  input wr_reg;
  input rd_reg;
  input txprogdivreset_int_reg;
  input \txoutclksel_int_reg[2] ;
  input den_reg;
  input dwe_reg;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.freq_counter_rst_reg ;
  input \gen_cal_rx_en.mask_user_in_reg ;
  input \gen_cal_rx_en.cpllpd_int_reg ;
  input \gen_cal_rx_en.cpllreset_int_reg ;
  input \gen_cal_rx_en.wr_reg ;
  input \gen_cal_rx_en.rd_reg ;
  input \gen_cal_rx_en.status_store_reg_0 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.den_reg ;
  input \gen_cal_rx_en.dwe_reg ;
  input \gen_cal_rx_en.gtrxreset_int_reg ;
  input \gen_cal_rx_en.rxcdrhold_int_reg ;
  input done_reg_0;
  input [15:0]drpdi_in;
  input [9:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [0:0]drpwe_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  output lopt;
  input lopt_1;
  input lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;

  wire [15:0]D;
  wire [9:0]\DADDR_O_reg[9] ;
  wire [15:0]\DI_O_reg[15] ;
  wire [17:0]\DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store__0;
  wire cal_fail_store_reg;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \cpll_cal_state_reg[10] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[5] ;
  wire cpllpd_int_reg;
  wire den_reg;
  wire done_reg;
  wire done_reg_0;
  wire \drp_state_reg[0] ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire [4:0]\drp_state_reg[6] ;
  wire [1:0]\drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire dwe_reg;
  wire freq_counter_rst_reg;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire [19:0]\gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpllpd_int_reg ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.den_reg ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.dwe_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rd_reg ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg ;
  wire \gen_cal_rx_en.status_store_reg ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg[6] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4;
  wire gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39;
  wire gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40;
  wire [2:0]i_in_out_reg;
  wire [2:0]i_in_out_reg_0;
  wire i_in_out_reg_1;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire mask_user_in_reg;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ;
  wire out;
  wire [2:1]p_1_in;
  wire p_2_in4_in;
  wire rd;
  wire rd_reg;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]rxcdrhold_in;
  wire status_store__0;
  wire status_store_reg;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire \wait_ctr_reg[15] ;
  wire \wait_ctr_reg[16] ;
  wire wr;
  wire wr_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_33 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[1] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\addr_i_reg[1]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in_sync(drprst_in_sync),
        .i_in_out_reg_0(bit_synchronizer_drprst_inst_n_2),
        .\timeout_cntr_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gte4_drp_arb gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i
       (.D(D),
        .\DADDR_O_reg[9]_0 (\DADDR_O_reg[9] ),
        .\DI_O_reg[15]_0 (\DI_O_reg[15] ),
        .\DO_USR_O_reg[47]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout,\DO_USR_O_reg[47] [16],cal_on_rx_dout,\DO_USR_O_reg[47] [15:0]}),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .\DRPADDR_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[6]_0 ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\addr_i_reg[18]_0 (cal_on_rx_drpen_out),
        .\addr_i_reg[18]_1 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[27]_0 (cal_on_tx_drpen_out),
        .\addr_i_reg[27]_1 (cal_on_tx_drpaddr_out),
        .\addr_i_reg[2]_0 (bit_synchronizer_drprst_inst_n_2),
        .\addr_i_reg[2]_1 (p_1_in),
        .\addr_i_reg[3]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\addr_i_reg[5]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\addr_i_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\addr_i_reg[7]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .\addr_i_reg[8]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .\data_i_reg[31]_0 (cal_on_rx_drpdi_out),
        .\data_i_reg[47]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .\drp_state_reg[0]_0 (\drp_state_reg[0] ),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_8),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i
       (.AS(i_in_out_reg_0[1]),
        .\DRPADDR_reg[2] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_39),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_38),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_40),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_36),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLK(GTHE4_CHANNEL_RXOUTCLK),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .SS(cal_on_rx_reset_in_sync),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\data_i_reg[15]_0 (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_3),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpllpd_int_reg_0 (\gen_cal_rx_en.cpllpd_int_reg ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.daddr_reg[8]_0 ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg_0 (\gen_cal_rx_en.den_reg ),
        .\gen_cal_rx_en.di_reg[15]_0 (cal_on_rx_drpdi_out),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.dwe_reg_0 (\gen_cal_rx_en.dwe_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.gtrxreset_int (\gen_cal_rx_en.gtrxreset_int ),
        .\gen_cal_rx_en.gtrxreset_int_reg_0 (\gen_cal_rx_en.gtrxreset_int_reg ),
        .\gen_cal_rx_en.mask_user_in_reg_0 (\gen_cal_rx_en.mask_user_in_reg ),
        .\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [16],cal_on_rx_dout}),
        .\gen_cal_rx_en.rd_reg_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rd_reg_1 (\gen_cal_rx_en.rd_reg ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr_reg[3] ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg_0 (\gen_cal_rx_en.rxcdrhold_int_reg ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.rxprogdivreset_int (\gen_cal_rx_en.rxprogdivreset_int ),
        .\gen_cal_rx_en.rxprogdivreset_int_reg_0 (\gen_cal_rx_en.rxprogdivreset_int_reg ),
        .\gen_cal_rx_en.status_store_reg_0 (\gen_cal_rx_en.status_store_reg ),
        .\gen_cal_rx_en.status_store_reg_1 (\gen_cal_rx_en.status_store_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[13]_0 (\gen_cal_rx_en.wait_ctr_reg[13] ),
        .\gen_cal_rx_en.wait_ctr_reg[6]_0 (\gen_cal_rx_en.wait_ctr_reg[6] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_cal_rx_en.wr_reg_0 (\gen_cal_rx_en.wr_reg ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .i_in_out_reg({i_in_out_reg_0[2],i_in_out_reg_0[0]}),
        .i_in_out_reg_0(i_in_out_reg_1),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i
       (.AS(i_in_out_reg[1]),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_36),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_38),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_37),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_39),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i_n_40),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXOUTCLK(GTHE4_CHANNEL_TXOUTCLK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_14_gte4_drp_arb_i_n_4),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_i_n_37),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state2_inferred__0/i__carry__0_0 (\cpll_cal_state2_inferred__0/i__carry__0 ),
        .\cpll_cal_state_reg[10]_0 (\cpll_cal_state_reg[10] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[22]_0 (p_2_in4_in),
        .\cpll_cal_state_reg[4]_0 (cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[5]_0 (\cpll_cal_state_reg[5] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg_0(den_reg),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .dwe_reg_0(dwe_reg),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_out_reg({i_in_out_reg[2],i_in_out_reg[0]}),
        .in0(in0),
        .lopt(lopt_3),
        .lopt_1(lopt_4),
        .lopt_2(lopt_5),
        .mask_user_in_reg_0(mask_user_in_reg),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 (\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] ),
        .\progdiv_cfg_store_reg[15]_0 ({\DO_USR_O_reg[47] [17],cal_on_tx_dout}),
        .rd_reg_0(rd),
        .rd_reg_1(rd_reg),
        .\repeat_ctr_reg[3]_0 (\repeat_ctr_reg[3] ),
        .status_store_reg_0(status_store__0),
        .status_store_reg_1(status_store_reg),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .\wait_ctr_reg[15]_0 (\wait_ctr_reg[15] ),
        .\wait_ctr_reg[16]_0 (\wait_ctr_reg[16] ),
        .wr(wr),
        .wr_reg_0(wr_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_34 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_35 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .drpclk_in(drpclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2__1_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__3_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1__3_n_0 ;
  wire \hold_clk[5]_i_1__3_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__3_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4__1_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire \state[1]_i_2__3_n_0 ;
  wire \state[2]_i_1__3_n_0 ;
  wire \state[2]_i_2__3_n_0 ;
  wire \state[2]_i_3__3_n_0 ;
  wire \state[2]_i_4__3_n_0 ;
  wire \state[2]_i_5__3_n_0 ;
  wire \state[3]_i_1__3_n_0 ;
  wire \state[3]_i_2__3_n_0 ;
  wire \state[4]_i_1__3_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__3_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2__1
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3__1
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__1
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__1
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__1
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__1
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__1
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__1
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__1
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1__1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1__1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2__1_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2__1 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2__1_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__3 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__3 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__3 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__3 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__3 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__3_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__3
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__3
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__3
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__3
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__3
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__3
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__3
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__3
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__3
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__3
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__3
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__3
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__3
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__3
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__3
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__3 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__3 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__3_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1__1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4__1_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4__1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_42 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__3 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__3_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__3 
       (.I0(\state[1]_i_2__3_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__3_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__3 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__3 
       (.I0(\state[2]_i_2__3_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__3 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__3_n_0 ),
        .I5(\state[2]_i_5__3_n_0 ),
        .O(\state[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__3 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__3 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__3_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__3 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__3 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__3_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__3 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__3_n_0 ,\testclk_cnt_reg[0]_i_1__3_n_1 ,\testclk_cnt_reg[0]_i_1__3_n_2 ,\testclk_cnt_reg[0]_i_1__3_n_3 ,\testclk_cnt_reg[0]_i_1__3_n_4 ,\testclk_cnt_reg[0]_i_1__3_n_5 ,\testclk_cnt_reg[0]_i_1__3_n_6 ,\testclk_cnt_reg[0]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__3_n_8 ,\testclk_cnt_reg[0]_i_1__3_n_9 ,\testclk_cnt_reg[0]_i_1__3_n_10 ,\testclk_cnt_reg[0]_i_1__3_n_11 ,\testclk_cnt_reg[0]_i_1__3_n_12 ,\testclk_cnt_reg[0]_i_1__3_n_13 ,\testclk_cnt_reg[0]_i_1__3_n_14 ,\testclk_cnt_reg[0]_i_1__3_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__3 
       (.CI(\testclk_cnt_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__3_n_14 ,\testclk_cnt_reg[16]_i_1__3_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__3 
       (.CI(\testclk_cnt_reg[0]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__3_n_0 ,\testclk_cnt_reg[8]_i_1__3_n_1 ,\testclk_cnt_reg[8]_i_1__3_n_2 ,\testclk_cnt_reg[8]_i_1__3_n_3 ,\testclk_cnt_reg[8]_i_1__3_n_4 ,\testclk_cnt_reg[8]_i_1__3_n_5 ,\testclk_cnt_reg[8]_i_1__3_n_6 ,\testclk_cnt_reg[8]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__3_n_8 ,\testclk_cnt_reg[8]_i_1__3_n_9 ,\testclk_cnt_reg[8]_i_1__3_n_10 ,\testclk_cnt_reg[8]_i_1__3_n_11 ,\testclk_cnt_reg[8]_i_1__3_n_12 ,\testclk_cnt_reg[8]_i_1__3_n_13 ,\testclk_cnt_reg[8]_i_1__3_n_14 ,\testclk_cnt_reg[8]_i_1__3_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_43
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__4_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__4_n_0 ;
  wire \hold_clk[5]_i_1__4_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__4_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state[1]_i_2__4_n_0 ;
  wire \state[2]_i_1__4_n_0 ;
  wire \state[2]_i_2__4_n_0 ;
  wire \state[2]_i_3__4_n_0 ;
  wire \state[2]_i_4__4_n_0 ;
  wire \state[2]_i_5__4_n_0 ;
  wire \state[3]_i_1__4_n_0 ;
  wire \state[3]_i_2__4_n_0 ;
  wire \state[4]_i_1__4_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__4_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__4 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2__1 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3__1 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__1 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__1 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__1 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__1 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__1 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__1 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__1 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__1 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__1 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__1 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__1_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__4 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__4 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__4 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__4 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__4_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__4
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__4
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__4
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__4
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__4
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__4
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__4
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__4 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__4 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__4_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_47 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__4 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__4_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__4 
       (.I0(\state[1]_i_2__4_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__4_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__4 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__4 
       (.I0(\state[2]_i_2__4_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__4_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__4 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__4_n_0 ),
        .I5(\state[2]_i_5__4_n_0 ),
        .O(\state[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__4 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__4_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__4 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__4 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__4_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__4 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__4_n_0 ,\testclk_cnt_reg[0]_i_1__4_n_1 ,\testclk_cnt_reg[0]_i_1__4_n_2 ,\testclk_cnt_reg[0]_i_1__4_n_3 ,\testclk_cnt_reg[0]_i_1__4_n_4 ,\testclk_cnt_reg[0]_i_1__4_n_5 ,\testclk_cnt_reg[0]_i_1__4_n_6 ,\testclk_cnt_reg[0]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__4_n_8 ,\testclk_cnt_reg[0]_i_1__4_n_9 ,\testclk_cnt_reg[0]_i_1__4_n_10 ,\testclk_cnt_reg[0]_i_1__4_n_11 ,\testclk_cnt_reg[0]_i_1__4_n_12 ,\testclk_cnt_reg[0]_i_1__4_n_13 ,\testclk_cnt_reg[0]_i_1__4_n_14 ,\testclk_cnt_reg[0]_i_1__4_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__4 
       (.CI(\testclk_cnt_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__4_n_14 ,\testclk_cnt_reg[16]_i_1__4_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__4 
       (.CI(\testclk_cnt_reg[0]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__4_n_0 ,\testclk_cnt_reg[8]_i_1__4_n_1 ,\testclk_cnt_reg[8]_i_1__4_n_2 ,\testclk_cnt_reg[8]_i_1__4_n_3 ,\testclk_cnt_reg[8]_i_1__4_n_4 ,\testclk_cnt_reg[8]_i_1__4_n_5 ,\testclk_cnt_reg[8]_i_1__4_n_6 ,\testclk_cnt_reg[8]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__4_n_8 ,\testclk_cnt_reg[8]_i_1__4_n_9 ,\testclk_cnt_reg[8]_i_1__4_n_10 ,\testclk_cnt_reg[8]_i_1__4_n_11 ,\testclk_cnt_reg[8]_i_1__4_n_12 ,\testclk_cnt_reg[8]_i_1__4_n_13 ,\testclk_cnt_reg[8]_i_1__4_n_14 ,\testclk_cnt_reg[8]_i_1__4_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_54
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2__0_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__1_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1__1_n_0 ;
  wire \hold_clk[5]_i_1__1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__1_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4__0_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state[2]_i_2__1_n_0 ;
  wire \state[2]_i_3__1_n_0 ;
  wire \state[2]_i_4__1_n_0 ;
  wire \state[2]_i_5__1_n_0 ;
  wire \state[3]_i_1__1_n_0 ;
  wire \state[3]_i_2__1_n_0 ;
  wire \state[4]_i_1__1_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__1_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2__0
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3__0
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__0
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__0
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__0
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__0
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__0
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__0
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__0
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__0
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__0
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__0
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__0
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__0
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__0
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__0
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__0
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__0
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__0
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__0
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1__0 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1__0 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2__0_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2__0 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2__0_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__1 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__1
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__1
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__1
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__1
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__1
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__1
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__1
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__1
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__1
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__1 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__1_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1__0 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4__0_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4__0 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_61 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__1_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__1 
       (.I0(\state[1]_i_2__1_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__1_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__1 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__1 
       (.I0(\state[2]_i_2__1_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__1_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__1 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__1_n_0 ),
        .I5(\state[2]_i_5__1_n_0 ),
        .O(\state[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__1 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__1 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__1_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__1 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__1_n_0 ,\testclk_cnt_reg[0]_i_1__1_n_1 ,\testclk_cnt_reg[0]_i_1__1_n_2 ,\testclk_cnt_reg[0]_i_1__1_n_3 ,\testclk_cnt_reg[0]_i_1__1_n_4 ,\testclk_cnt_reg[0]_i_1__1_n_5 ,\testclk_cnt_reg[0]_i_1__1_n_6 ,\testclk_cnt_reg[0]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__1_n_8 ,\testclk_cnt_reg[0]_i_1__1_n_9 ,\testclk_cnt_reg[0]_i_1__1_n_10 ,\testclk_cnt_reg[0]_i_1__1_n_11 ,\testclk_cnt_reg[0]_i_1__1_n_12 ,\testclk_cnt_reg[0]_i_1__1_n_13 ,\testclk_cnt_reg[0]_i_1__1_n_14 ,\testclk_cnt_reg[0]_i_1__1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__1 
       (.CI(\testclk_cnt_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__1_n_14 ,\testclk_cnt_reg[16]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__1 
       (.CI(\testclk_cnt_reg[0]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__1_n_0 ,\testclk_cnt_reg[8]_i_1__1_n_1 ,\testclk_cnt_reg[8]_i_1__1_n_2 ,\testclk_cnt_reg[8]_i_1__1_n_3 ,\testclk_cnt_reg[8]_i_1__1_n_4 ,\testclk_cnt_reg[8]_i_1__1_n_5 ,\testclk_cnt_reg[8]_i_1__1_n_6 ,\testclk_cnt_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__1_n_8 ,\testclk_cnt_reg[8]_i_1__1_n_9 ,\testclk_cnt_reg[8]_i_1__1_n_10 ,\testclk_cnt_reg[8]_i_1__1_n_11 ,\testclk_cnt_reg[8]_i_1__1_n_12 ,\testclk_cnt_reg[8]_i_1__1_n_13 ,\testclk_cnt_reg[8]_i_1__1_n_14 ,\testclk_cnt_reg[8]_i_1__1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_62
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__2_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__2_n_0 ;
  wire \hold_clk[5]_i_1__2_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__2_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[2]_i_1__2_n_0 ;
  wire \state[2]_i_2__2_n_0 ;
  wire \state[2]_i_3__2_n_0 ;
  wire \state[2]_i_4__2_n_0 ;
  wire \state[2]_i_5__2_n_0 ;
  wire \state[3]_i_1__2_n_0 ;
  wire \state[3]_i_2__2_n_0 ;
  wire \state[4]_i_1__2_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__2 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2__0 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3__0 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__0 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__0 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__0 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__0 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__0 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__0 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__0 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__0 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__0 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__0 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2__0_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__2 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__2 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__2_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__2
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__2
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__2
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__2
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__2
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__2
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__2
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__2 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__2 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__2_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_66 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__2 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__2 
       (.I0(\state[1]_i_2__2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__2 
       (.I0(\state[2]_i_2__2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__2_n_0 ),
        .I5(\state[2]_i_5__2_n_0 ),
        .O(\state[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__2 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__2 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__2 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__2_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__2_n_0 ,\testclk_cnt_reg[0]_i_1__2_n_1 ,\testclk_cnt_reg[0]_i_1__2_n_2 ,\testclk_cnt_reg[0]_i_1__2_n_3 ,\testclk_cnt_reg[0]_i_1__2_n_4 ,\testclk_cnt_reg[0]_i_1__2_n_5 ,\testclk_cnt_reg[0]_i_1__2_n_6 ,\testclk_cnt_reg[0]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__2_n_8 ,\testclk_cnt_reg[0]_i_1__2_n_9 ,\testclk_cnt_reg[0]_i_1__2_n_10 ,\testclk_cnt_reg[0]_i_1__2_n_11 ,\testclk_cnt_reg[0]_i_1__2_n_12 ,\testclk_cnt_reg[0]_i_1__2_n_13 ,\testclk_cnt_reg[0]_i_1__2_n_14 ,\testclk_cnt_reg[0]_i_1__2_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__2 
       (.CI(\testclk_cnt_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__2_n_14 ,\testclk_cnt_reg[16]_i_1__2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__2 
       (.CI(\testclk_cnt_reg[0]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__2_n_0 ,\testclk_cnt_reg[8]_i_1__2_n_1 ,\testclk_cnt_reg[8]_i_1__2_n_2 ,\testclk_cnt_reg[8]_i_1__2_n_3 ,\testclk_cnt_reg[8]_i_1__2_n_4 ,\testclk_cnt_reg[8]_i_1__2_n_5 ,\testclk_cnt_reg[8]_i_1__2_n_6 ,\testclk_cnt_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__2_n_8 ,\testclk_cnt_reg[8]_i_1__2_n_9 ,\testclk_cnt_reg[8]_i_1__2_n_10 ,\testclk_cnt_reg[8]_i_1__2_n_11 ,\testclk_cnt_reg[8]_i_1__2_n_12 ,\testclk_cnt_reg[8]_i_1__2_n_13 ,\testclk_cnt_reg[8]_i_1__2_n_14 ,\testclk_cnt_reg[8]_i_1__2_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_73
   (cal_on_tx_debug_out,
    rst_in_out_reg,
    D,
    \repeat_ctr_reg[3] ,
    \cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    drpclk_in,
    AR,
    txoutclkmon,
    \repeat_ctr_reg[3]_0 ,
    \repeat_ctr_reg[3]_1 ,
    CO,
    \repeat_ctr_reg[3]_2 ,
    Q,
    \cpll_cal_state_reg[21] ,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    \cpll_cal_state_reg[13] ,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output [0:0]cal_on_tx_debug_out;
  output rst_in_out_reg;
  output [1:0]D;
  output \repeat_ctr_reg[3] ;
  output \cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [0:0]\repeat_ctr_reg[3]_0 ;
  input \repeat_ctr_reg[3]_1 ;
  input [0:0]CO;
  input [0:0]\repeat_ctr_reg[3]_2 ;
  input [4:0]Q;
  input [0:0]\cpll_cal_state_reg[21] ;
  input [3:0]cal_fail_store_reg;
  input cal_fail_store_reg_0;
  input \cpll_cal_state_reg[13] ;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [4:0]Q;
  wire [7:0]S;
  wire [3:0]cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [0:0]cal_on_tx_debug_out;
  wire clear;
  wire \cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[21]_i_2_n_0 ;
  wire \cpll_cal_state_reg[13] ;
  wire [0:0]\cpll_cal_state_reg[21] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire \hold_clk[2]_i_1_n_0 ;
  wire \hold_clk[5]_i_1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_4_n_0 ;
  wire \repeat_ctr_reg[3] ;
  wire [0:0]\repeat_ctr_reg[3]_0 ;
  wire \repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[3]_i_1_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state[4]_i_1_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1_n_4 ;
  wire \testclk_cnt_reg[0]_i_1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1_n_4 ;
  wire \testclk_cnt_reg[8]_i_1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    cal_fail_store_i_2
       (.I0(CO),
        .I1(\repeat_ctr_reg[3]_2 ),
        .O(\cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    cal_fail_store_i_3
       (.I0(cal_fail_store_reg[3]),
        .I1(cal_fail_store_reg_0),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(Q[3]),
        .I5(cal_on_tx_debug_out),
        .O(\repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8F888888)) 
    \cpll_cal_state[13]_i_1 
       (.I0(\cpll_cal_state_reg[13] ),
        .I1(Q[2]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \cpll_cal_state[21]_i_1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .I2(\cpll_cal_state[21]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[21] ),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \cpll_cal_state[21]_i_2 
       (.I0(\repeat_ctr_reg[3]_2 ),
        .I1(CO),
        .I2(cal_fail_store_reg[1]),
        .I3(cal_fail_store_reg[0]),
        .I4(cal_fail_store_reg[2]),
        .I5(cal_fail_store_reg[3]),
        .O(\cpll_cal_state[21]_i_2_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(\repeat_ctr_reg[3]_1 ),
        .I2(CO),
        .I3(\repeat_ctr_reg[3]_2 ),
        .I4(\repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_4 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[3]),
        .O(\repeat_ctr[3]_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_80 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4_n_0 ),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1_n_0 ,\testclk_cnt_reg[0]_i_1_n_1 ,\testclk_cnt_reg[0]_i_1_n_2 ,\testclk_cnt_reg[0]_i_1_n_3 ,\testclk_cnt_reg[0]_i_1_n_4 ,\testclk_cnt_reg[0]_i_1_n_5 ,\testclk_cnt_reg[0]_i_1_n_6 ,\testclk_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1_n_8 ,\testclk_cnt_reg[0]_i_1_n_9 ,\testclk_cnt_reg[0]_i_1_n_10 ,\testclk_cnt_reg[0]_i_1_n_11 ,\testclk_cnt_reg[0]_i_1_n_12 ,\testclk_cnt_reg[0]_i_1_n_13 ,\testclk_cnt_reg[0]_i_1_n_14 ,\testclk_cnt_reg[0]_i_1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1 
       (.CI(\testclk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1_n_14 ,\testclk_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1 
       (.CI(\testclk_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1_n_0 ,\testclk_cnt_reg[8]_i_1_n_1 ,\testclk_cnt_reg[8]_i_1_n_2 ,\testclk_cnt_reg[8]_i_1_n_3 ,\testclk_cnt_reg[8]_i_1_n_4 ,\testclk_cnt_reg[8]_i_1_n_5 ,\testclk_cnt_reg[8]_i_1_n_6 ,\testclk_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1_n_8 ,\testclk_cnt_reg[8]_i_1_n_9 ,\testclk_cnt_reg[8]_i_1_n_10 ,\testclk_cnt_reg[8]_i_1_n_11 ,\testclk_cnt_reg[8]_i_1_n_12 ,\testclk_cnt_reg[8]_i_1_n_13 ,\testclk_cnt_reg[8]_i_1_n_14 ,\testclk_cnt_reg[8]_i_1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_81
   (rst_in_out_reg,
    D,
    \gen_cal_rx_en.repeat_ctr_reg[3] ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ,
    S,
    DI,
    \freq_cnt_o_reg[17]_0 ,
    \freq_cnt_o_reg[17]_1 ,
    \freq_cnt_o_reg[15]_0 ,
    \freq_cnt_o_reg[15]_1 ,
    \freq_cnt_o_reg[17]_2 ,
    \freq_cnt_o_reg[17]_3 ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SS,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    CO,
    \gen_cal_rx_en.repeat_ctr_reg[3]_1 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output rst_in_out_reg;
  output [2:0]D;
  output \gen_cal_rx_en.repeat_ctr_reg[3] ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\freq_cnt_o_reg[17]_0 ;
  output [0:0]\freq_cnt_o_reg[17]_1 ;
  output [7:0]\freq_cnt_o_reg[15]_0 ;
  output [7:0]\freq_cnt_o_reg[15]_1 ;
  output [0:0]\freq_cnt_o_reg[17]_2 ;
  output [0:0]\freq_cnt_o_reg[17]_3 ;
  input [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SS;
  input \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  input [0:0]CO;
  input [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  input [5:0]Q;
  input [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire [0:0]SS;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__0_n_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_0 ;
  wire [7:0]\freq_cnt_o_reg[15]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_1 ;
  wire [0:0]\freq_cnt_o_reg[17]_2 ;
  wire [0:0]\freq_cnt_o_reg[17]_3 ;
  wire [3:0]\gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3] ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire [0:0]\gen_cal_rx_en.repeat_ctr_reg[3]_1 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[2]_i_1__0_n_0 ;
  wire \hold_clk[5]_i_1__0_n_0 ;
  wire [5:0]hold_clk_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_4;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_4;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__0_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire rst_in_out_reg;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[3]_i_1__0_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state[4]_i_1__0_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire \state_reg_n_0_[4] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2__0_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_4 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_4 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [7:6]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state_reg_n_0_[4] ),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__0 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cal_fail_store_i_2 
       (.I0(CO),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .O(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 ));
  LUT6 #(
    .INIT(64'hF222000000000000)) 
    \gen_cal_rx_en.cal_fail_store_i_3 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .I1(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(Q[4]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.repeat_ctr_reg[3] ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\freq_cnt_o_reg[17]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT4 #(
    .INIT(16'hF444)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I4(Q[5]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2 
       (.I0(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I1(CO),
        .I2(\gen_cal_rx_en.cal_fail_store_reg [1]),
        .I3(\gen_cal_rx_en.cal_fail_store_reg [0]),
        .I4(\gen_cal_rx_en.cal_fail_store_reg [2]),
        .I5(\gen_cal_rx_en.cal_fail_store_reg [3]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state[20]_i_2_n_0 ),
        .I3(Q[4]),
        .I4(cal_on_rx_debug_out),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .I2(CO),
        .I3(\gen_cal_rx_en.repeat_ctr_reg[3]_1 ),
        .I4(\gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ),
        .I5(Q[0]),
        .O(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_4 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(\hold_clk[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \hold_clk[3]_i_1__0 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[2]),
        .I3(hold_clk_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \hold_clk[4]_i_1__0 
       (.I0(hold_clk_reg[2]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[3]),
        .I4(hold_clk_reg[4]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__0 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .O(\hold_clk[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \hold_clk[5]_i_2__0 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[2]),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\hold_clk[2]_i_1__0_n_0 ),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\freq_cnt_o_reg[17]_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\freq_cnt_o_reg[17]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\freq_cnt_o_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\freq_cnt_o_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\freq_cnt_o_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\freq_cnt_o_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\freq_cnt_o_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\freq_cnt_o_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\freq_cnt_o_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\freq_cnt_o_reg[15]_1 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__0
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\freq_cnt_o_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__0
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\freq_cnt_o_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__0
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\freq_cnt_o_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__0
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\freq_cnt_o_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__0
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\freq_cnt_o_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__0
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\freq_cnt_o_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__0
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\freq_cnt_o_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\freq_cnt_o_reg[15]_0 [7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,refclk_cnt0_carry_n_4,refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,refclk_cnt0_carry__0_n_4,refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__0 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__0 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__0_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_85 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT6 #(
    .INIT(64'hAA2AAAAAAAAAAAAA)) 
    \state[0]_i_1__0 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__0_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(testclk_rst),
        .I2(\state[2]_i_2__0_n_0 ),
        .I3(testclk_en),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \state[1]_i_2__0 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(testclk_en),
        .I2(\state[2]_i_3__0_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .O(\state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \state[2]_i_2__0 
       (.I0(refclk_cnt_reg[13]),
        .I1(refclk_cnt_reg[14]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__0_n_0 ),
        .I5(\state[2]_i_5__0_n_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \state[2]_i_3__0 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[4]),
        .I3(hold_clk_reg[5]),
        .I4(hold_clk_reg[3]),
        .I5(hold_clk_reg[2]),
        .O(\state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state[2]_i_4__0 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[1]),
        .I2(refclk_cnt_reg[2]),
        .I3(refclk_cnt_reg[3]),
        .I4(refclk_cnt_reg[4]),
        .I5(refclk_cnt_reg[5]),
        .O(\state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \state[2]_i_5__0 
       (.I0(refclk_cnt_reg[6]),
        .I1(refclk_cnt_reg[7]),
        .I2(refclk_cnt_reg[8]),
        .I3(refclk_cnt_reg[10]),
        .I4(refclk_cnt_reg[11]),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \state[3]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[3]),
        .I3(\state[3]_i_2__0_n_0 ),
        .I4(hold_clk_reg[4]),
        .I5(hold_clk_reg[5]),
        .O(\state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[3]_i_2__0 
       (.I0(hold_clk_reg[1]),
        .I1(hold_clk_reg[0]),
        .O(\state[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state[4]_i_1__0 
       (.I0(p_1_in),
        .I1(\state_reg_n_0_[4] ),
        .O(\state[4]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[3]_i_1__0_n_0 ),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(\state[4]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[4] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__0 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[0]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__0_n_0 ,\testclk_cnt_reg[0]_i_1__0_n_1 ,\testclk_cnt_reg[0]_i_1__0_n_2 ,\testclk_cnt_reg[0]_i_1__0_n_3 ,\testclk_cnt_reg[0]_i_1__0_n_4 ,\testclk_cnt_reg[0]_i_1__0_n_5 ,\testclk_cnt_reg[0]_i_1__0_n_6 ,\testclk_cnt_reg[0]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__0_n_8 ,\testclk_cnt_reg[0]_i_1__0_n_9 ,\testclk_cnt_reg[0]_i_1__0_n_10 ,\testclk_cnt_reg[0]_i_1__0_n_11 ,\testclk_cnt_reg[0]_i_1__0_n_12 ,\testclk_cnt_reg[0]_i_1__0_n_13 ,\testclk_cnt_reg[0]_i_1__0_n_14 ,\testclk_cnt_reg[0]_i_1__0_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[16]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[16]_i_1__0 
       (.CI(\testclk_cnt_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__0_n_14 ,\testclk_cnt_reg[16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[8]));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \testclk_cnt_reg[8]_i_1__0 
       (.CI(\testclk_cnt_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__0_n_0 ,\testclk_cnt_reg[8]_i_1__0_n_1 ,\testclk_cnt_reg[8]_i_1__0_n_2 ,\testclk_cnt_reg[8]_i_1__0_n_3 ,\testclk_cnt_reg[8]_i_1__0_n_4 ,\testclk_cnt_reg[8]_i_1__0_n_5 ,\testclk_cnt_reg[8]_i_1__0_n_6 ,\testclk_cnt_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__0_n_8 ,\testclk_cnt_reg[8]_i_1__0_n_9 ,\testclk_cnt_reg[8]_i_1__0_n_10 ,\testclk_cnt_reg[8]_i_1__0_n_11 ,\testclk_cnt_reg[8]_i_1__0_n_12 ,\testclk_cnt_reg[8]_i_1__0_n_13 ,\testclk_cnt_reg[8]_i_1__0_n_14 ,\testclk_cnt_reg[8]_i_1__0_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[6]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.cpllpd_int_reg_0 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1,
    lopt_2);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [19:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output i_in_out_reg_0;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.cpllpd_int_reg_0 ;
  input \gen_cal_rx_en.cpllreset_int_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [19:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4__1_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_reg_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__1_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_14__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_15__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_16__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_17__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_18__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_19__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__4_n_7;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry_i_17__4_n_0;
  wire i__carry_i_17__4_n_1;
  wire i__carry_i_17__4_n_2;
  wire i__carry_i_17__4_n_3;
  wire i__carry_i_17__4_n_4;
  wire i__carry_i_17__4_n_5;
  wire i__carry_i_17__4_n_6;
  wire i__carry_i_17__4_n_7;
  wire i__carry_i_18__4_n_0;
  wire i__carry_i_18__4_n_1;
  wire i__carry_i_18__4_n_2;
  wire i__carry_i_18__4_n_3;
  wire i__carry_i_18__4_n_4;
  wire i__carry_i_18__4_n_5;
  wire i__carry_i_18__4_n_6;
  wire i__carry_i_18__4_n_7;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_33_n_0;
  wire i__carry_i_34_n_0;
  wire [1:0]i_in_out_reg;
  wire i_in_out_reg_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__4_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__4_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__4_O_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2__1 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4__1_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4__1 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[19]),
        .O(\addr_i[1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__1 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_43 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[13],p_8_in,p_9_in,Q[7:6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_44 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[18],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_45 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[11]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_46 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[19:18],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[17],p_9_in,Q[12]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .i_in_out_reg_0(i_in_out_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(GTHE4_CHANNEL_RXOUTCLK),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4__1 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I2(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2__1 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[10]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_8__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_7__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_8__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__1 
       (.I0(Q[13]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[14]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__1 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__1 
       (.I0(Q[16]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h7777777F)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__1 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__1 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1__1_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_reg_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[15]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[13]),
        .I3(Q[3]),
        .I4(Q[15]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[15]),
        .I3(Q[4]),
        .I4(Q[14]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__1 
       (.I0(SS),
        .I1(Q[14]),
        .I2(Q[4]),
        .I3(Q[15]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1__1 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__1 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1__1 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__1 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_4__1 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I5(\gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \gen_cal_rx_en.freq_counter_rst_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_15__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_18__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[13]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[13]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__1 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFFAFFF8)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_16__1_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_17__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_18__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_14__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_19__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_15__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_16__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_17__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_17__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.wait_ctr[24]_i_18__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_18__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_19__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'h0005000700000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h10FF10FF10FF1010)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_12__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__1 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_13__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_14__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__1 
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__1 
       (.I0(Q[10]),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__1 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_7__1_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(i_in_out_reg[0]),
        .I1(\gen_cal_rx_en.rxoutclksel_int ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__4
       (.CI(i__carry_i_17__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__4_CO_UNCONNECTED[7:1],i__carry__0_i_3__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__4_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__4
       (.CI(i__carry_i_18__4_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__4_n_0,i__carry_i_17__4_n_1,i__carry_i_17__4_n_2,i__carry_i_17__4_n_3,i__carry_i_17__4_n_4,i__carry_i_17__4_n_5,i__carry_i_17__4_n_6,i__carry_i_17__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19_n_0,i__carry_i_20_n_0,i__carry_i_21_n_0,i__carry_i_22_n_0,i__carry_i_23_n_0,i__carry_i_24_n_0,i__carry_i_25_n_0,i__carry_i_26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__4_n_0,i__carry_i_18__4_n_1,i__carry_i_18__4_n_2,i__carry_i_18__4_n_3,i__carry_i_18__4_n_4,i__carry_i_18__4_n_5,i__carry_i_18__4_n_6,i__carry_i_18__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__4_O_UNCONNECTED[0]}),
        .S({i__carry_i_27_n_0,i__carry_i_28_n_0,i__carry_i_29_n_0,i__carry_i_30_n_0,i__carry_i_31_n_0,i__carry_i_32_n_0,i__carry_i_33_n_0,i__carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_50
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[6]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.cpllpd_int_reg_0 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1,
    lopt_2);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [19:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output i_in_out_reg_0;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.cpllpd_int_reg_0 ;
  input \gen_cal_rx_en.cpllreset_int_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [19:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4__0_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_reg_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__0_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_14__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_15__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_16__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_17__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_18__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_19__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__2_n_7;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry_i_17__2_n_0;
  wire i__carry_i_17__2_n_1;
  wire i__carry_i_17__2_n_2;
  wire i__carry_i_17__2_n_3;
  wire i__carry_i_17__2_n_4;
  wire i__carry_i_17__2_n_5;
  wire i__carry_i_17__2_n_6;
  wire i__carry_i_17__2_n_7;
  wire i__carry_i_18__2_n_0;
  wire i__carry_i_18__2_n_1;
  wire i__carry_i_18__2_n_2;
  wire i__carry_i_18__2_n_3;
  wire i__carry_i_18__2_n_4;
  wire i__carry_i_18__2_n_5;
  wire i__carry_i_18__2_n_6;
  wire i__carry_i_18__2_n_7;
  wire i__carry_i_19__3_n_0;
  wire i__carry_i_20__3_n_0;
  wire i__carry_i_21__3_n_0;
  wire i__carry_i_22__3_n_0;
  wire i__carry_i_23__3_n_0;
  wire i__carry_i_24__3_n_0;
  wire i__carry_i_25__3_n_0;
  wire i__carry_i_26__3_n_0;
  wire i__carry_i_27__3_n_0;
  wire i__carry_i_28__3_n_0;
  wire i__carry_i_29__3_n_0;
  wire i__carry_i_30__3_n_0;
  wire i__carry_i_31__3_n_0;
  wire i__carry_i_32__3_n_0;
  wire i__carry_i_33__3_n_0;
  wire i__carry_i_34__3_n_0;
  wire [1:0]i_in_out_reg;
  wire i_in_out_reg_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__2_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__2_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__2_O_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2__0 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4__0_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4__0 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[19]),
        .O(\addr_i[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__0 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__0 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__0 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_62 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[13],p_8_in,p_9_in,Q[7:6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_63 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[18],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_64 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[11]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_65 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[19:18],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[17],p_9_in,Q[12]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .i_in_out_reg_0(i_in_out_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(GTHE4_CHANNEL_RXOUTCLK),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4__0 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I2(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2__0 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[10]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_8__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_7__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_8__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__0 
       (.I0(Q[13]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[14]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__0 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__0 
       (.I0(Q[16]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h7777777F)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__0 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__0 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1__0_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_reg_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__0 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[15]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[13]),
        .I3(Q[3]),
        .I4(Q[15]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[15]),
        .I3(Q[4]),
        .I4(Q[14]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__0 
       (.I0(SS),
        .I1(Q[14]),
        .I2(Q[4]),
        .I3(Q[15]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1__0 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__0 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1__0 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__0 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_4__0 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I5(\gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \gen_cal_rx_en.freq_counter_rst_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_15__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_18__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[13]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[13]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__0 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFFAFFF8)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_16__0_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_17__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_18__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_14__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_19__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_15__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_16__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_17__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_17__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.wait_ctr[24]_i_18__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_18__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_19__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h0005000700000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__0 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h10FF10FF10FF1010)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_12__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__0 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_13__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_14__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__0 
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__0 
       (.I0(Q[10]),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__0 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_7__0_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(i_in_out_reg[0]),
        .I1(\gen_cal_rx_en.rxoutclksel_int ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__2
       (.CI(i__carry_i_17__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__2_CO_UNCONNECTED[7:1],i__carry__0_i_3__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__2_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__3_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__2
       (.CI(i__carry_i_18__2_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__2_n_0,i__carry_i_17__2_n_1,i__carry_i_17__2_n_2,i__carry_i_17__2_n_3,i__carry_i_17__2_n_4,i__carry_i_17__2_n_5,i__carry_i_17__2_n_6,i__carry_i_17__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__3_n_0,i__carry_i_20__3_n_0,i__carry_i_21__3_n_0,i__carry_i_22__3_n_0,i__carry_i_23__3_n_0,i__carry_i_24__3_n_0,i__carry_i_25__3_n_0,i__carry_i_26__3_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__2_n_0,i__carry_i_18__2_n_1,i__carry_i_18__2_n_2,i__carry_i_18__2_n_3,i__carry_i_18__2_n_4,i__carry_i_18__2_n_5,i__carry_i_18__2_n_6,i__carry_i_18__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__2_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__3_n_0,i__carry_i_28__3_n_0,i__carry_i_29__3_n_0,i__carry_i_30__3_n_0,i__carry_i_31__3_n_0,i__carry_i_32__3_n_0,i__carry_i_33__3_n_0,i__carry_i_34__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__3_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_rx_69
   (AS,
    i_in_out_reg,
    \gen_cal_rx_en.cal_fail_store__0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd_reg_0 ,
    \gen_cal_rx_en.status_store_reg_0 ,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.rxprogdivreset_int ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.gtrxreset_int ,
    \gen_cal_rx_en.rxcdrhold_int ,
    Q,
    \DRPDI_reg[15] ,
    \DRPADDR_reg[2] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[8] ,
    \gen_cal_rx_en.wait_ctr_reg[13]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[3]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[6]_0 ,
    \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    i_in_out_reg_0,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.daddr_reg[8]_0 ,
    \gen_cal_rx_en.di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    GTHE4_CHANNEL_RXOUTCLK,
    gtwiz_userclk_rx_reset_in,
    drpclk_in,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    SS,
    \gen_cal_rx_en.mask_user_in_reg_0 ,
    \gen_cal_rx_en.cpllpd_int_reg_0 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.wr_reg_0 ,
    \gen_cal_rx_en.rd_reg_1 ,
    \gen_cal_rx_en.status_store_reg_1 ,
    \gen_cal_rx_en.rxprogdivreset_int_reg_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.den_reg_0 ,
    \gen_cal_rx_en.dwe_reg_0 ,
    \gen_cal_rx_en.gtrxreset_int_reg_0 ,
    \gen_cal_rx_en.rxcdrhold_int_reg_0 ,
    drpdi_in,
    \data_i_reg[15] ,
    drpaddr_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    cal_on_rx_drdy,
    \data_i_reg[15]_0 ,
    drpwe_in,
    \gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1,
    lopt_2);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output \gen_cal_rx_en.cal_fail_store__0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd_reg_0 ;
  output \gen_cal_rx_en.status_store_reg_0 ;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.rxprogdivreset_int ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.gtrxreset_int ;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output [19:0]Q;
  output \DRPDI_reg[15] ;
  output \DRPADDR_reg[2] ;
  output \DRPADDR_reg[6] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[8] ;
  output \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  output [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  output \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  output \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  output \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output i_in_out_reg_0;
  output [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  output [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLK;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.cal_fail_store_reg_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  input [0:0]SS;
  input \gen_cal_rx_en.mask_user_in_reg_0 ;
  input \gen_cal_rx_en.cpllpd_int_reg_0 ;
  input \gen_cal_rx_en.cpllreset_int_reg_0 ;
  input \gen_cal_rx_en.wr_reg_0 ;
  input \gen_cal_rx_en.rd_reg_1 ;
  input \gen_cal_rx_en.status_store_reg_1 ;
  input \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.den_reg_0 ;
  input \gen_cal_rx_en.dwe_reg_0 ;
  input \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  input \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  input [0:0]drpdi_in;
  input \data_i_reg[15] ;
  input [5:0]drpaddr_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input cal_on_rx_drdy;
  input \data_i_reg[15]_0 ;
  input [0:0]drpwe_in;
  input [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [0:0]AS;
  wire \DRPADDR_reg[2] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [0:0]GTHE4_CHANNEL_RXOUTCLK;
  wire [1:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [19:0]Q;
  wire [0:0]SS;
  wire \addr_i[1]_i_4_n_0 ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire \data_i_reg[15]_0 ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ;
  wire \gen_cal_rx_en.cal_fail_store__0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_4_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_8_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllpd_int_reg_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8]_0 ;
  wire \gen_cal_rx_en.den_reg_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [15:0]\gen_cal_rx_en.di_reg[15]_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_1_n_0 ;
  wire [4:0]\gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.dwe_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_reg_0 ;
  wire \gen_cal_rx_en.mask_user_in_reg_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ;
  wire [15:0]\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.rd_reg_0 ;
  wire \gen_cal_rx_en.rd_reg_1 ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[3]_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxcdrhold_int_reg_0 ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_0 ;
  wire \gen_cal_rx_en.status_store_reg_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_4 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_14_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_15_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_16_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_17_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_18_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_19_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[13]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg[6]_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_cal_rx_en.wr_reg_0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__0_n_7;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry_i_17__0_n_0;
  wire i__carry_i_17__0_n_1;
  wire i__carry_i_17__0_n_2;
  wire i__carry_i_17__0_n_3;
  wire i__carry_i_17__0_n_4;
  wire i__carry_i_17__0_n_5;
  wire i__carry_i_17__0_n_6;
  wire i__carry_i_17__0_n_7;
  wire i__carry_i_18__0_n_0;
  wire i__carry_i_18__0_n_1;
  wire i__carry_i_18__0_n_2;
  wire i__carry_i_18__0_n_3;
  wire i__carry_i_18__0_n_4;
  wire i__carry_i_18__0_n_5;
  wire i__carry_i_18__0_n_6;
  wire i__carry_i_18__0_n_7;
  wire i__carry_i_19__1_n_0;
  wire i__carry_i_20__1_n_0;
  wire i__carry_i_21__1_n_0;
  wire i__carry_i_22__1_n_0;
  wire i__carry_i_23__1_n_0;
  wire i__carry_i_24__1_n_0;
  wire i__carry_i_25__1_n_0;
  wire i__carry_i_26__1_n_0;
  wire i__carry_i_27__1_n_0;
  wire i__carry_i_28__1_n_0;
  wire i__carry_i_29__1_n_0;
  wire i__carry_i_30__1_n_0;
  wire i__carry_i_31__1_n_0;
  wire i__carry_i_32__1_n_0;
  wire i__carry_i_33__1_n_0;
  wire i__carry_i_34__1_n_0;
  wire [1:0]i_in_out_reg;
  wire i_in_out_reg_0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire out;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_15_in;
  wire p_25_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__0_O_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \addr_i[1]_i_2 
       (.I0(\data_i_reg[15]_0 ),
        .I1(\addr_i[1]_i_4_n_0 ),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\DRPADDR_reg[2] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \addr_i[1]_i_4 
       (.I0(drpwe_in),
        .I1(Q[0]),
        .I2(drpaddr_in[1]),
        .I3(Q[19]),
        .O(\addr_i[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpaddr_in[3]),
        .I2(\data_i_reg[15] ),
        .O(\DRPADDR_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1 
       (.I0(drpaddr_in[5]),
        .I1(\DRPADDR_reg[2] ),
        .O(\DRPADDR_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1 
       (.I0(\DRPADDR_reg[2] ),
        .I1(drpdi_in),
        .I2(\data_i_reg[15] ),
        .O(\DRPDI_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_81 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .Q({Q[13],p_8_in,p_9_in,Q[7:6],Q[0]}),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\freq_cnt_o_reg[15]_1 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\freq_cnt_o_reg[17]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\freq_cnt_o_reg[17]_2 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\freq_cnt_o_reg[17]_3 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cal_fail_store_reg (cal_on_rx_debug_out),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 (\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .\gen_cal_rx_en.repeat_ctr_reg[3] (\gen_cal_rx_en.repeat_ctr_reg[3]_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_0 (\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ),
        .\gen_cal_rx_en.repeat_ctr_reg[3]_1 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .rst_in_out_reg(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_82 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[18],Q[0]}),
        .SS(SS),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (i_in_out_reg[0]),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_1 ),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_83 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 }),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_11_in,p_12_in,p_13_in,Q[11]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_84 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ,\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 }),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({Q[19:18],\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,Q[17],p_9_in,Q[12]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store__0 (\gen_cal_rx_en.cal_fail_store__0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[18] (\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[25] (\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync (\gen_cal_rx_en.gthe4_rxprgdivresetdone_sync ),
        .i_in_out_reg_0(i_in_out_reg_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(GTHE4_CHANNEL_RXOUTCLK),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cal_fail_store_i_4 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cal_fail_store_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .Q(\gen_cal_rx_en.cal_fail_store__0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_4 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_4 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I3(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I2(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[10]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I3(p_15_in),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I3(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_8_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_7 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_8 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1 
       (.I0(Q[13]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[14]),
        .O(\gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1 
       (.I0(Q[14]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[15]),
        .O(\gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1 
       (.I0(Q[16]),
        .I1(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h7777777F)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1 
       (.I0(\gen_cal_rx_en.status_store_reg_0 ),
        .I1(p_25_in),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1 
       (.I0(Q[2]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hEAEAFFC0)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1 
       (.I0(Q[3]),
        .I1(\gen_cal_rx_en.status_store_reg_0 ),
        .I2(p_25_in),
        .I3(Q[4]),
        .I4(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[6]_0 ),
        .I1(Q[7]),
        .I2(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[10]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[11]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[12]_i_1_n_0 ),
        .Q(p_15_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[13]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_3 ),
        .Q(p_13_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_2 ),
        .Q(p_12_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_1 ),
        .Q(p_11_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst_n_0 ),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_4 ),
        .Q(p_9_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_2 ),
        .Q(p_8_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_1 ),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[21]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[22]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[23]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[24]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_3 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_2 ),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_1 ),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ),
        .Q(p_25_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[6]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_3 ),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[9]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllpd_int_reg_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[13]),
        .I2(Q[3]),
        .I3(Q[15]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \gen_cal_rx_en.daddr[8]_i_1 
       (.I0(Q[4]),
        .I1(Q[14]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.daddr [7]),
        .O(\gen_cal_rx_en.daddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[13]),
        .I3(Q[3]),
        .I4(Q[15]),
        .O(\gen_cal_rx_en.daddr[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2_n_0 ),
        .Q(\gen_cal_rx_en.daddr_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.den_reg_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000003332)) 
    \gen_cal_rx_en.di_msk[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[15]),
        .I3(Q[4]),
        .I4(Q[14]),
        .I5(SS),
        .O(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2 
       (.I0(SS),
        .I1(Q[14]),
        .I2(Q[4]),
        .I3(Q[15]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[13]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[14]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.di_msk[15]_i_1 
       (.I0(Q[4]),
        .I1(SS),
        .O(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[15]_i_2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[1]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[5]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \gen_cal_rx_en.di_msk[6]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[14]),
        .I2(Q[3]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDSE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .S(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_reg[15]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAABA)) 
    \gen_cal_rx_en.drp_state[0]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1 
       (.I0(\gen_cal_rx_en.rd_reg_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[2]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.drp_state[3]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .O(\gen_cal_rx_en.drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \gen_cal_rx_en.drp_state[4]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.rd_reg_0 ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.drp_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.drp_state[5]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \gen_cal_rx_en.drp_state[6]_i_1 
       (.I0(cal_on_rx_drdy),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .I2(\gen_cal_rx_en.rd_reg_0 ),
        .I3(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[0]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[3]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[4]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.dwe_reg_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_4 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I5(\gen_cal_rx_en.freq_counter_rst_i_5_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h01005555FFFFFFFF)) 
    \gen_cal_rx_en.freq_counter_rst_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_15_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_18_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_7_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .Q(AS),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.mask_user_in_reg_0 ),
        .Q(i_in_out_reg[0]),
        .R(SS));
  LUT4 #(
    .INIT(16'h4440)) 
    \gen_cal_rx_en.progdiv_cfg_store[14]_i_1 
       (.I0(SS),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I2(Q[2]),
        .I3(Q[13]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  LUT6 #(
    .INIT(64'hFFEFFFFF30203000)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [15]),
        .I1(SS),
        .I2(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .I3(Q[2]),
        .I4(Q[13]),
        .I5(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rd_reg_1 ),
        .Q(\gen_cal_rx_en.rd_reg_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[3]),
        .I2(cal_on_rx_debug_out[2]),
        .I3(cal_on_rx_debug_out[0]),
        .I4(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3 
       (.I0(cal_on_rx_debug_out[3]),
        .I1(cal_on_rx_debug_out[2]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[1]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxcdrhold_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_reg_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.status_store_reg_1 ),
        .Q(\gen_cal_rx_en.status_store_reg_0 ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\gen_cal_rx_en.wait_ctr0_carry_n_4 ,\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_4 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h00000000FFFAFFF8)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0005000700000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[13]_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_10 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_11 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_16_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_17_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \gen_cal_rx_en.wait_ctr[24]_i_12 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_18_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.wait_ctr[24]_i_13 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_14 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_19_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_15 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_16 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_17 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.wait_ctr[24]_i_18 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_19 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2 
       (.I0(SS),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000000D)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h10FF10FF10FF1010)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_11_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_12_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I4(Q[9]),
        .I5(p_15_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5 
       (.I0(Q[12]),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_13_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_14_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_10_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6 
       (.I0(Q[7]),
        .I1(Q[11]),
        .I2(Q[17]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7 
       (.I0(Q[10]),
        .I1(Q[12]),
        .I2(Q[8]),
        .I3(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8 
       (.I0(Q[4]),
        .I1(\gen_cal_rx_en.drp_state_reg[6]_0 [4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \gen_cal_rx_en.wait_ctr[24]_i_9 
       (.I0(\gen_cal_rx_en.cpll_cal_state[13]_i_7_n_0 ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_15_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_9_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.wr_reg_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(i_in_out_reg[0]),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int ),
        .I1(i_in_out_reg[0]),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(i_in_out_reg[0]),
        .I1(\gen_cal_rx_en.rxoutclksel_int ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(i_in_out_reg[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__0
       (.CI(i__carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__0_CO_UNCONNECTED[7:1],i__carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__0_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__1_n_0,i__carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__0
       (.CI(i__carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__0_n_0,i__carry_i_17__0_n_1,i__carry_i_17__0_n_2,i__carry_i_17__0_n_3,i__carry_i_17__0_n_4,i__carry_i_17__0_n_5,i__carry_i_17__0_n_6,i__carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__1_n_0,i__carry_i_20__1_n_0,i__carry_i_21__1_n_0,i__carry_i_22__1_n_0,i__carry_i_23__1_n_0,i__carry_i_24__1_n_0,i__carry_i_25__1_n_0,i__carry_i_26__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__0_n_0,i__carry_i_18__0_n_1,i__carry_i_18__0_n_2,i__carry_i_18__0_n_3,i__carry_i_18__0_n_4,i__carry_i_18__0_n_5,i__carry_i_18__0_n_6,i__carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__0_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__1_n_0,i__carry_i_28__1_n_0,i__carry_i_29__1_n_0,i__carry_i_30__1_n_0,i__carry_i_31__1_n_0,i__carry_i_32__1_n_0,i__carry_i_33__1_n_0,i__carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx
   (AS,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    status_store_reg_0,
    cal_fail_store__0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \wait_ctr_reg[15]_0 ,
    \repeat_ctr_reg[3]_0 ,
    \wait_ctr_reg[16]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    status_store_reg_1,
    cal_fail_store_reg_0,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    cpllpd_int_reg_0,
    wr_reg_0,
    rd_reg_1,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1,
    lopt_2);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output status_store_reg_0;
  output cal_fail_store__0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [13:0]Q;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \wait_ctr_reg[15]_0 ;
  output \repeat_ctr_reg[3]_0 ;
  output \wait_ctr_reg[16]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_TXOUTCLK;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input status_store_reg_1;
  input cal_fail_store_reg_0;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input cpllpd_int_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__1_n_0 ;
  wire \addr_i[7]_i_2__1_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4__1_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__1_n_7;
  wire cpll_cal_state2_carry__0_i_4__1_n_0;
  wire cpll_cal_state2_carry__0_i_5__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_1;
  wire cpll_cal_state2_carry_i_17__1_n_2;
  wire cpll_cal_state2_carry_i_17__1_n_3;
  wire cpll_cal_state2_carry_i_17__1_n_4;
  wire cpll_cal_state2_carry_i_17__1_n_5;
  wire cpll_cal_state2_carry_i_17__1_n_6;
  wire cpll_cal_state2_carry_i_17__1_n_7;
  wire cpll_cal_state2_carry_i_18__1_n_0;
  wire cpll_cal_state2_carry_i_18__1_n_1;
  wire cpll_cal_state2_carry_i_18__1_n_2;
  wire cpll_cal_state2_carry_i_18__1_n_3;
  wire cpll_cal_state2_carry_i_18__1_n_4;
  wire cpll_cal_state2_carry_i_18__1_n_5;
  wire cpll_cal_state2_carry_i_18__1_n_6;
  wire cpll_cal_state2_carry_i_18__1_n_7;
  wire cpll_cal_state2_carry_i_19__1_n_0;
  wire cpll_cal_state2_carry_i_20__1_n_0;
  wire cpll_cal_state2_carry_i_21__1_n_0;
  wire cpll_cal_state2_carry_i_22__1_n_0;
  wire cpll_cal_state2_carry_i_23__1_n_0;
  wire cpll_cal_state2_carry_i_24__1_n_0;
  wire cpll_cal_state2_carry_i_25__1_n_0;
  wire cpll_cal_state2_carry_i_26__1_n_0;
  wire cpll_cal_state2_carry_i_27__1_n_0;
  wire cpll_cal_state2_carry_i_28__1_n_0;
  wire cpll_cal_state2_carry_i_29__1_n_0;
  wire cpll_cal_state2_carry_i_30__1_n_0;
  wire cpll_cal_state2_carry_i_31__1_n_0;
  wire cpll_cal_state2_carry_i_32__1_n_0;
  wire cpll_cal_state2_carry_i_33__1_n_0;
  wire cpll_cal_state2_carry_i_34__1_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[18]_i_2__1_n_0 ;
  wire \cpll_cal_state[18]_i_3__1_n_0 ;
  wire \cpll_cal_state[18]_i_4__1_n_0 ;
  wire \cpll_cal_state[18]_i_5__1_n_0 ;
  wire \cpll_cal_state[29]_i_3__1_n_0 ;
  wire \cpll_cal_state[29]_i_4__1_n_0 ;
  wire \cpll_cal_state[29]_i_5__1_n_0 ;
  wire \cpll_cal_state[29]_i_6__1_n_0 ;
  wire \cpll_cal_state[29]_i_7__1_n_0 ;
  wire \cpll_cal_state[29]_i_8__1_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1__1_n_0;
  wire [5:1]daddr0_in;
  wire \daddr[2]_i_1__4_n_0 ;
  wire \daddr[5]_i_2__1_n_0 ;
  wire \daddr[6]_i_1__4_n_0 ;
  wire \daddr[6]_i_2__1_n_0 ;
  wire \daddr[7]_i_1__3_n_0 ;
  wire \daddr[7]_i_2__1_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1__1_n_0 ;
  wire \di_msk[10]_i_1__1_n_0 ;
  wire \di_msk[11]_i_1__1_n_0 ;
  wire \di_msk[12]_i_1__1_n_0 ;
  wire \di_msk[12]_i_2__1_n_0 ;
  wire \di_msk[12]_i_3__1_n_0 ;
  wire \di_msk[13]_i_1__1_n_0 ;
  wire \di_msk[13]_i_2__1_n_0 ;
  wire \di_msk[14]_i_1__1_n_0 ;
  wire \di_msk[14]_i_2__1_n_0 ;
  wire \di_msk[15]_i_1__1_n_0 ;
  wire \di_msk[15]_i_2__1_n_0 ;
  wire \di_msk[15]_i_4__1_n_0 ;
  wire \di_msk[1]_i_1__1_n_0 ;
  wire \di_msk[1]_i_2__1_n_0 ;
  wire \di_msk[2]_i_1__1_n_0 ;
  wire \di_msk[3]_i_1__1_n_0 ;
  wire \di_msk[4]_i_1__1_n_0 ;
  wire \di_msk[5]_i_1__1_n_0 ;
  wire \di_msk[5]_i_2__1_n_0 ;
  wire \di_msk[6]_i_1__1_n_0 ;
  wire \di_msk[6]_i_2__1_n_0 ;
  wire \di_msk[7]_i_1__1_n_0 ;
  wire \di_msk[8]_i_1__1_n_0 ;
  wire \di_msk[9]_i_1__1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__4_n_0 ;
  wire \drp_state[1]_i_1__3_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire \drp_state[3]_i_1__1_n_0 ;
  wire \drp_state[4]_i_1__3_n_0 ;
  wire \drp_state[5]_i_1__3_n_0 ;
  wire \drp_state[6]_i_1__4_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__3_n_7;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry_i_17__3_n_0;
  wire i__carry_i_17__3_n_1;
  wire i__carry_i_17__3_n_2;
  wire i__carry_i_17__3_n_3;
  wire i__carry_i_17__3_n_4;
  wire i__carry_i_17__3_n_5;
  wire i__carry_i_17__3_n_6;
  wire i__carry_i_17__3_n_7;
  wire i__carry_i_18__3_n_0;
  wire i__carry_i_18__3_n_1;
  wire i__carry_i_18__3_n_2;
  wire i__carry_i_18__3_n_3;
  wire i__carry_i_18__3_n_4;
  wire i__carry_i_18__3_n_5;
  wire i__carry_i_18__3_n_6;
  wire i__carry_i_18__3_n_7;
  wire i__carry_i_19__4_n_0;
  wire i__carry_i_20__4_n_0;
  wire i__carry_i_21__4_n_0;
  wire i__carry_i_22__4_n_0;
  wire i__carry_i_23__4_n_0;
  wire i__carry_i_24__4_n_0;
  wire i__carry_i_25__4_n_0;
  wire i__carry_i_26__4_n_0;
  wire i__carry_i_27__4_n_0;
  wire i__carry_i_28__4_n_0;
  wire i__carry_i_29__4_n_0;
  wire i__carry_i_30__4_n_0;
  wire i__carry_i_31__4_n_0;
  wire i__carry_i_32__4_n_0;
  wire i__carry_i_33__4_n_0;
  wire i__carry_i_34__4_n_0;
  wire [1:0]i_in_out_reg;
  wire in0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1__1_n_0 ;
  wire \repeat_ctr[1]_i_1__1_n_0 ;
  wire \repeat_ctr[2]_i_1__1_n_0 ;
  wire \repeat_ctr[3]_i_2__1_n_0 ;
  wire \repeat_ctr[3]_i_3__1_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire txoutclkmon;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__1_n_0 ;
  wire \wait_ctr[10]_i_1__1_n_0 ;
  wire \wait_ctr[11]_i_1__1_n_0 ;
  wire \wait_ctr[12]_i_1__1_n_0 ;
  wire \wait_ctr[13]_i_1__1_n_0 ;
  wire \wait_ctr[14]_i_1__1_n_0 ;
  wire \wait_ctr[15]_i_1__1_n_0 ;
  wire \wait_ctr[16]_i_1__1_n_0 ;
  wire \wait_ctr[17]_i_1__1_n_0 ;
  wire \wait_ctr[18]_i_1__1_n_0 ;
  wire \wait_ctr[19]_i_1__1_n_0 ;
  wire \wait_ctr[1]_i_1__1_n_0 ;
  wire \wait_ctr[20]_i_1__1_n_0 ;
  wire \wait_ctr[21]_i_1__1_n_0 ;
  wire \wait_ctr[22]_i_1__1_n_0 ;
  wire \wait_ctr[23]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_2__1_n_0 ;
  wire \wait_ctr[24]_i_3__1_n_0 ;
  wire \wait_ctr[24]_i_4__1_n_0 ;
  wire \wait_ctr[24]_i_5__1_n_0 ;
  wire \wait_ctr[24]_i_7__1_n_0 ;
  wire \wait_ctr[24]_i_8__1_n_0 ;
  wire \wait_ctr[24]_i_9__1_n_0 ;
  wire \wait_ctr[2]_i_1__1_n_0 ;
  wire \wait_ctr[3]_i_1__1_n_0 ;
  wire \wait_ctr[4]_i_1__1_n_0 ;
  wire \wait_ctr[5]_i_1__1_n_0 ;
  wire \wait_ctr[6]_i_1__1_n_0 ;
  wire \wait_ctr[7]_i_1__1_n_0 ;
  wire \wait_ctr[8]_i_1__1_n_0 ;
  wire \wait_ctr[9]_i_1__1_n_0 ;
  wire \wait_ctr_reg[15]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1__1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__3_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,Q[6:5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4__1_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[16]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3__1_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__1 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3__1 
       (.I0(\addr_i[2]_i_4__1_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4__1 
       (.I0(Q[13]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__1 
       (.I0(\addr_i[7]_i_2__1_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2__1 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__1_n_0 ),
        .O(\addr_i[7]_i_2__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_36 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_37 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_38 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_39 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_40 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[13:12],\cpll_cal_state_reg_n_0_[29] ,Q[11],p_11_in,p_12_in,Q[9:8]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[15] (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[16]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[18]_i_2__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_41 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(GTHE4_CHANNEL_TXOUTCLK),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4__1
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3__1
       (.CI(cpll_cal_state2_carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__1_n_0,cpll_cal_state2_carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17__1
       (.CI(cpll_cal_state2_carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__1_n_0,cpll_cal_state2_carry_i_17__1_n_1,cpll_cal_state2_carry_i_17__1_n_2,cpll_cal_state2_carry_i_17__1_n_3,cpll_cal_state2_carry_i_17__1_n_4,cpll_cal_state2_carry_i_17__1_n_5,cpll_cal_state2_carry_i_17__1_n_6,cpll_cal_state2_carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__1_n_0,cpll_cal_state2_carry_i_20__1_n_0,cpll_cal_state2_carry_i_21__1_n_0,cpll_cal_state2_carry_i_22__1_n_0,cpll_cal_state2_carry_i_23__1_n_0,cpll_cal_state2_carry_i_24__1_n_0,cpll_cal_state2_carry_i_25__1_n_0,cpll_cal_state2_carry_i_26__1_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__1_n_0,cpll_cal_state2_carry_i_18__1_n_1,cpll_cal_state2_carry_i_18__1_n_2,cpll_cal_state2_carry_i_18__1_n_3,cpll_cal_state2_carry_i_18__1_n_4,cpll_cal_state2_carry_i_18__1_n_5,cpll_cal_state2_carry_i_18__1_n_6,cpll_cal_state2_carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__1_n_0,cpll_cal_state2_carry_i_28__1_n_0,cpll_cal_state2_carry_i_29__1_n_0,cpll_cal_state2_carry_i_30__1_n_0,cpll_cal_state2_carry_i_31__1_n_0,cpll_cal_state2_carry_i_32__1_n_0,cpll_cal_state2_carry_i_33__1_n_0,cpll_cal_state2_carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[14]_i_1__1 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[6]),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[15]_i_1__1 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(Q[7]),
        .I2(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I3(Q[8]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[16]_i_1__1 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .O(cpll_cal_state7_out[16]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[17]_i_1__1 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(p_15_in),
        .I2(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1__1 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[9]),
        .I2(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    \cpll_cal_state[18]_i_2__1 
       (.I0(\cpll_cal_state[29]_i_5__1_n_0 ),
        .I1(\cpll_cal_state[29]_i_4__1_n_0 ),
        .I2(\cpll_cal_state[18]_i_3__1_n_0 ),
        .I3(\cpll_cal_state[18]_i_4__1_n_0 ),
        .I4(\cpll_cal_state[29]_i_6__1_n_0 ),
        .I5(\cpll_cal_state[18]_i_5__1_n_0 ),
        .O(\cpll_cal_state[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_3__1 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[18]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \cpll_cal_state[18]_i_4__1 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .O(\cpll_cal_state[18]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[18]_i_5__1 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[18]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1__1 
       (.I0(Q[10]),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[11]),
        .O(cpll_cal_state7_out[28]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[29]_i_2__1 
       (.I0(\cpll_cal_state[29]_i_3__1_n_0 ),
        .I1(\cpll_cal_state[29]_i_4__1_n_0 ),
        .I2(\cpll_cal_state[29]_i_5__1_n_0 ),
        .I3(\cpll_cal_state[29]_i_6__1_n_0 ),
        .I4(\cpll_cal_state[29]_i_7__1_n_0 ),
        .I5(\cpll_cal_state[29]_i_8__1_n_0 ),
        .O(\wait_ctr_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[29]_i_3__1 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[29]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_4__1 
       (.I0(\wait_ctr_reg_n_0_[17] ),
        .I1(\wait_ctr_reg_n_0_[19] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[24] ),
        .O(\cpll_cal_state[29]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_5__1 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[18] ),
        .I3(\wait_ctr_reg_n_0_[20] ),
        .O(\cpll_cal_state[29]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_6__1 
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .O(\cpll_cal_state[29]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[29]_i_7__1 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[29]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \cpll_cal_state[29]_i_8__1 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\cpll_cal_state[29]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1__1 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \cpll_cal_state[5]_i_1__1 
       (.I0(Q[2]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_0_in7_in),
        .I3(status_store_reg_0),
        .I4(p_29_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1__1 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[13]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_reg_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFAFF2A22)) 
    cpllreset_int_i_1__1
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1__3 
       (.I0(\daddr[5]_i_2__1_n_0 ),
        .I1(daddr0_in[3]),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_1_in2_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__4 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(\daddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__3 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h2222222A)) 
    \daddr[4]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__1_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h000000005557FFFF)) 
    \daddr[5]_i_1__3 
       (.I0(\daddr[6]_i_2__1_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2__1_n_0 ),
        .I5(Q[0]),
        .O(daddr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2__1 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__4 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__1_n_0 ),
        .O(\daddr[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1__3 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(Q[3]),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[2]_i_1__4_n_0 ),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[5]),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[6]_i_1__4_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[7]_i_2__1_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\progclk_sel_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_2__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2__1_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2__1_n_0 ),
        .O(\di_msk[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2__1_n_0 ),
        .O(\di_msk[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3__1 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2__1_n_0 ),
        .I5(\di_msk[15]_i_4__1_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2__1_n_0 ),
        .O(\di_msk[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[2]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[2] ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[12]_i_2__1_n_0 ),
        .O(\di_msk[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[3]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[3] ),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[4] ),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2__1_n_0 ),
        .O(\di_msk[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2__1_n_0 ),
        .O(\di_msk[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[7]_i_1__1 
       (.I0(\di_msk[12]_i_3__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[7] ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[12]_i_2__1_n_0 ),
        .O(\di_msk[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1__1 
       (.I0(\di_msk[12]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[9] ),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_3__1_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1__1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[0]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[10]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[11]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[12]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[13]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[14]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[15]_i_2__1_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[1]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[2]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[3]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[4]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[5]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[6]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[7]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[8]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(\di_msk[9]_i_1__1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__4 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__3 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__3 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__3 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__3 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__4 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__4_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__4_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1__1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1__3_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__4_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__3
       (.CI(i__carry_i_17__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__3_CO_UNCONNECTED[7:1],i__carry__0_i_3__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__4_n_0,i__carry__0_i_5__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__3
       (.CI(i__carry_i_18__3_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__3_n_0,i__carry_i_17__3_n_1,i__carry_i_17__3_n_2,i__carry_i_17__3_n_3,i__carry_i_17__3_n_4,i__carry_i_17__3_n_5,i__carry_i_17__3_n_6,i__carry_i_17__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__4_n_0,i__carry_i_20__4_n_0,i__carry_i_21__4_n_0,i__carry_i_22__4_n_0,i__carry_i_23__4_n_0,i__carry_i_24__4_n_0,i__carry_i_25__4_n_0,i__carry_i_26__4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__3_n_0,i__carry_i_18__3_n_1,i__carry_i_18__3_n_2,i__carry_i_18__3_n_3,i__carry_i_18__3_n_4,i__carry_i_18__3_n_5,i__carry_i_18__3_n_6,i__carry_i_18__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__4_n_0,i__carry_i_28__4_n_0,i__carry_i_29__4_n_0,i__carry_i_30__4_n_0,i__carry_i_31__4_n_0,i__carry_i_32__4_n_0,i__carry_i_33__4_n_0,i__carry_i_34__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1__1 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2__1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3__1 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__1_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2__1_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h0000CCC00000EEEA)) 
    \wait_ctr[0]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\wait_ctr_reg_n_0_[0] ),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[10]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_14),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[11]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_13),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[12]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_12),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[13]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_11),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[14]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_10),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[15]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_9),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[16]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_8),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[16]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[17]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_15),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[17]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[18]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_14),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[18]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[19]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_13),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[19]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[1]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_15),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[20]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_12),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[20]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[21]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_11),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[21]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[22]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_10),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[22]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[23]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_9),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_3__1_n_0 ),
        .I2(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[24]_i_2__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_8),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_3__1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(p_15_in),
        .I4(Q[7]),
        .O(\wait_ctr[24]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_4__1 
       (.I0(p_14_in),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[9]),
        .I4(Q[6]),
        .O(\wait_ctr[24]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wait_ctr[24]_i_5__1 
       (.I0(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[8]),
        .I3(p_14_in),
        .O(\wait_ctr[24]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \wait_ctr[24]_i_6__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(\wait_ctr[24]_i_8__1_n_0 ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[16] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .O(\wait_ctr_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h555555555555777F)) 
    \wait_ctr[24]_i_7__1 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\cpll_cal_state[18]_i_5__1_n_0 ),
        .I2(\wait_ctr[24]_i_9__1_n_0 ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[24]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_8__1 
       (.I0(\wait_ctr_reg_n_0_[24] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[19] ),
        .I3(\wait_ctr_reg_n_0_[17] ),
        .I4(\cpll_cal_state[29]_i_5__1_n_0 ),
        .O(\wait_ctr[24]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_9__1 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\wait_ctr[24]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[2]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_14),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[3]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_13),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[4]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_12),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[5]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_11),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[6]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_10),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[7]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_9),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[8]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_8),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[9]_i_1__1 
       (.I0(\wait_ctr[24]_i_5__1_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_15),
        .I5(\wait_ctr[24]_i_4__1_n_0 ),
        .O(\wait_ctr[9]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[0]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[10]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[11]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[12]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[13]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[14]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[15]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[16]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[17]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[18]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[19]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[1]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[20]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[21]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[22]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[23]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[24]_i_2__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[2]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[3]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[4]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[5]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[6]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[7]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[8]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__1_n_0 ),
        .D(\wait_ctr[9]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1__1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_51
   (AS,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    status_store_reg_0,
    cal_fail_store__0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \wait_ctr_reg[15]_0 ,
    \repeat_ctr_reg[3]_0 ,
    \wait_ctr_reg[16]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    GTHE4_CHANNEL_TXOUTCLK,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    status_store_reg_1,
    cal_fail_store_reg_0,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    cpllpd_int_reg_0,
    wr_reg_0,
    rd_reg_1,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1,
    lopt_2);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output status_store_reg_0;
  output cal_fail_store__0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [13:0]Q;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \wait_ctr_reg[15]_0 ;
  output \repeat_ctr_reg[3]_0 ;
  output \wait_ctr_reg[16]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]GTHE4_CHANNEL_TXOUTCLK;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input status_store_reg_1;
  input cal_fail_store_reg_0;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input cpllpd_int_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  output lopt;
  input lopt_1;
  input lopt_2;

  wire \<const1> ;
  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXOUTCLK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__0_n_0 ;
  wire \addr_i[7]_i_2__0_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4__0_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__0_n_7;
  wire cpll_cal_state2_carry__0_i_4__0_n_0;
  wire cpll_cal_state2_carry__0_i_5__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_1;
  wire cpll_cal_state2_carry_i_17__0_n_2;
  wire cpll_cal_state2_carry_i_17__0_n_3;
  wire cpll_cal_state2_carry_i_17__0_n_4;
  wire cpll_cal_state2_carry_i_17__0_n_5;
  wire cpll_cal_state2_carry_i_17__0_n_6;
  wire cpll_cal_state2_carry_i_17__0_n_7;
  wire cpll_cal_state2_carry_i_18__0_n_0;
  wire cpll_cal_state2_carry_i_18__0_n_1;
  wire cpll_cal_state2_carry_i_18__0_n_2;
  wire cpll_cal_state2_carry_i_18__0_n_3;
  wire cpll_cal_state2_carry_i_18__0_n_4;
  wire cpll_cal_state2_carry_i_18__0_n_5;
  wire cpll_cal_state2_carry_i_18__0_n_6;
  wire cpll_cal_state2_carry_i_18__0_n_7;
  wire cpll_cal_state2_carry_i_19__0_n_0;
  wire cpll_cal_state2_carry_i_20__0_n_0;
  wire cpll_cal_state2_carry_i_21__0_n_0;
  wire cpll_cal_state2_carry_i_22__0_n_0;
  wire cpll_cal_state2_carry_i_23__0_n_0;
  wire cpll_cal_state2_carry_i_24__0_n_0;
  wire cpll_cal_state2_carry_i_25__0_n_0;
  wire cpll_cal_state2_carry_i_26__0_n_0;
  wire cpll_cal_state2_carry_i_27__0_n_0;
  wire cpll_cal_state2_carry_i_28__0_n_0;
  wire cpll_cal_state2_carry_i_29__0_n_0;
  wire cpll_cal_state2_carry_i_30__0_n_0;
  wire cpll_cal_state2_carry_i_31__0_n_0;
  wire cpll_cal_state2_carry_i_32__0_n_0;
  wire cpll_cal_state2_carry_i_33__0_n_0;
  wire cpll_cal_state2_carry_i_34__0_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[18]_i_2__0_n_0 ;
  wire \cpll_cal_state[18]_i_3__0_n_0 ;
  wire \cpll_cal_state[18]_i_4__0_n_0 ;
  wire \cpll_cal_state[18]_i_5__0_n_0 ;
  wire \cpll_cal_state[29]_i_3__0_n_0 ;
  wire \cpll_cal_state[29]_i_4__0_n_0 ;
  wire \cpll_cal_state[29]_i_5__0_n_0 ;
  wire \cpll_cal_state[29]_i_6__0_n_0 ;
  wire \cpll_cal_state[29]_i_7__0_n_0 ;
  wire \cpll_cal_state[29]_i_8__0_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1__0_n_0;
  wire [5:1]daddr0_in;
  wire \daddr[2]_i_1__3_n_0 ;
  wire \daddr[5]_i_2__0_n_0 ;
  wire \daddr[6]_i_1__3_n_0 ;
  wire \daddr[6]_i_2__0_n_0 ;
  wire \daddr[7]_i_1__1_n_0 ;
  wire \daddr[7]_i_2__0_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1__0_n_0 ;
  wire \di_msk[10]_i_1__0_n_0 ;
  wire \di_msk[11]_i_1__0_n_0 ;
  wire \di_msk[12]_i_1__0_n_0 ;
  wire \di_msk[12]_i_2__0_n_0 ;
  wire \di_msk[12]_i_3__0_n_0 ;
  wire \di_msk[13]_i_1__0_n_0 ;
  wire \di_msk[13]_i_2__0_n_0 ;
  wire \di_msk[14]_i_1__0_n_0 ;
  wire \di_msk[14]_i_2__0_n_0 ;
  wire \di_msk[15]_i_1__0_n_0 ;
  wire \di_msk[15]_i_2__0_n_0 ;
  wire \di_msk[15]_i_4__0_n_0 ;
  wire \di_msk[1]_i_1__0_n_0 ;
  wire \di_msk[1]_i_2__0_n_0 ;
  wire \di_msk[2]_i_1__0_n_0 ;
  wire \di_msk[3]_i_1__0_n_0 ;
  wire \di_msk[4]_i_1__0_n_0 ;
  wire \di_msk[5]_i_1__0_n_0 ;
  wire \di_msk[5]_i_2__0_n_0 ;
  wire \di_msk[6]_i_1__0_n_0 ;
  wire \di_msk[6]_i_2__0_n_0 ;
  wire \di_msk[7]_i_1__0_n_0 ;
  wire \di_msk[8]_i_1__0_n_0 ;
  wire \di_msk[9]_i_1__0_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__2_n_0 ;
  wire \drp_state[1]_i_1__1_n_0 ;
  wire \drp_state[2]_i_1__1_n_0 ;
  wire \drp_state[3]_i_1__0_n_0 ;
  wire \drp_state[4]_i_1__1_n_0 ;
  wire \drp_state[5]_i_1__1_n_0 ;
  wire \drp_state[6]_i_1__2_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__1_n_7;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry_i_17__1_n_0;
  wire i__carry_i_17__1_n_1;
  wire i__carry_i_17__1_n_2;
  wire i__carry_i_17__1_n_3;
  wire i__carry_i_17__1_n_4;
  wire i__carry_i_17__1_n_5;
  wire i__carry_i_17__1_n_6;
  wire i__carry_i_17__1_n_7;
  wire i__carry_i_18__1_n_0;
  wire i__carry_i_18__1_n_1;
  wire i__carry_i_18__1_n_2;
  wire i__carry_i_18__1_n_3;
  wire i__carry_i_18__1_n_4;
  wire i__carry_i_18__1_n_5;
  wire i__carry_i_18__1_n_6;
  wire i__carry_i_18__1_n_7;
  wire i__carry_i_19__2_n_0;
  wire i__carry_i_20__2_n_0;
  wire i__carry_i_21__2_n_0;
  wire i__carry_i_22__2_n_0;
  wire i__carry_i_23__2_n_0;
  wire i__carry_i_24__2_n_0;
  wire i__carry_i_25__2_n_0;
  wire i__carry_i_26__2_n_0;
  wire i__carry_i_27__2_n_0;
  wire i__carry_i_28__2_n_0;
  wire i__carry_i_29__2_n_0;
  wire i__carry_i_30__2_n_0;
  wire i__carry_i_31__2_n_0;
  wire i__carry_i_32__2_n_0;
  wire i__carry_i_33__2_n_0;
  wire i__carry_i_34__2_n_0;
  wire [1:0]i_in_out_reg;
  wire in0;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1__0_n_0 ;
  wire \repeat_ctr[1]_i_1__0_n_0 ;
  wire \repeat_ctr[2]_i_1__0_n_0 ;
  wire \repeat_ctr[3]_i_2__0_n_0 ;
  wire \repeat_ctr[3]_i_3__0_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire txoutclkmon;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__0_n_0 ;
  wire \wait_ctr[10]_i_1__0_n_0 ;
  wire \wait_ctr[11]_i_1__0_n_0 ;
  wire \wait_ctr[12]_i_1__0_n_0 ;
  wire \wait_ctr[13]_i_1__0_n_0 ;
  wire \wait_ctr[14]_i_1__0_n_0 ;
  wire \wait_ctr[15]_i_1__0_n_0 ;
  wire \wait_ctr[16]_i_1__0_n_0 ;
  wire \wait_ctr[17]_i_1__0_n_0 ;
  wire \wait_ctr[18]_i_1__0_n_0 ;
  wire \wait_ctr[19]_i_1__0_n_0 ;
  wire \wait_ctr[1]_i_1__0_n_0 ;
  wire \wait_ctr[20]_i_1__0_n_0 ;
  wire \wait_ctr[21]_i_1__0_n_0 ;
  wire \wait_ctr[22]_i_1__0_n_0 ;
  wire \wait_ctr[23]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_2__0_n_0 ;
  wire \wait_ctr[24]_i_3__0_n_0 ;
  wire \wait_ctr[24]_i_4__0_n_0 ;
  wire \wait_ctr[24]_i_5__0_n_0 ;
  wire \wait_ctr[24]_i_7__0_n_0 ;
  wire \wait_ctr[24]_i_8__0_n_0 ;
  wire \wait_ctr[24]_i_9__0_n_0 ;
  wire \wait_ctr[2]_i_1__0_n_0 ;
  wire \wait_ctr[3]_i_1__0_n_0 ;
  wire \wait_ctr[4]_i_1__0_n_0 ;
  wire \wait_ctr[5]_i_1__0_n_0 ;
  wire \wait_ctr[6]_i_1__0_n_0 ;
  wire \wait_ctr[7]_i_1__0_n_0 ;
  wire \wait_ctr[8]_i_1__0_n_0 ;
  wire \wait_ctr[9]_i_1__0_n_0 ;
  wire \wait_ctr_reg[15]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1__0_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__1_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign lopt = \<const1> ;
  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_54 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,Q[6:5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4__0_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[16]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3__0_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  VCC VCC
       (.P(\<const1> ));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__0 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3__0 
       (.I0(\addr_i[2]_i_4__0_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4__0 
       (.I0(Q[13]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__0 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__0 
       (.I0(\addr_i[7]_i_2__0_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2__0 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__0_n_0 ),
        .O(\addr_i[7]_i_2__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_55 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_56 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_57 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_58 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_59 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[13:12],\cpll_cal_state_reg_n_0_[29] ,Q[11],p_11_in,p_12_in,Q[9:8]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[15] (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[16]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[18]_i_2__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_60 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(\^lopt ),
        .CEMASK(1'b1),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(GTHE4_CHANNEL_TXOUTCLK),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4__0
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3__0
       (.CI(cpll_cal_state2_carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__0_n_0,cpll_cal_state2_carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17__0
       (.CI(cpll_cal_state2_carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__0_n_0,cpll_cal_state2_carry_i_17__0_n_1,cpll_cal_state2_carry_i_17__0_n_2,cpll_cal_state2_carry_i_17__0_n_3,cpll_cal_state2_carry_i_17__0_n_4,cpll_cal_state2_carry_i_17__0_n_5,cpll_cal_state2_carry_i_17__0_n_6,cpll_cal_state2_carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__0_n_0,cpll_cal_state2_carry_i_20__0_n_0,cpll_cal_state2_carry_i_21__0_n_0,cpll_cal_state2_carry_i_22__0_n_0,cpll_cal_state2_carry_i_23__0_n_0,cpll_cal_state2_carry_i_24__0_n_0,cpll_cal_state2_carry_i_25__0_n_0,cpll_cal_state2_carry_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__0_n_0,cpll_cal_state2_carry_i_18__0_n_1,cpll_cal_state2_carry_i_18__0_n_2,cpll_cal_state2_carry_i_18__0_n_3,cpll_cal_state2_carry_i_18__0_n_4,cpll_cal_state2_carry_i_18__0_n_5,cpll_cal_state2_carry_i_18__0_n_6,cpll_cal_state2_carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__0_n_0,cpll_cal_state2_carry_i_28__0_n_0,cpll_cal_state2_carry_i_29__0_n_0,cpll_cal_state2_carry_i_30__0_n_0,cpll_cal_state2_carry_i_31__0_n_0,cpll_cal_state2_carry_i_32__0_n_0,cpll_cal_state2_carry_i_33__0_n_0,cpll_cal_state2_carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[14]_i_1__0 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[6]),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[15]_i_1__0 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(Q[7]),
        .I2(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I3(Q[8]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[16]_i_1__0 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .O(cpll_cal_state7_out[16]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[17]_i_1__0 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(p_15_in),
        .I2(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1__0 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[9]),
        .I2(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    \cpll_cal_state[18]_i_2__0 
       (.I0(\cpll_cal_state[29]_i_5__0_n_0 ),
        .I1(\cpll_cal_state[29]_i_4__0_n_0 ),
        .I2(\cpll_cal_state[18]_i_3__0_n_0 ),
        .I3(\cpll_cal_state[18]_i_4__0_n_0 ),
        .I4(\cpll_cal_state[29]_i_6__0_n_0 ),
        .I5(\cpll_cal_state[18]_i_5__0_n_0 ),
        .O(\cpll_cal_state[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_3__0 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[18]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \cpll_cal_state[18]_i_4__0 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .O(\cpll_cal_state[18]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[18]_i_5__0 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[18]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1__0 
       (.I0(Q[10]),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[11]),
        .O(cpll_cal_state7_out[28]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[29]_i_2__0 
       (.I0(\cpll_cal_state[29]_i_3__0_n_0 ),
        .I1(\cpll_cal_state[29]_i_4__0_n_0 ),
        .I2(\cpll_cal_state[29]_i_5__0_n_0 ),
        .I3(\cpll_cal_state[29]_i_6__0_n_0 ),
        .I4(\cpll_cal_state[29]_i_7__0_n_0 ),
        .I5(\cpll_cal_state[29]_i_8__0_n_0 ),
        .O(\wait_ctr_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[29]_i_3__0 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[29]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_4__0 
       (.I0(\wait_ctr_reg_n_0_[17] ),
        .I1(\wait_ctr_reg_n_0_[19] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[24] ),
        .O(\cpll_cal_state[29]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_5__0 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[18] ),
        .I3(\wait_ctr_reg_n_0_[20] ),
        .O(\cpll_cal_state[29]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_6__0 
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .O(\cpll_cal_state[29]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[29]_i_7__0 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[29]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \cpll_cal_state[29]_i_8__0 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\cpll_cal_state[29]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1__0 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \cpll_cal_state[5]_i_1__0 
       (.I0(Q[2]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_0_in7_in),
        .I3(status_store_reg_0),
        .I4(p_29_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1__0 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[13]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_reg_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFAFF2A22)) 
    cpllreset_int_i_1__0
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__0_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1__1 
       (.I0(\daddr[5]_i_2__0_n_0 ),
        .I1(daddr0_in[3]),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_1_in2_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(\daddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__1 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h2222222A)) 
    \daddr[4]_i_1__1 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__0_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h000000005557FFFF)) 
    \daddr[5]_i_1__1 
       (.I0(\daddr[6]_i_2__0_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2__0_n_0 ),
        .I5(Q[0]),
        .O(daddr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2__0 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__3 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__0_n_0 ),
        .O(\daddr[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(Q[3]),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[2]_i_1__3_n_0 ),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[5]),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[6]_i_1__3_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[7]_i_2__0_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\progclk_sel_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_2__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2__0_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2__0_n_0 ),
        .O(\di_msk[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2__0_n_0 ),
        .O(\di_msk[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3__0 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2__0_n_0 ),
        .I5(\di_msk[15]_i_4__0_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4__0 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2__0_n_0 ),
        .O(\di_msk[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[2]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[2] ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[12]_i_2__0_n_0 ),
        .O(\di_msk[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[3]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[3] ),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[4] ),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2__0_n_0 ),
        .O(\di_msk[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2__0_n_0 ),
        .O(\di_msk[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[7]_i_1__0 
       (.I0(\di_msk[12]_i_3__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[7] ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[12]_i_2__0_n_0 ),
        .O(\di_msk[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1__0 
       (.I0(\di_msk[12]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[9] ),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_3__0_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1__0_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[0]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[10]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[11]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[12]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[13]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[14]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[15]_i_2__0_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[1]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[2]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[3]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[4]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[5]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[6]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[7]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[8]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(\di_msk[9]_i_1__0_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__2 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__1 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1__1 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1__1 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__2 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__2_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1__0_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1__1_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__2_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3__1
       (.CI(i__carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__1_CO_UNCONNECTED[7:1],i__carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17__1
       (.CI(i__carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__1_n_0,i__carry_i_17__1_n_1,i__carry_i_17__1_n_2,i__carry_i_17__1_n_3,i__carry_i_17__1_n_4,i__carry_i_17__1_n_5,i__carry_i_17__1_n_6,i__carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__2_n_0,i__carry_i_20__2_n_0,i__carry_i_21__2_n_0,i__carry_i_22__2_n_0,i__carry_i_23__2_n_0,i__carry_i_24__2_n_0,i__carry_i_25__2_n_0,i__carry_i_26__2_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__1_n_0,i__carry_i_18__1_n_1,i__carry_i_18__1_n_2,i__carry_i_18__1_n_3,i__carry_i_18__1_n_4,i__carry_i_18__1_n_5,i__carry_i_18__1_n_6,i__carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__2_n_0,i__carry_i_28__2_n_0,i__carry_i_29__2_n_0,i__carry_i_30__2_n_0,i__carry_i_31__2_n_0,i__carry_i_32__2_n_0,i__carry_i_33__2_n_0,i__carry_i_34__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1__0 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__0
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2__0 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3__0 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__0_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2__0_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h0000CCC00000EEEA)) 
    \wait_ctr[0]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\wait_ctr_reg_n_0_[0] ),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[10]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_14),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[11]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_13),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[12]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_12),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[13]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_11),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[14]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_10),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[15]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_9),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[16]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_8),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[17]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_15),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[18]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_14),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[19]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_13),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[1]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_15),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[20]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_12),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[21]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_11),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[22]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_10),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[23]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_9),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_3__0_n_0 ),
        .I2(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[24]_i_2__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_8),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_3__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(p_15_in),
        .I4(Q[7]),
        .O(\wait_ctr[24]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_4__0 
       (.I0(p_14_in),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[9]),
        .I4(Q[6]),
        .O(\wait_ctr[24]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wait_ctr[24]_i_5__0 
       (.I0(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[8]),
        .I3(p_14_in),
        .O(\wait_ctr[24]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \wait_ctr[24]_i_6__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(\wait_ctr[24]_i_8__0_n_0 ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[16] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .O(\wait_ctr_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h555555555555777F)) 
    \wait_ctr[24]_i_7__0 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\cpll_cal_state[18]_i_5__0_n_0 ),
        .I2(\wait_ctr[24]_i_9__0_n_0 ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[24]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_8__0 
       (.I0(\wait_ctr_reg_n_0_[24] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[19] ),
        .I3(\wait_ctr_reg_n_0_[17] ),
        .I4(\cpll_cal_state[29]_i_5__0_n_0 ),
        .O(\wait_ctr[24]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_9__0 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\wait_ctr[24]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[2]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_14),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[3]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_13),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[4]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_12),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[5]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_11),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[6]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_10),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[7]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_9),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[8]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_8),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[9]_i_1__0 
       (.I0(\wait_ctr[24]_i_5__0_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_15),
        .I5(\wait_ctr[24]_i_4__0_n_0 ),
        .O(\wait_ctr[9]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[0]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[10]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[11]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[12]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[13]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[14]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[15]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[16]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[17]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[18]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[19]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[1]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[20]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[21]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[22]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[23]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[24]_i_2__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[2]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[3]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[4]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[5]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[6]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[7]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[8]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1__0_n_0 ),
        .D(\wait_ctr[9]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1__0 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_70
   (AS,
    i_in_out_reg,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    status_store_reg_0,
    cal_fail_store__0,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    wr,
    rd_reg_0,
    cal_on_tx_cplllock_out,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    Q,
    \cpll_cal_state_reg[10]_0 ,
    \cpll_cal_state_reg[22]_0 ,
    \drp_state_reg[6]_0 ,
    \DRPADDR_reg[0] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[7] ,
    \wait_ctr_reg[15]_0 ,
    \repeat_ctr_reg[3]_0 ,
    \wait_ctr_reg[16]_0 ,
    \cpll_cal_state2_inferred__0/i__carry__0_0 ,
    \cpll_cal_state_reg[5]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ,
    \daddr_reg[7]_0 ,
    \di_reg[15]_0 ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclk_out,
    gtwiz_userclk_tx_reset_in,
    drpclk_in,
    status_store_reg_1,
    cal_fail_store_reg_0,
    freq_counter_rst_reg_0,
    \cpll_cal_state_reg[4]_0 ,
    mask_user_in_reg_0,
    cpllpd_int_reg_0,
    wr_reg_0,
    rd_reg_1,
    txprogdivreset_int_reg_0,
    \txoutclksel_int_reg[2]_0 ,
    den_reg_0,
    dwe_reg_0,
    drpaddr_in,
    \addr_i_reg[7] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    cal_on_tx_drdy,
    \addr_i_reg[0] ,
    drpwe_in,
    \progdiv_cfg_store_reg[15]_0 ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output [1:0]i_in_out_reg;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output status_store_reg_0;
  output cal_fail_store__0;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output wr;
  output rd_reg_0;
  output cal_on_tx_cplllock_out;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output [13:0]Q;
  output \cpll_cal_state_reg[10]_0 ;
  output \cpll_cal_state_reg[22]_0 ;
  output [4:0]\drp_state_reg[6]_0 ;
  output \DRPADDR_reg[0] ;
  output \DRPADDR_reg[4] ;
  output \DRPADDR_reg[3] ;
  output \DRPADDR_reg[5] ;
  output \DRPADDR_reg[7] ;
  output \wait_ctr_reg[15]_0 ;
  output \repeat_ctr_reg[3]_0 ;
  output \wait_ctr_reg[16]_0 ;
  output \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  output \cpll_cal_state_reg[5]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  output [6:0]\daddr_reg[7]_0 ;
  output [15:0]\di_reg[15]_0 ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]txoutclk_out;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]drpclk_in;
  input status_store_reg_1;
  input cal_fail_store_reg_0;
  input freq_counter_rst_reg_0;
  input [0:0]\cpll_cal_state_reg[4]_0 ;
  input mask_user_in_reg_0;
  input cpllpd_int_reg_0;
  input wr_reg_0;
  input rd_reg_1;
  input txprogdivreset_int_reg_0;
  input \txoutclksel_int_reg[2]_0 ;
  input den_reg_0;
  input dwe_reg_0;
  input [5:0]drpaddr_in;
  input \addr_i_reg[7] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input cal_on_tx_drdy;
  input \addr_i_reg[0] ;
  input [0:0]drpwe_in;
  input [15:0]\progdiv_cfg_store_reg[15]_0 ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DRPADDR_reg[0] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [13:0]Q;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_6;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4_n_0 ;
  wire \addr_i[7]_i_2_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store__0;
  wire cal_fail_store_i_4_n_0;
  wire cal_fail_store_reg_0;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [11:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3_n_7;
  wire cpll_cal_state2_carry__0_i_4_n_0;
  wire cpll_cal_state2_carry__0_i_5_n_0;
  wire cpll_cal_state2_carry_i_17_n_0;
  wire cpll_cal_state2_carry_i_17_n_1;
  wire cpll_cal_state2_carry_i_17_n_2;
  wire cpll_cal_state2_carry_i_17_n_3;
  wire cpll_cal_state2_carry_i_17_n_4;
  wire cpll_cal_state2_carry_i_17_n_5;
  wire cpll_cal_state2_carry_i_17_n_6;
  wire cpll_cal_state2_carry_i_17_n_7;
  wire cpll_cal_state2_carry_i_18_n_0;
  wire cpll_cal_state2_carry_i_18_n_1;
  wire cpll_cal_state2_carry_i_18_n_2;
  wire cpll_cal_state2_carry_i_18_n_3;
  wire cpll_cal_state2_carry_i_18_n_4;
  wire cpll_cal_state2_carry_i_18_n_5;
  wire cpll_cal_state2_carry_i_18_n_6;
  wire cpll_cal_state2_carry_i_18_n_7;
  wire cpll_cal_state2_carry_i_19_n_0;
  wire cpll_cal_state2_carry_i_20_n_0;
  wire cpll_cal_state2_carry_i_21_n_0;
  wire cpll_cal_state2_carry_i_22_n_0;
  wire cpll_cal_state2_carry_i_23_n_0;
  wire cpll_cal_state2_carry_i_24_n_0;
  wire cpll_cal_state2_carry_i_25_n_0;
  wire cpll_cal_state2_carry_i_26_n_0;
  wire cpll_cal_state2_carry_i_27_n_0;
  wire cpll_cal_state2_carry_i_28_n_0;
  wire cpll_cal_state2_carry_i_29_n_0;
  wire cpll_cal_state2_carry_i_30_n_0;
  wire cpll_cal_state2_carry_i_31_n_0;
  wire cpll_cal_state2_carry_i_32_n_0;
  wire cpll_cal_state2_carry_i_33_n_0;
  wire cpll_cal_state2_carry_i_34_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_4;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry__0_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_4 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire [31:1]cpll_cal_state7_out;
  wire \cpll_cal_state[18]_i_2_n_0 ;
  wire \cpll_cal_state[18]_i_3_n_0 ;
  wire \cpll_cal_state[18]_i_4_n_0 ;
  wire \cpll_cal_state[18]_i_5_n_0 ;
  wire \cpll_cal_state[29]_i_3_n_0 ;
  wire \cpll_cal_state[29]_i_4_n_0 ;
  wire \cpll_cal_state[29]_i_5_n_0 ;
  wire \cpll_cal_state[29]_i_6_n_0 ;
  wire \cpll_cal_state[29]_i_7_n_0 ;
  wire \cpll_cal_state[29]_i_8_n_0 ;
  wire \cpll_cal_state_reg[10]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[22]_0 ;
  wire [0:0]\cpll_cal_state_reg[4]_0 ;
  wire \cpll_cal_state_reg[5]_0 ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1_n_0;
  wire [5:1]daddr0_in;
  wire \daddr[2]_i_1__2_n_0 ;
  wire \daddr[5]_i_2_n_0 ;
  wire \daddr[6]_i_1__2_n_0 ;
  wire \daddr[6]_i_2_n_0 ;
  wire \daddr[7]_i_1_n_0 ;
  wire \daddr[7]_i_2_n_0 ;
  wire [6:0]\daddr_reg[7]_0 ;
  wire den_reg_0;
  wire \di_msk[0]_i_1_n_0 ;
  wire \di_msk[10]_i_1_n_0 ;
  wire \di_msk[11]_i_1_n_0 ;
  wire \di_msk[12]_i_1_n_0 ;
  wire \di_msk[12]_i_2_n_0 ;
  wire \di_msk[12]_i_3_n_0 ;
  wire \di_msk[13]_i_1_n_0 ;
  wire \di_msk[13]_i_2_n_0 ;
  wire \di_msk[14]_i_1_n_0 ;
  wire \di_msk[14]_i_2_n_0 ;
  wire \di_msk[15]_i_1_n_0 ;
  wire \di_msk[15]_i_2_n_0 ;
  wire \di_msk[15]_i_4_n_0 ;
  wire \di_msk[1]_i_1_n_0 ;
  wire \di_msk[1]_i_2_n_0 ;
  wire \di_msk[2]_i_1_n_0 ;
  wire \di_msk[3]_i_1_n_0 ;
  wire \di_msk[4]_i_1_n_0 ;
  wire \di_msk[5]_i_1_n_0 ;
  wire \di_msk[5]_i_2_n_0 ;
  wire \di_msk[6]_i_1_n_0 ;
  wire \di_msk[6]_i_2_n_0 ;
  wire \di_msk[7]_i_1_n_0 ;
  wire \di_msk[8]_i_1_n_0 ;
  wire \di_msk[9]_i_1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [15:0]\di_reg[15]_0 ;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire \drp_state[3]_i_1_n_0 ;
  wire \drp_state[4]_i_1_n_0 ;
  wire \drp_state[5]_i_1_n_0 ;
  wire \drp_state[6]_i_1__0_n_0 ;
  wire [4:0]\drp_state_reg[6]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire dwe_reg_0;
  wire freq_counter_rst_reg_0;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3_n_7;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_17_n_1;
  wire i__carry_i_17_n_2;
  wire i__carry_i_17_n_3;
  wire i__carry_i_17_n_4;
  wire i__carry_i_17_n_5;
  wire i__carry_i_17_n_6;
  wire i__carry_i_17_n_7;
  wire i__carry_i_18_n_0;
  wire i__carry_i_18_n_1;
  wire i__carry_i_18_n_2;
  wire i__carry_i_18_n_3;
  wire i__carry_i_18_n_4;
  wire i__carry_i_18_n_5;
  wire i__carry_i_18_n_6;
  wire i__carry_i_18_n_7;
  wire i__carry_i_19__0_n_0;
  wire i__carry_i_20__0_n_0;
  wire i__carry_i_21__0_n_0;
  wire i__carry_i_22__0_n_0;
  wire i__carry_i_23__0_n_0;
  wire i__carry_i_24__0_n_0;
  wire i__carry_i_25__0_n_0;
  wire i__carry_i_26__0_n_0;
  wire i__carry_i_27__0_n_0;
  wire i__carry_i_28__0_n_0;
  wire i__carry_i_29__0_n_0;
  wire i__carry_i_30__0_n_0;
  wire i__carry_i_31__0_n_0;
  wire i__carry_i_32__0_n_0;
  wire i__carry_i_33__0_n_0;
  wire i__carry_i_34__0_n_0;
  wire [1:0]i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire mask_user_in_reg_0;
  wire [2:0]\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in2_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in8_in;
  wire p_3_in;
  wire p_3_in9_in;
  wire progclk_sel_store;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire progdiv_cfg_store;
  wire \progdiv_cfg_store[15]_i_1_n_0 ;
  wire [15:0]\progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire rd_reg_1;
  wire \repeat_ctr[0]_i_1_n_0 ;
  wire \repeat_ctr[1]_i_1_n_0 ;
  wire \repeat_ctr[2]_i_1_n_0 ;
  wire \repeat_ctr[3]_i_2_n_0 ;
  wire \repeat_ctr[3]_i_3_n_0 ;
  wire \repeat_ctr_reg[3]_0 ;
  wire status_store_reg_0;
  wire status_store_reg_1;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_4;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_4;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_4;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1_n_0 ;
  wire \wait_ctr[10]_i_1_n_0 ;
  wire \wait_ctr[11]_i_1_n_0 ;
  wire \wait_ctr[12]_i_1_n_0 ;
  wire \wait_ctr[13]_i_1_n_0 ;
  wire \wait_ctr[14]_i_1_n_0 ;
  wire \wait_ctr[15]_i_1_n_0 ;
  wire \wait_ctr[16]_i_1_n_0 ;
  wire \wait_ctr[17]_i_1_n_0 ;
  wire \wait_ctr[18]_i_1_n_0 ;
  wire \wait_ctr[19]_i_1_n_0 ;
  wire \wait_ctr[1]_i_1_n_0 ;
  wire \wait_ctr[20]_i_1_n_0 ;
  wire \wait_ctr[21]_i_1_n_0 ;
  wire \wait_ctr[22]_i_1_n_0 ;
  wire \wait_ctr[23]_i_1_n_0 ;
  wire \wait_ctr[24]_i_1_n_0 ;
  wire \wait_ctr[24]_i_2_n_0 ;
  wire \wait_ctr[24]_i_3_n_0 ;
  wire \wait_ctr[24]_i_4_n_0 ;
  wire \wait_ctr[24]_i_5_n_0 ;
  wire \wait_ctr[24]_i_7_n_0 ;
  wire \wait_ctr[24]_i_8_n_0 ;
  wire \wait_ctr[24]_i_9_n_0 ;
  wire \wait_ctr[2]_i_1_n_0 ;
  wire \wait_ctr[3]_i_1_n_0 ;
  wire \wait_ctr[4]_i_1_n_0 ;
  wire \wait_ctr[5]_i_1_n_0 ;
  wire \wait_ctr[6]_i_1_n_0 ;
  wire \wait_ctr[7]_i_1_n_0 ;
  wire \wait_ctr[8]_i_1_n_0 ;
  wire \wait_ctr[9]_i_1_n_0 ;
  wire \wait_ctr_reg[15]_0 ;
  wire \wait_ctr_reg[16]_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire \x0e1_store[14]_i_1_n_0 ;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3_O_UNCONNECTED;
  wire [7:7]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_freq_counter_73 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state7_out[21],cpll_cal_state7_out[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .Q({p_2_in8_in,p_11_in,Q[6:5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}),
        .cal_fail_store_reg(cal_on_tx_debug_out[3:0]),
        .cal_fail_store_reg_0(cal_fail_store_i_4_n_0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state2_inferred__0/i__carry__0 (\cpll_cal_state2_inferred__0/i__carry__0_0 ),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[13] (\wait_ctr_reg[16]_0 ),
        .\cpll_cal_state_reg[21] (\drp_state_reg[6]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[15]_0 ({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}),
        .\freq_cnt_o_reg[15]_1 ({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .\freq_cnt_o_reg[17]_0 (U_TXOUTCLK_FREQ_COUNTER_n_22),
        .\freq_cnt_o_reg[17]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\freq_cnt_o_reg[17]_2 (U_TXOUTCLK_FREQ_COUNTER_n_40),
        .\freq_cnt_o_reg[17]_3 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3] (\repeat_ctr_reg[3]_0 ),
        .\repeat_ctr_reg[3]_0 (\cpll_cal_state_reg[4]_0 ),
        .\repeat_ctr_reg[3]_1 (\repeat_ctr[3]_i_3_n_0 ),
        .\repeat_ctr_reg[3]_2 (cpll_cal_state26_in),
        .rst_in_out_reg(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1 
       (.I0(drpaddr_in[0]),
        .I1(\DRPADDR_reg[4] ),
        .O(\DRPADDR_reg[0] ));
  LUT6 #(
    .INIT(64'hFFBFFFFEFFFFFFFF)) 
    \addr_i[2]_i_3 
       (.I0(\addr_i[2]_i_4_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\addr_i_reg[0] ),
        .O(\DRPADDR_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \addr_i[2]_i_4 
       (.I0(Q[13]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .O(\addr_i[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\DRPADDR_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\DRPADDR_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1 
       (.I0(\addr_i[7]_i_2_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\addr_i_reg[7] ),
        .O(\DRPADDR_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \addr_i[7]_i_2 
       (.I0(\addr_i_reg[0] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4_n_0 ),
        .O(\addr_i[7]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_74 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],Q[0]}),
        .USER_CPLLLOCK_OUT_reg(\cpll_cal_state_reg[4]_0 ),
        .USER_CPLLLOCK_OUT_reg_0(i_in_out_reg[0]),
        .\cpll_cal_state_reg[0] (bit_synchronizer_cplllock_inst_n_1),
        .drpclk_in(drpclk_in),
        .i_in_out_reg_0(i_in_out_reg[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_75 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_76 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] (i_in_out_reg[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_77 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] (i_in_out_reg[0]),
        .txoutclksel_int(txoutclksel_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_78 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state7_out[31:29],cpll_cal_state7_out[20:19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[13:12],\cpll_cal_state_reg_n_0_[29] ,Q[11],p_11_in,p_12_in,Q[9:8]}),
        .cal_fail_store__0(cal_fail_store__0),
        .cal_on_tx_debug_out(cal_on_tx_debug_out[11]),
        .\cpll_cal_state_reg[15] (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[29] (\wait_ctr_reg[16]_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(\cpll_cal_state[18]_i_2_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_79 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (i_in_out_reg[0]),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg(bit_synchronizer_txprogdivreset_inst_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    cal_fail_store_i_4
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(cal_fail_store_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_0),
        .Q(cal_fail_store__0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,cpll_cal_state2_carry_n_4,cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_14,U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_6,U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry__0_i_3
       (.CI(cpll_cal_state2_carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4_n_0,cpll_cal_state2_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_17
       (.CI(cpll_cal_state2_carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17_n_0,cpll_cal_state2_carry_i_17_n_1,cpll_cal_state2_carry_i_17_n_2,cpll_cal_state2_carry_i_17_n_3,cpll_cal_state2_carry_i_17_n_4,cpll_cal_state2_carry_i_17_n_5,cpll_cal_state2_carry_i_17_n_6,cpll_cal_state2_carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19_n_0,cpll_cal_state2_carry_i_20_n_0,cpll_cal_state2_carry_i_21_n_0,cpll_cal_state2_carry_i_22_n_0,cpll_cal_state2_carry_i_23_n_0,cpll_cal_state2_carry_i_24_n_0,cpll_cal_state2_carry_i_25_n_0,cpll_cal_state2_carry_i_26_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 cpll_cal_state2_carry_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18_n_0,cpll_cal_state2_carry_i_18_n_1,cpll_cal_state2_carry_i_18_n_2,cpll_cal_state2_carry_i_18_n_3,cpll_cal_state2_carry_i_18_n_4,cpll_cal_state2_carry_i_18_n_5,cpll_cal_state2_carry_i_18_n_6,cpll_cal_state2_carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27_n_0,cpll_cal_state2_carry_i_28_n_0,cpll_cal_state2_carry_i_29_n_0,cpll_cal_state2_carry_i_30_n_0,cpll_cal_state2_carry_i_31_n_0,cpll_cal_state2_carry_i_32_n_0,cpll_cal_state2_carry_i_33_n_0,cpll_cal_state2_carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\cpll_cal_state2_inferred__0/i__carry_n_4 ,\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_32,U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_24,U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_40}));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[12]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .O(cpll_cal_state7_out[12]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[14]_i_1 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[6]),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(Q[7]),
        .O(cpll_cal_state7_out[14]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[15]_i_1 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(Q[7]),
        .I2(\cpll_cal_state[18]_i_2_n_0 ),
        .I3(Q[8]),
        .O(cpll_cal_state7_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \cpll_cal_state[16]_i_1 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .O(cpll_cal_state7_out[16]));
  LUT4 #(
    .INIT(16'hF444)) 
    \cpll_cal_state[17]_i_1 
       (.I0(\wait_ctr_reg[15]_0 ),
        .I1(p_15_in),
        .I2(\cpll_cal_state[18]_i_2_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \cpll_cal_state[18]_i_1 
       (.I0(\wait_ctr_reg[16]_0 ),
        .I1(Q[9]),
        .I2(\cpll_cal_state[18]_i_2_n_0 ),
        .I3(p_14_in),
        .O(cpll_cal_state7_out[18]));
  LUT6 #(
    .INIT(64'h1010101010101011)) 
    \cpll_cal_state[18]_i_2 
       (.I0(\cpll_cal_state[29]_i_5_n_0 ),
        .I1(\cpll_cal_state[29]_i_4_n_0 ),
        .I2(\cpll_cal_state[18]_i_3_n_0 ),
        .I3(\cpll_cal_state[18]_i_4_n_0 ),
        .I4(\cpll_cal_state[29]_i_6_n_0 ),
        .I5(\cpll_cal_state[18]_i_5_n_0 ),
        .O(\cpll_cal_state[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_3 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \cpll_cal_state[18]_i_4 
       (.I0(\wait_ctr_reg_n_0_[9] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[6] ),
        .I4(\wait_ctr_reg_n_0_[5] ),
        .O(\cpll_cal_state[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[18]_i_5 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .I2(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \cpll_cal_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(Q[1]),
        .O(cpll_cal_state7_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[27]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_3_in),
        .O(cpll_cal_state7_out[27]));
  LUT3 #(
    .INIT(8'hEA)) 
    \cpll_cal_state[28]_i_1 
       (.I0(Q[10]),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[11]),
        .O(cpll_cal_state7_out[28]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[29]_i_2 
       (.I0(\cpll_cal_state[29]_i_3_n_0 ),
        .I1(\cpll_cal_state[29]_i_4_n_0 ),
        .I2(\cpll_cal_state[29]_i_5_n_0 ),
        .I3(\cpll_cal_state[29]_i_6_n_0 ),
        .I4(\cpll_cal_state[29]_i_7_n_0 ),
        .I5(\cpll_cal_state[29]_i_8_n_0 ),
        .O(\wait_ctr_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[29]_i_3 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_4 
       (.I0(\wait_ctr_reg_n_0_[17] ),
        .I1(\wait_ctr_reg_n_0_[19] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[24] ),
        .O(\cpll_cal_state[29]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_5 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[23] ),
        .I2(\wait_ctr_reg_n_0_[18] ),
        .I3(\wait_ctr_reg_n_0_[20] ),
        .O(\cpll_cal_state[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[29]_i_6 
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .O(\cpll_cal_state[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[29]_i_7 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(\cpll_cal_state[29]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \cpll_cal_state[29]_i_8 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[3] ),
        .I4(\wait_ctr_reg_n_0_[4] ),
        .O(\cpll_cal_state[29]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[2]_i_1 
       (.I0(Q[1]),
        .I1(\drp_state_reg[6]_0 [4]),
        .O(cpll_cal_state7_out[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[3]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_1_in2_in),
        .I2(status_store_reg_0),
        .I3(p_29_in),
        .O(cpll_cal_state7_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFFE2E2E2)) 
    \cpll_cal_state[5]_i_1 
       (.I0(Q[2]),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_0_in7_in),
        .I3(status_store_reg_0),
        .I4(p_29_in),
        .O(cpll_cal_state7_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[6]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[2]),
        .O(cpll_cal_state7_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \cpll_cal_state[7]_i_1 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(Q[3]),
        .I2(status_store_reg_0),
        .I3(p_25_in),
        .O(cpll_cal_state7_out[7]));
  LUT5 #(
    .INIT(32'hFFF888F8)) 
    \cpll_cal_state[9]_i_1 
       (.I0(p_25_in),
        .I1(status_store_reg_0),
        .I2(Q[4]),
        .I3(\drp_state_reg[6]_0 [4]),
        .I4(p_0_in3_in),
        .O(cpll_cal_state7_out[9]));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[4]),
        .Q(p_0_in0_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_0_in0_in),
        .Q(p_0_in_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[12]),
        .Q(Q[5]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[13]),
        .Q(Q[6]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[14]),
        .Q(Q[7]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[15]),
        .Q(Q[8]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[16]),
        .Q(p_15_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[17]),
        .Q(p_14_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[18]),
        .Q(Q[9]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[19]),
        .Q(p_12_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[1]),
        .Q(Q[1]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[20]),
        .Q(p_11_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[21]),
        .Q(p_2_in8_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in8_in),
        .Q(\cpll_cal_state_reg[22]_0 ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(\cpll_cal_state_reg[22]_0 ),
        .Q(p_2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in),
        .Q(p_2_in1_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_2_in1_in),
        .Q(p_3_in9_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_3_in9_in),
        .Q(p_3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[27]),
        .Q(Q[10]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[28]),
        .Q(Q[11]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[2]),
        .Q(p_29_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[30]),
        .Q(Q[12]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[31]),
        .Q(Q[13]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[3]),
        .Q(p_1_in2_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(p_1_in2_in),
        .Q(p_0_in7_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[5]),
        .Q(Q[2]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[6]),
        .Q(p_25_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[7]),
        .Q(Q[3]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [4]),
        .D(Q[3]),
        .Q(p_0_in3_in),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state7_out[9]),
        .Q(Q[4]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllpd_int_reg_0),
        .Q(cal_on_tx_cpllpd_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFAFF2A22)) 
    cpllreset_int_i_1
       (.I0(Q[8]),
        .I1(\cpll_cal_state[18]_i_2_n_0 ),
        .I2(\wait_ctr_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1 
       (.I0(\daddr[5]_i_2_n_0 ),
        .I1(daddr0_in[3]),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_1_in2_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__2 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(p_0_in3_in),
        .I4(p_3_in),
        .O(\daddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1 
       (.I0(Q[4]),
        .I1(p_2_in8_in),
        .I2(p_3_in9_in),
        .I3(Q[1]),
        .I4(p_0_in7_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h2222222A)) 
    \daddr[4]_i_1 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_1_in2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h000000005557FFFF)) 
    \daddr[5]_i_1 
       (.I0(\daddr[6]_i_2_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_1_in2_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .I5(Q[0]),
        .O(daddr0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2 
       (.I0(p_3_in),
        .I1(p_0_in3_in),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[2]),
        .O(\daddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__2 
       (.I0(Q[0]),
        .I1(p_3_in),
        .I2(p_0_in3_in),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2 
       (.I0(p_0_in7_in),
        .I1(Q[1]),
        .I2(p_3_in9_in),
        .I3(p_2_in8_in),
        .I4(Q[4]),
        .O(\daddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(Q[3]),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(p_2_in8_in),
        .I3(p_3_in9_in),
        .I4(Q[1]),
        .I5(p_0_in7_in),
        .O(\daddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\daddr_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[2]_i_1__2_n_0 ),
        .Q(\daddr_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\daddr_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\daddr_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[5]),
        .Q(\daddr_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[6]_i_1__2_n_0 ),
        .Q(\daddr_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[7]_i_2_n_0 ),
        .Q(\daddr_reg[7]_0 [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(den_reg_0),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[0]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\progclk_sel_store_reg_n_0_[0] ),
        .I3(\di_msk[12]_i_2_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE0E0E0E0E0)) 
    \di_msk[10]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[10] ),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\progclk_sel_store_reg_n_0_[10] ),
        .O(\di_msk[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0FFE0)) 
    \di_msk[11]_i_1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[11] ),
        .I3(\progclk_sel_store_reg_n_0_[11] ),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(p_0_in0_in),
        .O(\di_msk[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[12]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[12] ),
        .O(\di_msk[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .O(\di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[12]_i_3 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .O(\di_msk[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[13]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[13]_i_2_n_0 ),
        .O(\di_msk[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[13]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[13] ),
        .I5(p_0_in_0),
        .O(\di_msk[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[14]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[14] ),
        .I3(\di_msk[14]_i_2_n_0 ),
        .O(\di_msk[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[14]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[14] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[14] ),
        .I5(p_0_in_0),
        .O(\di_msk[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h54)) 
    \di_msk[15]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\cpll_cal_state_reg[10]_0 ),
        .I2(Q[0]),
        .O(\di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFE0)) 
    \di_msk[15]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[15] ),
        .I3(p_0_in7_in),
        .I4(p_0_in_0),
        .O(\di_msk[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \di_msk[15]_i_3 
       (.I0(p_0_in0_in),
        .I1(p_3_in9_in),
        .I2(p_0_in3_in),
        .I3(p_3_in),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(\di_msk[15]_i_4_n_0 ),
        .O(\cpll_cal_state_reg[10]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \di_msk[15]_i_4 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .O(\di_msk[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[1]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[1] ),
        .I3(\di_msk[1]_i_2_n_0 ),
        .O(\di_msk[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[1]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[1] ),
        .I5(p_0_in_0),
        .O(\di_msk[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[2]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[2] ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[3]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[3] ),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[4]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[4] ),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[5]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[5] ),
        .I3(\di_msk[5]_i_2_n_0 ),
        .O(\di_msk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[5]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[5] ),
        .I5(p_0_in_0),
        .O(\di_msk[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFE0)) 
    \di_msk[6]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_2_in1_in),
        .I2(\progclk_sel_store_reg_n_0_[6] ),
        .I3(\di_msk[6]_i_2_n_0 ),
        .O(\di_msk[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
    \di_msk[6]_i_2 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(p_0_in0_in),
        .I4(\x0e1_store_reg_n_0_[6] ),
        .I5(p_0_in_0),
        .O(\di_msk[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \di_msk[7]_i_1 
       (.I0(\di_msk[12]_i_3_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(p_0_in0_in),
        .I3(\x0e1_store_reg_n_0_[7] ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[12]_i_2_n_0 ),
        .O(\di_msk[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[8]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[8] ),
        .I2(\progdiv_cfg_store_reg_n_0_[8] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \di_msk[9]_i_1 
       (.I0(\di_msk[12]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[9] ),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(\di_msk[12]_i_3_n_0 ),
        .I4(p_0_in0_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[0]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[10]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[11]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[12]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[13]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[14]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[15]_i_2_n_0 ),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[1]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[2]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[3]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[4]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[5]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[6]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[7]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[8]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(\di_msk[9]_i_1_n_0 ),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\di_reg[15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\di_reg[15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\di_reg[15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\di_reg[15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\di_reg[15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\di_reg[15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\di_reg[15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\di_reg[15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\di_reg[15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\di_reg[15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\di_reg[15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\di_reg[15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\di_reg[15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\di_reg[15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\di_reg[15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\drp_state_reg[6]_0 [2]),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\di_reg[15]_0 [9]));
  LUT4 #(
    .INIT(16'hAABA)) 
    \drp_state[0]_i_1__0 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1 
       (.I0(rd_reg_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[2]_i_1 
       (.I0(\drp_state_reg[6]_0 [0]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \drp_state[3]_i_1 
       (.I0(\drp_state_reg[6]_0 [1]),
        .I1(cal_on_tx_drdy),
        .I2(rd_reg_0),
        .O(\drp_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    \drp_state[4]_i_1 
       (.I0(\drp_state_reg_n_0_[3] ),
        .I1(rd_reg_0),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(wr),
        .O(\drp_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \drp_state[5]_i_1 
       (.I0(\drp_state_reg[6]_0 [2]),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state_reg[6]_0 [3]),
        .O(\drp_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \drp_state[6]_i_1__0 
       (.I0(cal_on_tx_drdy),
        .I1(\drp_state_reg[6]_0 [3]),
        .I2(rd_reg_0),
        .I3(\drp_state_reg[6]_0 [1]),
        .O(\drp_state[6]_i_1__0_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .PRE(\cpll_cal_state_reg[4]_0 ),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[1]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[3]_i_1_n_0 ),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[4]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[5]_i_1_n_0 ),
        .Q(\drp_state_reg[6]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(\drp_state[6]_i_1__0_n_0 ),
        .Q(\drp_state_reg[6]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(\cpll_cal_state_reg[4]_0 ),
        .D(dwe_reg_0),
        .Q(cal_on_tx_drpwe_out));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(freq_counter_rst_reg_0),
        .Q(AS),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry__0_i_3
       (.CI(i__carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3_CO_UNCONNECTED[7:1],i__carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_17
       (.CI(i__carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17_n_0,i__carry_i_17_n_1,i__carry_i_17_n_2,i__carry_i_17_n_3,i__carry_i_17_n_4,i__carry_i_17_n_5,i__carry_i_17_n_6,i__carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__0_n_0,i__carry_i_20__0_n_0,i__carry_i_21__0_n_0,i__carry_i_22__0_n_0,i__carry_i_23__0_n_0,i__carry_i_24__0_n_0,i__carry_i_25__0_n_0,i__carry_i_26__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i__carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18_n_0,i__carry_i_18_n_1,i__carry_i_18_n_2,i__carry_i_18_n_3,i__carry_i_18_n_4,i__carry_i_18_n_5,i__carry_i_18_n_6,i__carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__0_n_0,i__carry_i_28__0_n_0,i__carry_i_29__0_n_0,i__carry_i_30__0_n_0,i__carry_i_31__0_n_0,i__carry_i_32__0_n_0,i__carry_i_33__0_n_0,i__carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(mask_user_in_reg_0),
        .Q(i_in_out_reg[0]),
        .R(\cpll_cal_state_reg[4]_0 ));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progclk_sel_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(progclk_sel_store));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(progclk_sel_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4440)) 
    \progdiv_cfg_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\drp_state_reg[6]_0 [4]),
        .I2(\cpll_cal_state_reg[22]_0 ),
        .I3(Q[3]),
        .O(progdiv_cfg_store));
  LUT6 #(
    .INIT(64'hFFFFEFFF30302000)) 
    \progdiv_cfg_store[15]_i_1 
       (.I0(\progdiv_cfg_store_reg[15]_0 [15]),
        .I1(\cpll_cal_state_reg[4]_0 ),
        .I2(\drp_state_reg[6]_0 [4]),
        .I3(\cpll_cal_state_reg[22]_0 ),
        .I4(Q[3]),
        .I5(\progdiv_cfg_store_reg_n_0_[15] ),
        .O(\progdiv_cfg_store[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\progdiv_cfg_store[15]_i_1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(progdiv_cfg_store),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(p_2_in8_in),
        .I3(p_1_in2_in),
        .O(\cpll_cal_state_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rd_reg_1),
        .Q(rd_reg_0),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[0]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \repeat_ctr[1]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \repeat_ctr[2]_i_1 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[1]),
        .I3(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \repeat_ctr[3]_i_2 
       (.I0(p_11_in),
        .I1(cal_on_tx_debug_out[3]),
        .I2(cal_on_tx_debug_out[2]),
        .I3(cal_on_tx_debug_out[0]),
        .I4(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_3 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(1'b0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_2_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(status_store_reg_1),
        .Q(status_store_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txprogdivreset_int_reg_0),
        .Q(txprogdivreset_int),
        .R(\cpll_cal_state_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,wait_ctr0_carry_n_4,wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,wait_ctr0_carry__0_n_4,wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,wait_ctr0_carry__1_n_4,wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  LUT6 #(
    .INIT(64'h0000CCC00000EEEA)) 
    \wait_ctr[0]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\wait_ctr_reg_n_0_[0] ),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[10]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_14),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[11]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_13),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[12]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_12),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[13]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_11),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[14]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_10),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[15]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_9),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[16]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_8),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[17]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_15),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[18]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_14),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[19]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_13),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[1]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_15),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[20]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_12),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[21]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_11),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[22]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_10),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[23]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_9),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \wait_ctr[24]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(\wait_ctr[24]_i_3_n_0 ),
        .I2(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[24]_i_2 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__1_n_8),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \wait_ctr[24]_i_3 
       (.I0(\drp_state_reg[6]_0 [4]),
        .I1(p_0_in_0),
        .I2(Q[0]),
        .I3(p_15_in),
        .I4(Q[7]),
        .O(\wait_ctr[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \wait_ctr[24]_i_4 
       (.I0(p_14_in),
        .I1(Q[8]),
        .I2(Q[11]),
        .I3(Q[9]),
        .I4(Q[6]),
        .O(\wait_ctr[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \wait_ctr[24]_i_5 
       (.I0(\cpll_cal_state[18]_i_2_n_0 ),
        .I1(\wait_ctr_reg[16]_0 ),
        .I2(Q[8]),
        .I3(p_14_in),
        .O(\wait_ctr[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \wait_ctr[24]_i_6 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(\wait_ctr[24]_i_8_n_0 ),
        .I2(\wait_ctr_reg_n_0_[15] ),
        .I3(\wait_ctr_reg_n_0_[16] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .O(\wait_ctr_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h555555555555777F)) 
    \wait_ctr[24]_i_7 
       (.I0(\wait_ctr_reg_n_0_[13] ),
        .I1(\cpll_cal_state[18]_i_5_n_0 ),
        .I2(\wait_ctr[24]_i_9_n_0 ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[12] ),
        .I5(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_ctr[24]_i_8 
       (.I0(\wait_ctr_reg_n_0_[24] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[19] ),
        .I3(\wait_ctr_reg_n_0_[17] ),
        .I4(\cpll_cal_state[29]_i_5_n_0 ),
        .O(\wait_ctr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \wait_ctr[24]_i_9 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\wait_ctr[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[2]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_14),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[3]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_13),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[4]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_12),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[5]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_11),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[6]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_10),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[7]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_9),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[8]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry_n_8),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC00000EEEA0000)) 
    \wait_ctr[9]_i_1 
       (.I0(\wait_ctr[24]_i_5_n_0 ),
        .I1(\wait_ctr_reg[15]_0 ),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(wait_ctr0_carry__0_n_15),
        .I5(\wait_ctr[24]_i_4_n_0 ),
        .O(\wait_ctr[9]_i_1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[0]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[10]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[11]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[12]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[13]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[14]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[15]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[16]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[17]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[18]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[19]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[1]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[20]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[21]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[22]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[23]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[24]_i_2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[2]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[3]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[4]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[5]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[6]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[7]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[8]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_1_n_0 ),
        .D(\wait_ctr[9]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(wr_reg_0),
        .Q(wr),
        .R(\cpll_cal_state_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \x0e1_store[14]_i_1 
       (.I0(\cpll_cal_state_reg[4]_0 ),
        .I1(Q[4]),
        .I2(\drp_state_reg[6]_0 [4]),
        .O(\x0e1_store[14]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(\x0e1_store[14]_i_1_n_0 ),
        .D(\progdiv_cfg_store_reg[15]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [0:0]GTHE4_CHANNEL_RXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood_5
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [0:0]GTHE4_CHANNEL_RXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gthe4_delay_powergood_6
   (out,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATE;
  input [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [0:0]GTHE4_CHANNEL_RXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTHE4_CHANNEL_RXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gtwiz_buffbypass_tx
   (gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXDLYSRESET,
    GTHE4_CHANNEL_TXSYNCDONE,
    GTHE4_CHANNEL_TXPHALIGNDONE,
    rxusrclk_in,
    rst_in_sync2_reg,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in);
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  output [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  input [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;

  wire \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [2:0]GTHE4_CHANNEL_TXPHALIGNDONE;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [0:0]GTHE4_CHANNEL_TXSYNCDONE;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ;
  wire [0:0]\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ;
  wire [1:0]\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx__0 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1_n_0 ;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire rst_in_sync2_reg;
  wire [0:0]rxusrclk_in;

  (* FSM_ENCODED_STATES = "ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET:01,ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_TX_DONE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] 
       (.C(rxusrclk_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx__0 [0]),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ),
        .R(gtwiz_buffbypass_tx_reset_in));
  (* FSM_ENCODED_STATES = "ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET:01,ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_TX_DONE:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] 
       (.C(rxusrclk_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx__0 [1]),
        .Q(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ),
        .R(gtwiz_buffbypass_tx_reset_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_12 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst 
       (.\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .GTHE4_CHANNEL_TXPHALIGNDONE(GTHE4_CHANNEL_TXPHALIGNDONE[0]),
        .Q(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_13 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst 
       (.D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx__0 ),
        .GTHE4_CHANNEL_TXSYNCDONE(GTHE4_CHANNEL_TXSYNCDONE),
        .Q({\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ,\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx }),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .rxusrclk_in(rxusrclk_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_reg 
       (.C(rxusrclk_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .D(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ),
        .Q(gtwiz_buffbypass_tx_done_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg 
       (.C(rxusrclk_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .Q(gtwiz_buffbypass_tx_error_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg_reg 
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg_reg 
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .R(gtwiz_buffbypass_tx_reset_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst 
       (.E(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .Q({\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ,\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx }),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .rst_in_sync2_reg_0(rst_in_sync2_reg),
        .rxusrclk_in(rxusrclk_in));
  LUT6 #(
    .INIT(64'hAAAAFFFF00005510)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1 
       (.I0(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg_n_0_[1] ),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I3(gtwiz_buffbypass_tx_start_user_in),
        .I4(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ),
        .I5(GTHE4_CHANNEL_TXDLYSRESET),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] 
       (.C(rxusrclk_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1_n_0 ),
        .Q(GTHE4_CHANNEL_TXDLYSRESET),
        .R(gtwiz_buffbypass_tx_reset_in));
  LUT3 #(
    .INIT(8'h80)) 
    txsyncallin_out0
       (.I0(GTHE4_CHANNEL_TXPHALIGNDONE[0]),
        .I1(GTHE4_CHANNEL_TXPHALIGNDONE[2]),
        .I2(GTHE4_CHANNEL_TXPHALIGNDONE[1]),
        .O(GTHE4_CHANNEL_TXSYNCALLIN));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_gtwiz_reset
   (gtwiz_reset_tx_done_out,
    rst_in_out_reg,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    GTHE4_CHANNEL_GTTXRESET,
    GTHE4_CHANNEL_TXUSERRDY,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    GTHE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_0,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    in0,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    i_in_meta_reg_0,
    drpclk_in,
    rxusrclk_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxpllclksel_in,
    txpllclksel_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync );
  output [0:0]gtwiz_reset_tx_done_out;
  output rst_in_out_reg;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]GTHE4_CHANNEL_GTTXRESET;
  output [0:0]GTHE4_CHANNEL_TXUSERRDY;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  output [0:0]GTHE4_CHANNEL_RXUSERRDY;
  output rst_in_out_reg_0;
  output cal_on_tx_reset_in;
  output cal_on_rx_reset_in;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input i_in_meta_reg_0;
  input [0:0]drpclk_in;
  input [0:0]rxusrclk_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [1:0]rxpllclksel_in;
  input [1:0]txpllclksel_in;
  input [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;

  wire \FSM_sequential_sm_reset_rx[2]_i_5_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_7_n_0 ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire cal_on_rx_reset_in;
  wire cal_on_tx_reset_in;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire i_in_meta_reg_0;
  wire in0;
  wire p_0_in;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire plllock_tx_sync;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_3;
  wire rst_in_out_reg;
  wire rst_in_out_reg_0;
  wire [1:0]rxpllclksel_in;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_sat_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_pll_timer_sat_i_2_n_0;
  wire sm_reset_tx_pll_timer_sat_i_3_n_0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [1:0]txpllclksel_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFBC0)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[0]),
        .I3(sm_reset_rx[2]),
        .O(sm_reset_rx__0[2]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(sm_reset_tx__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_sm_reset_tx[2]_i_7 
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .O(\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sm_reset_tx[2]_i_8 
       (.I0(sm_reset_tx[1]),
        .I1(sm_reset_tx[2]),
        .O(sm_reset_tx_pll_timer_clr));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(drpclk_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_14 bit_synchronizer_gtpowergood_inst
       (.drpclk_in(drpclk_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_15 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_rx[2]_i_3 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx[0]),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat),
        .sm_reset_rx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_16 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .\FSM_sequential_sm_reset_rx_reg[0] (\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_17 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_18 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .\FSM_sequential_sm_reset_tx[2]_i_5_0 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0] (\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .plllock_tx_sync(plllock_tx_sync),
        .sm_reset_tx_pll_timer_clr(sm_reset_tx_pll_timer_clr),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_19 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_0(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat),
        .sm_reset_rx_timer_sat_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_20 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0] (\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0]_1 (sm_reset_tx_timer_clr_reg_n_0),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .i_in_out_reg_1(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .sm_reset_tx_timer_clr_reg(\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_21 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_rx_done_int_reg(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .gtwiz_reset_rx_done_int_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_meta_reg_0(i_in_meta_reg),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_0(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat),
        .sm_reset_rx_timer_sat_reg(bit_synchronizer_plllock_rx_inst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_22 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_1),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_3),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_done_int_reg(\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ),
        .gtwiz_reset_tx_done_int_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_2),
        .plllock_tx_sync(plllock_tx_sync),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_clr_reg_0(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_bit_synchronizer_23 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg_0),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(GTHE4_CHANNEL_GTTXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_rx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(gtwiz_reset_qpll0reset_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.drpclk_in(drpclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_24 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(sm_reset_rx),
        .drpclk_in(drpclk_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtrxreset_out_reg(bit_synchronizer_plllock_rx_inst_n_0),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_25 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_26 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_27 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .\FSM_sequential_sm_reset_tx_reg[1]_0 (reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .drpclk_in(drpclk_in),
        .gttxreset_out_reg(bit_synchronizer_plllock_tx_inst_n_1),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_tx_any_inst_n_3),
        .txuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_28 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_29 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer_30 reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer_31 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_out_reg_0(rst_in_out_reg_0),
        .rst_in_sync3_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_32 reset_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .rst_in_out_reg_0(rst_in_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hABABABAA)) 
    rst_in_meta_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(rxpllclksel_in[0]),
        .I2(rxpllclksel_in[1]),
        .I3(txpllclksel_in[0]),
        .I4(txpllclksel_in[1]),
        .O(cal_on_tx_reset_in));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFEFEFEFF)) 
    rst_in_meta_i_1__3
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(rxpllclksel_in[0]),
        .I2(rxpllclksel_in[1]),
        .I3(txpllclksel_in[0]),
        .I4(txpllclksel_in[1]),
        .O(cal_on_rx_reset_in));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(GTHE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I5(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I4(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[7]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[21]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[3]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[22]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[2]),
        .I3(sm_reset_rx[1]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I2(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[9]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I3(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I4(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx_pll_timer_sat_i_2_n_0),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sm_reset_rx_pll_timer_sat_i_2
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I4(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sm_reset_rx_pll_timer_sat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I3(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I2(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(sm_reset_tx_pll_timer_sat_i_2_n_0),
        .O(sel));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[9]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I3(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I4(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx_pll_timer_sat_i_2_n_0),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sm_reset_tx_pll_timer_sat_i_2
       (.I0(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I1(sm_reset_tx_pll_timer_sat_i_3_n_0),
        .I2(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(sm_reset_tx_pll_timer_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_tx_pll_timer_sat_i_3
       (.I0(sm_reset_tx_pll_timer_ctr_reg[9]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(sm_reset_tx_pll_timer_sat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_3),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_3),
        .Q(GTHE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ,
    E,
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] ,
    rxusrclk_in,
    rst_in_sync2_reg_0,
    Q,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ,
    gtwiz_buffbypass_tx_start_user_in,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg );
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  output [0:0]E;
  output \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] ;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;
  input [1:0]Q;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;

  wire [0:0]E;
  wire \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] ;
  wire [1:0]Q;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire p_0_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  LUT5 #(
    .INIT(32'hAEFEAEAE)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1 
       (.I0(Q[0]),
        .I1(p_0_in),
        .I2(Q[1]),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I4(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_3 
       (.I0(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I2(gtwiz_buffbypass_tx_start_user_in),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hAAAA4454)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_buffbypass_tx_start_user_in),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I4(Q[1]),
        .O(\FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_sync2_reg_0),
        .D(1'b1),
        .Q(rst_in_meta));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_sync2_reg_0),
        .D(rst_in_sync3),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_sync2_reg_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_sync2_reg_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_sync2_reg_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer_30
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_inv_synchronizer_31
   (gtwiz_reset_tx_done_out,
    rst_in_out_reg_0,
    rxusrclk_in,
    rst_in_sync3_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  output rst_in_out_reg_0;
  input [0:0]rxusrclk_in;
  input rst_in_sync3_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire rst_in_sync3_reg_0;
  wire [0:0]rxusrclk_in;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_done_out),
        .O(rst_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync3_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer
   (drpclk_in);
  input [0:0]drpclk_in;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(1'b1),
        .Q(rst_in_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(1'b1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(1'b1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(1'b1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_24
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    Q,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    gtrxreset_out_reg,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int );
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [2:0]Q;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input gtrxreset_out_reg;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtrxreset_out_reg;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT6 #(
    .INIT(64'hFEFFFFFF00111101)) 
    gtrxreset_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(Q[2]),
        .I2(gtrxreset_out_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .O(rst_in_out_reg_0));
  LUT5 #(
    .INIT(32'hFDFF0100)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(gtwiz_reset_rx_any_sync),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_25
   (in0,
    drpclk_in,
    gtwiz_reset_rx_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_26
   (in0,
    drpclk_in,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_pll_and_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_27
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    \FSM_sequential_sm_reset_tx_reg[1]_0 ,
    rst_in_out_reg_0,
    drpclk_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    gttxreset_out_reg,
    GTHE4_CHANNEL_GTTXRESET,
    txuserrdy_out_reg,
    GTHE4_CHANNEL_TXUSERRDY);
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output \FSM_sequential_sm_reset_tx_reg[1]_0 ;
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [2:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input gttxreset_out_reg;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input txuserrdy_out_reg;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire \FSM_sequential_sm_reset_tx_reg[1]_0 ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]drpclk_in;
  wire gttxreset_out_reg;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txuserrdy_out_reg;

  LUT5 #(
    .INIT(32'hFFF70007)) 
    gttxreset_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(gtwiz_reset_tx_any_sync),
        .I3(gttxreset_out_reg),
        .I4(GTHE4_CHANNEL_GTTXRESET),
        .O(\FSM_sequential_sm_reset_tx_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_out_i_1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .O(gtwiz_reset_tx_any));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFEFBF01010105)) 
    txuserrdy_out_i_1
       (.I0(gtwiz_reset_tx_any_sync),
        .I1(Q[0]),
        .I2(txuserrdy_out_reg),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTHE4_CHANNEL_TXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_28
   (in0,
    drpclk_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_29
   (in0,
    drpclk_in,
    gtwiz_reset_tx_pll_and_datapath_in);
  output in0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_pll_and_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_pll_and_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_pll_and_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_pll_and_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_pll_and_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_32
   (rst_in_out_reg_0,
    drpclk_in,
    gtwiz_reset_qpll0lock_in);
  output rst_in_out_reg_0;
  input [0:0]drpclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire [0:0]drpclk_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(rst_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_34
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_35
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_42
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_47
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_52
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_53
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_61
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_66
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_71
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_72
   (cal_on_tx_reset_in_sync,
    drpclk_in,
    cal_on_tx_reset_in);
  output cal_on_tx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_80
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_14_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_14_reset_synchronizer_85
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_axi4lite
   (p_0_in,
    irq,
    axi_wready_reg_0,
    axi_awready_reg_0,
    axi_arready_reg_0,
    i_reg_clkdet_tx_tmr_clr_reg_0,
    i_reg_clkdet_rx_tmr_clr_reg_0,
    i_reg_clkdet_run,
    vid_phy_axi4lite_bvalid,
    axi_rvalid_reg_0,
    i_reg_clkdet_tx_freq_rst_reg_0,
    i_reg_clkdet_rx_freq_rst_reg_0,
    \slv_reg_0x2C_reg[0]_0 ,
    Q,
    \slv_reg_0x11C_reg[30]_0 ,
    \slv_reg_0x11C_reg[6]_0 ,
    \slv_reg_0x11C_reg[31]_0 ,
    \slv_reg_0x11C_reg[7]_0 ,
    D,
    src_in,
    \slv_reg_0x40_reg[31]_0 ,
    \slv_reg_0x10_reg[31]_0 ,
    \slv_reg_0x200_reg[16]_0 ,
    \slv_reg_0x120_reg[10]_0 ,
    \slv_reg_0x30_reg[2]_0 ,
    \slv_reg_0x38_reg[18]_0 ,
    \slv_reg_0x44_reg[31]_0 ,
    \slv_reg_0x68_reg[17]_0 ,
    \slv_reg_0x6C_reg[17]_0 ,
    \slv_reg_0x60_reg[31]_0 ,
    \slv_reg_0x74_reg[1]_0 ,
    \slv_reg_0x7C_reg[31]_0 ,
    \slv_reg_0x70_reg[22]_0 ,
    \slv_reg_0x80_reg[15]_0 ,
    \slv_reg_0x48_reg[31]_0 ,
    \slv_reg_0x108_reg[20]_0 ,
    \slv_reg_0x154_reg[0]_0 ,
    \slv_reg_0x208_reg[31]_0 ,
    \slv_reg_0x134_reg[3]_0 ,
    \axi_araddr_reg[3]_0 ,
    \slv_reg_0x124_reg[31]_0 ,
    E,
    i_reg_clkdet_run_reg_0,
    i_reg_clkdet_run_reg_1,
    SR,
    i_reg_clkdet_rx_tmr_clr_reg_1,
    DI,
    i_reg_clkdet_run_reg_2,
    \slv_reg_0x200_reg[16]_1 ,
    \syncstages_ff_reg[2] ,
    \syncstages_ff_reg[2]_0 ,
    \slv_reg_0x214_reg[31]_0 ,
    \slv_reg_0x218_reg[31]_0 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    b0_MMCM_TX_DRP_LOCKED_DLY8_out,
    \syncstages_ff_reg[2]_1 ,
    \syncstages_ff_reg[2]_2 ,
    \syncstages_ff_reg[2]_3 ,
    \syncstages_ff_reg[2]_4 ,
    \slv_reg_0x2C_reg[1]_0 ,
    vid_phy_axi4lite_rdata,
    \drp_txn_available_q_reg[5]_0 ,
    vid_phy_axi4lite_aclk,
    dest_out,
    gt_status_rx_resetdone_updated_q_reg_0,
    gt_status_cpll_lock_updated_q_reg_0,
    gt_status_qpll_lock_updated_q_reg_0,
    gt_status_tx_alignment_updated_q_reg_0,
    gt_status_qpll1_lock_updated_q_reg_0,
    vid_phy_status_sb_tx_tdata,
    clkdet_tx_timer_event_updated_q_reg_0,
    clkdet_tx_freq_event_updated_q_reg_0,
    clkdet_rx_timer_event_updated_q_reg_0,
    clkdet_rx_freq_event_updated_q_reg_0,
    vid_phy_axi4lite_wdata,
    clk_tx_tmr_evt_reg,
    clk_a_del,
    i_reg_clkdet_tx_freq_rst_reg_1,
    clk_rx_tmr_evt_reg,
    clk_a_del_0,
    clk_rx_freq_lock,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_arvalid,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata[17]_i_6_0 ,
    \axi_rdata[4]_i_5 ,
    clk_tx_freq,
    \axi_rdata[1]_i_3_0 ,
    \axi_rdata[1]_i_3_1 ,
    gtpowergood_out,
    \axi_rdata[9]_i_5 ,
    \axi_rdata[9]_i_5_0 ,
    \axi_rdata_reg[17]_0 ,
    DRP_Status_common,
    DRP_Status_b0gt2,
    DRP_Rsp_Rd_Toggle_reg,
    \axi_rdata[12]_i_5_0 ,
    \axi_rdata[20]_i_2_0 ,
    \axi_rdata[19]_i_2_0 ,
    DRP_Status_b0gt1,
    DRP_Status_b0gt0,
    DRP_Rsp_Rd_Toggle_reg_0,
    DRP_Rsp_Rd_Toggle_reg_1,
    DRP_Rsp_Rd_Toggle_reg_2,
    \axi_rdata[3]_i_6_0 ,
    \axi_rdata[11]_i_2_0 ,
    \axi_rdata[17]_i_3_0 ,
    \axi_rdata[16]_i_4_0 ,
    \axi_rdata[11]_i_5_0 ,
    \axi_rdata[12]_i_5_1 ,
    \axi_rdata_reg[13]_0 ,
    \axi_rdata[14]_i_5_0 ,
    \axi_rdata[15]_i_5_0 ,
    \axi_rdata[16]_i_2_0 ,
    \axi_rdata_reg[17]_1 ,
    \axi_rdata[18]_i_2_0 ,
    \axi_rdata[19]_i_5_0 ,
    \axi_rdata[20]_i_2_1 ,
    \axi_rdata_reg[21]_0 ,
    \axi_rdata[22]_i_4_0 ,
    \axi_rdata[23]_i_4_0 ,
    \axi_rdata[24]_i_4_0 ,
    \axi_rdata[25]_i_2_0 ,
    \axi_rdata[26]_i_4_0 ,
    \axi_rdata[27]_i_4_0 ,
    \axi_rdata[28]_i_4_0 ,
    \axi_rdata[3]_i_2_0 ,
    clk_dru_freq,
    \axi_rdata[11]_i_4_0 ,
    \clk_tx_tmr_reg[31] ,
    \clk_rx_tmr_reg[31] ,
    CO,
    \clk_rx_flt_lock_cnt_reg[0] ,
    clk_rx_freq_lock_reg,
    \clk_rx_flt_lock_cnt1_inferred__0/i__carry ,
    \syncstages_ff_reg[0] ,
    \clk_tx_tmr_reg[0] ,
    clk_tx_tmr0,
    \clk_rx_tmr_reg[0] ,
    clk_rx_tmr0,
    b0_MMCM_TX_DRP_LOCKED_DLY_reg,
    MMCM_LOCKED_OUT,
    b0_MMCM_TX_DRP_LOCKED_DLY_reg_0,
    b0_MMCM_TX_DRP_LOCKED_DLY_reg_1,
    b0_MMCM_TX_DRP_LOCKED_DLY_reg_2,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_rready,
    DRP_Rsp_Rd_Toggle_reg_3,
    DRP_Rsp_Rd_Toggle_reg_4,
    DRP_Rsp_Rd_Toggle_reg_5,
    DRP_Rsp_Rd_Toggle_reg_6,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_araddr);
  output p_0_in;
  output irq;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output axi_arready_reg_0;
  output i_reg_clkdet_tx_tmr_clr_reg_0;
  output i_reg_clkdet_rx_tmr_clr_reg_0;
  output i_reg_clkdet_run;
  output vid_phy_axi4lite_bvalid;
  output axi_rvalid_reg_0;
  output i_reg_clkdet_tx_freq_rst_reg_0;
  output i_reg_clkdet_rx_freq_rst_reg_0;
  output \slv_reg_0x2C_reg[0]_0 ;
  output [0:0]Q;
  output \slv_reg_0x11C_reg[30]_0 ;
  output \slv_reg_0x11C_reg[6]_0 ;
  output \slv_reg_0x11C_reg[31]_0 ;
  output \slv_reg_0x11C_reg[7]_0 ;
  output [0:0]D;
  output [3:0]src_in;
  output [29:0]\slv_reg_0x40_reg[31]_0 ;
  output [16:0]\slv_reg_0x10_reg[31]_0 ;
  output [11:0]\slv_reg_0x200_reg[16]_0 ;
  output [1:0]\slv_reg_0x120_reg[10]_0 ;
  output [1:0]\slv_reg_0x30_reg[2]_0 ;
  output [8:0]\slv_reg_0x38_reg[18]_0 ;
  output [29:0]\slv_reg_0x44_reg[31]_0 ;
  output [17:0]\slv_reg_0x68_reg[17]_0 ;
  output [17:0]\slv_reg_0x6C_reg[17]_0 ;
  output [29:0]\slv_reg_0x60_reg[31]_0 ;
  output [1:0]\slv_reg_0x74_reg[1]_0 ;
  output [31:0]\slv_reg_0x7C_reg[31]_0 ;
  output [17:0]\slv_reg_0x70_reg[22]_0 ;
  output [15:0]\slv_reg_0x80_reg[15]_0 ;
  output [29:0]\slv_reg_0x48_reg[31]_0 ;
  output [14:0]\slv_reg_0x108_reg[20]_0 ;
  output [0:0]\slv_reg_0x154_reg[0]_0 ;
  output [20:0]\slv_reg_0x208_reg[31]_0 ;
  output [3:0]\slv_reg_0x134_reg[3]_0 ;
  output \axi_araddr_reg[3]_0 ;
  output [26:0]\slv_reg_0x124_reg[31]_0 ;
  output [0:0]E;
  output [0:0]i_reg_clkdet_run_reg_0;
  output [0:0]i_reg_clkdet_run_reg_1;
  output [0:0]SR;
  output [0:0]i_reg_clkdet_rx_tmr_clr_reg_1;
  output [1:0]DI;
  output i_reg_clkdet_run_reg_2;
  output [1:0]\slv_reg_0x200_reg[16]_1 ;
  output \syncstages_ff_reg[2] ;
  output \syncstages_ff_reg[2]_0 ;
  output [31:0]\slv_reg_0x214_reg[31]_0 ;
  output [31:0]\slv_reg_0x218_reg[31]_0 ;
  output [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  output b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  output \syncstages_ff_reg[2]_1 ;
  output \syncstages_ff_reg[2]_2 ;
  output \syncstages_ff_reg[2]_3 ;
  output \syncstages_ff_reg[2]_4 ;
  output \slv_reg_0x2C_reg[1]_0 ;
  output [31:0]vid_phy_axi4lite_rdata;
  output [4:0]\drp_txn_available_q_reg[5]_0 ;
  input vid_phy_axi4lite_aclk;
  input dest_out;
  input gt_status_rx_resetdone_updated_q_reg_0;
  input gt_status_cpll_lock_updated_q_reg_0;
  input gt_status_qpll_lock_updated_q_reg_0;
  input gt_status_tx_alignment_updated_q_reg_0;
  input gt_status_qpll1_lock_updated_q_reg_0;
  input [0:0]vid_phy_status_sb_tx_tdata;
  input clkdet_tx_timer_event_updated_q_reg_0;
  input clkdet_tx_freq_event_updated_q_reg_0;
  input clkdet_rx_timer_event_updated_q_reg_0;
  input clkdet_rx_freq_event_updated_q_reg_0;
  input [31:0]vid_phy_axi4lite_wdata;
  input clk_tx_tmr_evt_reg;
  input clk_a_del;
  input i_reg_clkdet_tx_freq_rst_reg_1;
  input clk_rx_tmr_evt_reg;
  input clk_a_del_0;
  input clk_rx_freq_lock;
  input vid_phy_axi4lite_aresetn;
  input vid_phy_axi4lite_wvalid;
  input vid_phy_axi4lite_awvalid;
  input vid_phy_axi4lite_arvalid;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata[17]_i_6_0 ;
  input [1:0]\axi_rdata[4]_i_5 ;
  input [17:0]clk_tx_freq;
  input \axi_rdata[1]_i_3_0 ;
  input \axi_rdata[1]_i_3_1 ;
  input [2:0]gtpowergood_out;
  input \axi_rdata[9]_i_5 ;
  input \axi_rdata[9]_i_5_0 ;
  input \axi_rdata_reg[17]_0 ;
  input [16:0]DRP_Status_common;
  input [16:0]DRP_Status_b0gt2;
  input DRP_Rsp_Rd_Toggle_reg;
  input [1:0]\axi_rdata[12]_i_5_0 ;
  input [1:0]\axi_rdata[20]_i_2_0 ;
  input [2:0]\axi_rdata[19]_i_2_0 ;
  input [16:0]DRP_Status_b0gt1;
  input [16:0]DRP_Status_b0gt0;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input DRP_Rsp_Rd_Toggle_reg_1;
  input DRP_Rsp_Rd_Toggle_reg_2;
  input [2:0]\axi_rdata[3]_i_6_0 ;
  input [2:0]\axi_rdata[11]_i_2_0 ;
  input [16:0]\axi_rdata[17]_i_3_0 ;
  input \axi_rdata[16]_i_4_0 ;
  input \axi_rdata[11]_i_5_0 ;
  input \axi_rdata[12]_i_5_1 ;
  input \axi_rdata_reg[13]_0 ;
  input \axi_rdata[14]_i_5_0 ;
  input \axi_rdata[15]_i_5_0 ;
  input \axi_rdata[16]_i_2_0 ;
  input \axi_rdata_reg[17]_1 ;
  input \axi_rdata[18]_i_2_0 ;
  input \axi_rdata[19]_i_5_0 ;
  input \axi_rdata[20]_i_2_1 ;
  input \axi_rdata_reg[21]_0 ;
  input \axi_rdata[22]_i_4_0 ;
  input \axi_rdata[23]_i_4_0 ;
  input \axi_rdata[24]_i_4_0 ;
  input \axi_rdata[25]_i_2_0 ;
  input \axi_rdata[26]_i_4_0 ;
  input \axi_rdata[27]_i_4_0 ;
  input \axi_rdata[28]_i_4_0 ;
  input \axi_rdata[3]_i_2_0 ;
  input [17:0]clk_dru_freq;
  input \axi_rdata[11]_i_4_0 ;
  input \clk_tx_tmr_reg[31] ;
  input \clk_rx_tmr_reg[31] ;
  input [0:0]CO;
  input \clk_rx_flt_lock_cnt_reg[0] ;
  input [3:0]clk_rx_freq_lock_reg;
  input [3:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry ;
  input \syncstages_ff_reg[0] ;
  input [0:0]\clk_tx_tmr_reg[0] ;
  input [30:0]clk_tx_tmr0;
  input [0:0]\clk_rx_tmr_reg[0] ;
  input [30:0]clk_rx_tmr0;
  input [5:0]b0_MMCM_TX_DRP_LOCKED_DLY_reg;
  input MMCM_LOCKED_OUT;
  input b0_MMCM_TX_DRP_LOCKED_DLY_reg_0;
  input b0_MMCM_TX_DRP_LOCKED_DLY_reg_1;
  input b0_MMCM_TX_DRP_LOCKED_DLY_reg_2;
  input vid_phy_axi4lite_bready;
  input vid_phy_axi4lite_rready;
  input DRP_Rsp_Rd_Toggle_reg_3;
  input DRP_Rsp_Rd_Toggle_reg_4;
  input DRP_Rsp_Rd_Toggle_reg_5;
  input DRP_Rsp_Rd_Toggle_reg_6;
  input [7:0]vid_phy_axi4lite_awaddr;
  input [7:0]vid_phy_axi4lite_araddr;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire DRP_Rsp_Rd_Toggle_i_2__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3_n_0;
  wire DRP_Rsp_Rd_Toggle_reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Rsp_Rd_Toggle_reg_1;
  wire DRP_Rsp_Rd_Toggle_reg_2;
  wire DRP_Rsp_Rd_Toggle_reg_3;
  wire DRP_Rsp_Rd_Toggle_reg_4;
  wire DRP_Rsp_Rd_Toggle_reg_5;
  wire DRP_Rsp_Rd_Toggle_reg_6;
  wire [16:0]DRP_Status_b0gt0;
  wire [16:0]DRP_Status_b0gt1;
  wire [16:0]DRP_Status_b0gt2;
  wire [16:0]DRP_Status_common;
  wire [0:0]E;
  wire MMCM_LOCKED_OUT;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr_reg[3]_0 ;
  wire \axi_araddr_reg_n_0_[2] ;
  wire \axi_araddr_reg_n_0_[3] ;
  wire \axi_araddr_reg_n_0_[4] ;
  wire \axi_araddr_reg_n_0_[5] ;
  wire \axi_araddr_reg_n_0_[6] ;
  wire \axi_araddr_reg_n_0_[7] ;
  wire \axi_araddr_reg_n_0_[8] ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire axi_awready0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_10_n_0 ;
  wire \axi_rdata[0]_i_11_n_0 ;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_11_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire [2:0]\axi_rdata[11]_i_2_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire [1:0]\axi_rdata[12]_i_5_0 ;
  wire \axi_rdata[12]_i_5_1 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[12]_i_8_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[13]_i_8_n_0 ;
  wire \axi_rdata[13]_i_9_n_0 ;
  wire \axi_rdata[14]_i_10_n_0 ;
  wire \axi_rdata[14]_i_11_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[14]_i_8_n_0 ;
  wire \axi_rdata[14]_i_9_n_0 ;
  wire \axi_rdata[15]_i_10_n_0 ;
  wire \axi_rdata[15]_i_11_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_8_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_10_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_13_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_2_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[16]_i_8_n_0 ;
  wire \axi_rdata[16]_i_9_n_0 ;
  wire \axi_rdata[17]_i_10_n_0 ;
  wire \axi_rdata[17]_i_11_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_24_n_0 ;
  wire \axi_rdata[17]_i_25_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire [16:0]\axi_rdata[17]_i_3_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_8_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_2_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_8_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire [2:0]\axi_rdata[19]_i_2_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[19]_i_8_n_0 ;
  wire \axi_rdata[19]_i_9_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_11_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_24_n_0 ;
  wire \axi_rdata[1]_i_25_n_0 ;
  wire \axi_rdata[1]_i_26_n_0 ;
  wire \axi_rdata[1]_i_3_0 ;
  wire \axi_rdata[1]_i_3_1 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire [1:0]\axi_rdata[20]_i_2_0 ;
  wire \axi_rdata[20]_i_2_1 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[20]_i_8_n_0 ;
  wire \axi_rdata[20]_i_9_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_8_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_8_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_10_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[24]_i_8_n_0 ;
  wire \axi_rdata[24]_i_9_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_2_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_8_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[26]_i_8_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[27]_i_8_n_0 ;
  wire \axi_rdata[27]_i_9_n_0 ;
  wire \axi_rdata[28]_i_10_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_14_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[28]_i_8_n_0 ;
  wire \axi_rdata[28]_i_9_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[29]_i_8_n_0 ;
  wire \axi_rdata[29]_i_9_n_0 ;
  wire \axi_rdata[2]_i_10_n_0 ;
  wire \axi_rdata[2]_i_11_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_9_n_0 ;
  wire \axi_rdata[31]_i_10_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_27_n_0 ;
  wire \axi_rdata[31]_i_28_n_0 ;
  wire \axi_rdata[31]_i_29_n_0 ;
  wire \axi_rdata[31]_i_30_n_0 ;
  wire \axi_rdata[31]_i_31_n_0 ;
  wire \axi_rdata[31]_i_32_n_0 ;
  wire \axi_rdata[31]_i_33_n_0 ;
  wire \axi_rdata[31]_i_34_n_0 ;
  wire \axi_rdata[31]_i_35_n_0 ;
  wire \axi_rdata[31]_i_36_n_0 ;
  wire \axi_rdata[31]_i_37_n_0 ;
  wire \axi_rdata[31]_i_38_n_0 ;
  wire \axi_rdata[31]_i_39_n_0 ;
  wire \axi_rdata[31]_i_40_n_0 ;
  wire \axi_rdata[31]_i_41_n_0 ;
  wire \axi_rdata[31]_i_42_n_0 ;
  wire \axi_rdata[31]_i_43_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_11_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_2_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire [2:0]\axi_rdata[3]_i_6_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[3]_i_8_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_10_n_0 ;
  wire \axi_rdata[4]_i_11_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire [1:0]\axi_rdata[4]_i_5 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_8_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_11_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_8_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_11_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_11_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_10_n_0 ;
  wire \axi_rdata[8]_i_11_n_0 ;
  wire \axi_rdata[8]_i_12_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_11_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5 ;
  wire \axi_rdata[9]_i_5_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata[9]_i_8_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire \axi_rdata_reg[13]_0 ;
  wire \axi_rdata_reg[17]_0 ;
  wire \axi_rdata_reg[17]_1 ;
  wire \axi_rdata_reg[21]_0 ;
  wire \axi_rdata_reg[5]_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  wire [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0;
  wire [5:0]b0_MMCM_TX_DRP_LOCKED_DLY_reg;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_reg_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_reg_1;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_reg_2;
  wire clk_a_del;
  wire clk_a_del_0;
  wire [17:0]clk_dru_freq;
  wire [3:0]\clk_rx_flt_lock_cnt1_inferred__0/i__carry ;
  wire \clk_rx_flt_lock_cnt_reg[0] ;
  wire clk_rx_freq_lock;
  wire [3:0]clk_rx_freq_lock_reg;
  wire [30:0]clk_rx_tmr0;
  wire clk_rx_tmr_evt_reg;
  wire [0:0]\clk_rx_tmr_reg[0] ;
  wire \clk_rx_tmr_reg[31] ;
  wire [17:0]clk_tx_freq;
  wire [30:0]clk_tx_tmr0;
  wire clk_tx_tmr_evt_reg;
  wire [0:0]\clk_tx_tmr_reg[0] ;
  wire \clk_tx_tmr_reg[31] ;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_freq_event_updated_q_reg_0;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_rx_timer_event_updated_q_reg_0;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_freq_event_updated_q_reg_0;
  wire clkdet_tx_timer_event_updated_q;
  wire clkdet_tx_timer_event_updated_q_reg_0;
  wire [31:2]data38;
  wire [31:2]data43;
  wire dest_out;
  wire [5:0]drp_txn_available_q;
  wire \drp_txn_available_q[2]_i_2_n_0 ;
  wire \drp_txn_available_q[5]_i_2_n_0 ;
  wire \drp_txn_available_q[5]_i_3_n_0 ;
  wire [4:0]\drp_txn_available_q_reg[5]_0 ;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_cpll_lock_updated_q_reg_0;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q_reg_0;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_qpll_lock_updated_q_reg_0;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_rx_resetdone_updated_q_reg_0;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_alignment_updated_q_reg_0;
  wire gt_status_tx_resetdone_updated_q;
  wire [2:0]gtpowergood_out;
  wire i_reg_clkdet_run;
  wire [0:0]i_reg_clkdet_run_reg_0;
  wire [0:0]i_reg_clkdet_run_reg_1;
  wire i_reg_clkdet_run_reg_2;
  wire i_reg_clkdet_rx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_rx_freq_rst_reg_0;
  wire i_reg_clkdet_rx_tmr_clr;
  wire i_reg_clkdet_rx_tmr_clr_reg_0;
  wire [0:0]i_reg_clkdet_rx_tmr_clr_reg_1;
  wire i_reg_clkdet_rx_tmr_ld;
  wire i_reg_clkdet_rx_tmr_ld_reg_n_0;
  wire i_reg_clkdet_tx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_tx_freq_rst_reg_0;
  wire i_reg_clkdet_tx_freq_rst_reg_1;
  wire i_reg_clkdet_tx_tmr_clr;
  wire i_reg_clkdet_tx_tmr_clr_reg_0;
  wire i_reg_clkdet_tx_tmr_ld;
  wire i_reg_clkdet_tx_tmr_ld_i_2_n_0;
  wire [31:0]imr;
  wire [31:0]imr_reg;
  wire irq;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire n_0_1433;
  wire p_0_in;
  wire p_0_in10_in;
  wire p_168_in;
  wire p_169_in;
  wire p_170_in;
  wire [2:0]p_171_in;
  wire p_172_in;
  wire p_173_in;
  wire p_174_in;
  wire p_175_in;
  wire [2:0]p_176_in;
  wire p_177_in;
  wire p_178_in;
  wire p_179_in;
  wire p_180_in;
  wire [2:0]p_181_in;
  wire p_182_in;
  wire p_183_in;
  wire p_184_in;
  wire p_185_in;
  wire [2:0]p_186_in;
  wire [7:7]p_1_in;
  wire [8:0]p_216_in;
  wire p_217_in;
  wire p_218_in;
  wire [36:0]p_223_in;
  wire [11:0]p_2_in;
  wire p_2_in12_in;
  wire [11:0]p_3_in;
  wire p_9_in;
  wire [16:16]reg_data_out;
  wire [31:0]reg_data_out__0;
  wire [7:0]sel0;
  wire \slv_reg_0x100[31]_i_1_n_0 ;
  wire \slv_reg_0x100_reg_n_0_[0] ;
  wire \slv_reg_0x100_reg_n_0_[16] ;
  wire \slv_reg_0x100_reg_n_0_[24] ;
  wire \slv_reg_0x100_reg_n_0_[31] ;
  wire \slv_reg_0x100_reg_n_0_[8] ;
  wire \slv_reg_0x108[31]_i_1_n_0 ;
  wire [14:0]\slv_reg_0x108_reg[20]_0 ;
  wire \slv_reg_0x108_reg_n_0_[13] ;
  wire \slv_reg_0x108_reg_n_0_[14] ;
  wire \slv_reg_0x108_reg_n_0_[15] ;
  wire \slv_reg_0x108_reg_n_0_[21] ;
  wire \slv_reg_0x108_reg_n_0_[22] ;
  wire \slv_reg_0x108_reg_n_0_[23] ;
  wire \slv_reg_0x108_reg_n_0_[24] ;
  wire \slv_reg_0x108_reg_n_0_[25] ;
  wire \slv_reg_0x108_reg_n_0_[26] ;
  wire \slv_reg_0x108_reg_n_0_[27] ;
  wire \slv_reg_0x108_reg_n_0_[28] ;
  wire \slv_reg_0x108_reg_n_0_[29] ;
  wire \slv_reg_0x108_reg_n_0_[30] ;
  wire \slv_reg_0x108_reg_n_0_[31] ;
  wire \slv_reg_0x108_reg_n_0_[5] ;
  wire \slv_reg_0x108_reg_n_0_[6] ;
  wire \slv_reg_0x108_reg_n_0_[7] ;
  wire \slv_reg_0x10C[31]_i_1_n_0 ;
  wire \slv_reg_0x10C_reg_n_0_[0] ;
  wire \slv_reg_0x10C_reg_n_0_[10] ;
  wire \slv_reg_0x10C_reg_n_0_[11] ;
  wire \slv_reg_0x10C_reg_n_0_[12] ;
  wire \slv_reg_0x10C_reg_n_0_[13] ;
  wire \slv_reg_0x10C_reg_n_0_[14] ;
  wire \slv_reg_0x10C_reg_n_0_[15] ;
  wire \slv_reg_0x10C_reg_n_0_[16] ;
  wire \slv_reg_0x10C_reg_n_0_[17] ;
  wire \slv_reg_0x10C_reg_n_0_[18] ;
  wire \slv_reg_0x10C_reg_n_0_[19] ;
  wire \slv_reg_0x10C_reg_n_0_[1] ;
  wire \slv_reg_0x10C_reg_n_0_[20] ;
  wire \slv_reg_0x10C_reg_n_0_[21] ;
  wire \slv_reg_0x10C_reg_n_0_[22] ;
  wire \slv_reg_0x10C_reg_n_0_[23] ;
  wire \slv_reg_0x10C_reg_n_0_[24] ;
  wire \slv_reg_0x10C_reg_n_0_[25] ;
  wire \slv_reg_0x10C_reg_n_0_[26] ;
  wire \slv_reg_0x10C_reg_n_0_[27] ;
  wire \slv_reg_0x10C_reg_n_0_[28] ;
  wire \slv_reg_0x10C_reg_n_0_[29] ;
  wire \slv_reg_0x10C_reg_n_0_[2] ;
  wire \slv_reg_0x10C_reg_n_0_[30] ;
  wire \slv_reg_0x10C_reg_n_0_[31] ;
  wire \slv_reg_0x10C_reg_n_0_[3] ;
  wire \slv_reg_0x10C_reg_n_0_[4] ;
  wire \slv_reg_0x10C_reg_n_0_[5] ;
  wire \slv_reg_0x10C_reg_n_0_[6] ;
  wire \slv_reg_0x10C_reg_n_0_[7] ;
  wire \slv_reg_0x10C_reg_n_0_[8] ;
  wire \slv_reg_0x10C_reg_n_0_[9] ;
  wire \slv_reg_0x10[31]_i_1_n_0 ;
  wire \slv_reg_0x10[31]_i_2_n_0 ;
  wire [16:0]\slv_reg_0x10_reg[31]_0 ;
  wire \slv_reg_0x10_reg_n_0_[11] ;
  wire \slv_reg_0x10_reg_n_0_[12] ;
  wire \slv_reg_0x10_reg_n_0_[13] ;
  wire \slv_reg_0x10_reg_n_0_[14] ;
  wire \slv_reg_0x10_reg_n_0_[15] ;
  wire \slv_reg_0x10_reg_n_0_[16] ;
  wire \slv_reg_0x10_reg_n_0_[17] ;
  wire \slv_reg_0x10_reg_n_0_[18] ;
  wire \slv_reg_0x10_reg_n_0_[19] ;
  wire \slv_reg_0x10_reg_n_0_[20] ;
  wire \slv_reg_0x10_reg_n_0_[21] ;
  wire \slv_reg_0x10_reg_n_0_[22] ;
  wire \slv_reg_0x10_reg_n_0_[23] ;
  wire \slv_reg_0x10_reg_n_0_[3] ;
  wire \slv_reg_0x10_reg_n_0_[7] ;
  wire slv_reg_0x110;
  wire \slv_reg_0x110[31]_i_1_n_0 ;
  wire \slv_reg_0x110_reg_n_0_[0] ;
  wire \slv_reg_0x110_reg_n_0_[10] ;
  wire \slv_reg_0x110_reg_n_0_[1] ;
  wire \slv_reg_0x110_reg_n_0_[2] ;
  wire \slv_reg_0x110_reg_n_0_[30] ;
  wire \slv_reg_0x110_reg_n_0_[31] ;
  wire \slv_reg_0x110_reg_n_0_[3] ;
  wire \slv_reg_0x110_reg_n_0_[4] ;
  wire \slv_reg_0x110_reg_n_0_[5] ;
  wire \slv_reg_0x110_reg_n_0_[6] ;
  wire \slv_reg_0x110_reg_n_0_[7] ;
  wire \slv_reg_0x110_reg_n_0_[9] ;
  wire slv_reg_0x114;
  wire \slv_reg_0x114[31]_i_1_n_0 ;
  wire \slv_reg_0x114_reg_n_0_[0] ;
  wire \slv_reg_0x114_reg_n_0_[10] ;
  wire \slv_reg_0x114_reg_n_0_[1] ;
  wire \slv_reg_0x114_reg_n_0_[2] ;
  wire \slv_reg_0x114_reg_n_0_[30] ;
  wire \slv_reg_0x114_reg_n_0_[31] ;
  wire \slv_reg_0x114_reg_n_0_[3] ;
  wire \slv_reg_0x114_reg_n_0_[4] ;
  wire \slv_reg_0x114_reg_n_0_[5] ;
  wire \slv_reg_0x114_reg_n_0_[6] ;
  wire \slv_reg_0x114_reg_n_0_[7] ;
  wire \slv_reg_0x114_reg_n_0_[9] ;
  wire slv_reg_0x11C;
  wire \slv_reg_0x11C[31]_i_1_n_0 ;
  wire \slv_reg_0x11C_reg[30]_0 ;
  wire \slv_reg_0x11C_reg[31]_0 ;
  wire \slv_reg_0x11C_reg[6]_0 ;
  wire \slv_reg_0x11C_reg[7]_0 ;
  wire \slv_reg_0x11C_reg_n_0_[0] ;
  wire \slv_reg_0x11C_reg_n_0_[1] ;
  wire \slv_reg_0x11C_reg_n_0_[2] ;
  wire \slv_reg_0x11C_reg_n_0_[31] ;
  wire \slv_reg_0x11C_reg_n_0_[3] ;
  wire \slv_reg_0x11C_reg_n_0_[4] ;
  wire \slv_reg_0x11C_reg_n_0_[5] ;
  wire \slv_reg_0x11C_reg_n_0_[7] ;
  wire \slv_reg_0x11C_reg_n_0_[9] ;
  wire \slv_reg_0x120[31]_i_1_n_0 ;
  wire [1:0]\slv_reg_0x120_reg[10]_0 ;
  wire \slv_reg_0x124[31]_i_1_n_0 ;
  wire [26:0]\slv_reg_0x124_reg[31]_0 ;
  wire \slv_reg_0x124_reg_n_0_[10] ;
  wire \slv_reg_0x124_reg_n_0_[11] ;
  wire \slv_reg_0x124_reg_n_0_[14] ;
  wire \slv_reg_0x124_reg_n_0_[15] ;
  wire \slv_reg_0x124_reg_n_0_[9] ;
  wire \slv_reg_0x134[31]_i_1_n_0 ;
  wire [3:0]\slv_reg_0x134_reg[3]_0 ;
  wire \slv_reg_0x134_reg_n_0_[10] ;
  wire \slv_reg_0x134_reg_n_0_[11] ;
  wire \slv_reg_0x134_reg_n_0_[12] ;
  wire \slv_reg_0x134_reg_n_0_[13] ;
  wire \slv_reg_0x134_reg_n_0_[14] ;
  wire \slv_reg_0x134_reg_n_0_[15] ;
  wire \slv_reg_0x134_reg_n_0_[16] ;
  wire \slv_reg_0x134_reg_n_0_[17] ;
  wire \slv_reg_0x134_reg_n_0_[18] ;
  wire \slv_reg_0x134_reg_n_0_[19] ;
  wire \slv_reg_0x134_reg_n_0_[20] ;
  wire \slv_reg_0x134_reg_n_0_[21] ;
  wire \slv_reg_0x134_reg_n_0_[22] ;
  wire \slv_reg_0x134_reg_n_0_[23] ;
  wire \slv_reg_0x134_reg_n_0_[24] ;
  wire \slv_reg_0x134_reg_n_0_[25] ;
  wire \slv_reg_0x134_reg_n_0_[26] ;
  wire \slv_reg_0x134_reg_n_0_[27] ;
  wire \slv_reg_0x134_reg_n_0_[28] ;
  wire \slv_reg_0x134_reg_n_0_[29] ;
  wire \slv_reg_0x134_reg_n_0_[30] ;
  wire \slv_reg_0x134_reg_n_0_[31] ;
  wire \slv_reg_0x134_reg_n_0_[4] ;
  wire \slv_reg_0x134_reg_n_0_[5] ;
  wire \slv_reg_0x134_reg_n_0_[6] ;
  wire \slv_reg_0x134_reg_n_0_[7] ;
  wire \slv_reg_0x134_reg_n_0_[8] ;
  wire \slv_reg_0x134_reg_n_0_[9] ;
  wire \slv_reg_0x138[31]_i_1_n_0 ;
  wire \slv_reg_0x138_reg_n_0_[0] ;
  wire \slv_reg_0x138_reg_n_0_[10] ;
  wire \slv_reg_0x138_reg_n_0_[11] ;
  wire \slv_reg_0x138_reg_n_0_[12] ;
  wire \slv_reg_0x138_reg_n_0_[13] ;
  wire \slv_reg_0x138_reg_n_0_[14] ;
  wire \slv_reg_0x138_reg_n_0_[15] ;
  wire \slv_reg_0x138_reg_n_0_[16] ;
  wire \slv_reg_0x138_reg_n_0_[17] ;
  wire \slv_reg_0x138_reg_n_0_[18] ;
  wire \slv_reg_0x138_reg_n_0_[19] ;
  wire \slv_reg_0x138_reg_n_0_[1] ;
  wire \slv_reg_0x138_reg_n_0_[20] ;
  wire \slv_reg_0x138_reg_n_0_[21] ;
  wire \slv_reg_0x138_reg_n_0_[22] ;
  wire \slv_reg_0x138_reg_n_0_[23] ;
  wire \slv_reg_0x138_reg_n_0_[24] ;
  wire \slv_reg_0x138_reg_n_0_[25] ;
  wire \slv_reg_0x138_reg_n_0_[26] ;
  wire \slv_reg_0x138_reg_n_0_[27] ;
  wire \slv_reg_0x138_reg_n_0_[28] ;
  wire \slv_reg_0x138_reg_n_0_[29] ;
  wire \slv_reg_0x138_reg_n_0_[2] ;
  wire \slv_reg_0x138_reg_n_0_[30] ;
  wire \slv_reg_0x138_reg_n_0_[31] ;
  wire \slv_reg_0x138_reg_n_0_[3] ;
  wire \slv_reg_0x138_reg_n_0_[4] ;
  wire \slv_reg_0x138_reg_n_0_[5] ;
  wire \slv_reg_0x138_reg_n_0_[6] ;
  wire \slv_reg_0x138_reg_n_0_[7] ;
  wire \slv_reg_0x138_reg_n_0_[8] ;
  wire \slv_reg_0x138_reg_n_0_[9] ;
  wire \slv_reg_0x140[31]_i_1_n_0 ;
  wire \slv_reg_0x144[31]_i_1_n_0 ;
  wire \slv_reg_0x144_reg_n_0_[10] ;
  wire \slv_reg_0x144_reg_n_0_[11] ;
  wire \slv_reg_0x144_reg_n_0_[14] ;
  wire \slv_reg_0x144_reg_n_0_[15] ;
  wire \slv_reg_0x144_reg_n_0_[16] ;
  wire \slv_reg_0x144_reg_n_0_[17] ;
  wire \slv_reg_0x144_reg_n_0_[18] ;
  wire \slv_reg_0x144_reg_n_0_[19] ;
  wire \slv_reg_0x144_reg_n_0_[20] ;
  wire \slv_reg_0x144_reg_n_0_[21] ;
  wire \slv_reg_0x144_reg_n_0_[22] ;
  wire \slv_reg_0x144_reg_n_0_[23] ;
  wire \slv_reg_0x144_reg_n_0_[24] ;
  wire \slv_reg_0x144_reg_n_0_[25] ;
  wire \slv_reg_0x144_reg_n_0_[26] ;
  wire \slv_reg_0x144_reg_n_0_[27] ;
  wire \slv_reg_0x144_reg_n_0_[28] ;
  wire \slv_reg_0x144_reg_n_0_[29] ;
  wire \slv_reg_0x144_reg_n_0_[30] ;
  wire \slv_reg_0x144_reg_n_0_[31] ;
  wire \slv_reg_0x144_reg_n_0_[9] ;
  wire \slv_reg_0x14[31]_i_1_n_0 ;
  wire \slv_reg_0x14[31]_i_2_n_0 ;
  wire \slv_reg_0x14_reg_n_0_[0] ;
  wire \slv_reg_0x14_reg_n_0_[10] ;
  wire \slv_reg_0x14_reg_n_0_[11] ;
  wire \slv_reg_0x14_reg_n_0_[12] ;
  wire \slv_reg_0x14_reg_n_0_[13] ;
  wire \slv_reg_0x14_reg_n_0_[14] ;
  wire \slv_reg_0x14_reg_n_0_[15] ;
  wire \slv_reg_0x14_reg_n_0_[16] ;
  wire \slv_reg_0x14_reg_n_0_[17] ;
  wire \slv_reg_0x14_reg_n_0_[18] ;
  wire \slv_reg_0x14_reg_n_0_[19] ;
  wire \slv_reg_0x14_reg_n_0_[1] ;
  wire \slv_reg_0x14_reg_n_0_[20] ;
  wire \slv_reg_0x14_reg_n_0_[21] ;
  wire \slv_reg_0x14_reg_n_0_[22] ;
  wire \slv_reg_0x14_reg_n_0_[23] ;
  wire \slv_reg_0x14_reg_n_0_[24] ;
  wire \slv_reg_0x14_reg_n_0_[25] ;
  wire \slv_reg_0x14_reg_n_0_[26] ;
  wire \slv_reg_0x14_reg_n_0_[27] ;
  wire \slv_reg_0x14_reg_n_0_[28] ;
  wire \slv_reg_0x14_reg_n_0_[29] ;
  wire \slv_reg_0x14_reg_n_0_[2] ;
  wire \slv_reg_0x14_reg_n_0_[30] ;
  wire \slv_reg_0x14_reg_n_0_[31] ;
  wire \slv_reg_0x14_reg_n_0_[3] ;
  wire \slv_reg_0x14_reg_n_0_[4] ;
  wire \slv_reg_0x14_reg_n_0_[5] ;
  wire \slv_reg_0x14_reg_n_0_[6] ;
  wire \slv_reg_0x14_reg_n_0_[7] ;
  wire \slv_reg_0x14_reg_n_0_[8] ;
  wire \slv_reg_0x14_reg_n_0_[9] ;
  wire \slv_reg_0x154[31]_i_1_n_0 ;
  wire [0:0]\slv_reg_0x154_reg[0]_0 ;
  wire \slv_reg_0x154_reg_n_0_[10] ;
  wire \slv_reg_0x154_reg_n_0_[11] ;
  wire \slv_reg_0x154_reg_n_0_[12] ;
  wire \slv_reg_0x154_reg_n_0_[13] ;
  wire \slv_reg_0x154_reg_n_0_[14] ;
  wire \slv_reg_0x154_reg_n_0_[15] ;
  wire \slv_reg_0x154_reg_n_0_[16] ;
  wire \slv_reg_0x154_reg_n_0_[17] ;
  wire \slv_reg_0x154_reg_n_0_[18] ;
  wire \slv_reg_0x154_reg_n_0_[19] ;
  wire \slv_reg_0x154_reg_n_0_[1] ;
  wire \slv_reg_0x154_reg_n_0_[20] ;
  wire \slv_reg_0x154_reg_n_0_[21] ;
  wire \slv_reg_0x154_reg_n_0_[22] ;
  wire \slv_reg_0x154_reg_n_0_[23] ;
  wire \slv_reg_0x154_reg_n_0_[24] ;
  wire \slv_reg_0x154_reg_n_0_[25] ;
  wire \slv_reg_0x154_reg_n_0_[26] ;
  wire \slv_reg_0x154_reg_n_0_[27] ;
  wire \slv_reg_0x154_reg_n_0_[28] ;
  wire \slv_reg_0x154_reg_n_0_[29] ;
  wire \slv_reg_0x154_reg_n_0_[2] ;
  wire \slv_reg_0x154_reg_n_0_[30] ;
  wire \slv_reg_0x154_reg_n_0_[31] ;
  wire \slv_reg_0x154_reg_n_0_[3] ;
  wire \slv_reg_0x154_reg_n_0_[4] ;
  wire \slv_reg_0x154_reg_n_0_[5] ;
  wire \slv_reg_0x154_reg_n_0_[6] ;
  wire \slv_reg_0x154_reg_n_0_[7] ;
  wire \slv_reg_0x154_reg_n_0_[8] ;
  wire \slv_reg_0x154_reg_n_0_[9] ;
  wire \slv_reg_0x158[31]_i_1_n_0 ;
  wire \slv_reg_0x158_reg_n_0_[0] ;
  wire \slv_reg_0x158_reg_n_0_[10] ;
  wire \slv_reg_0x158_reg_n_0_[11] ;
  wire \slv_reg_0x158_reg_n_0_[12] ;
  wire \slv_reg_0x158_reg_n_0_[13] ;
  wire \slv_reg_0x158_reg_n_0_[14] ;
  wire \slv_reg_0x158_reg_n_0_[15] ;
  wire \slv_reg_0x158_reg_n_0_[16] ;
  wire \slv_reg_0x158_reg_n_0_[17] ;
  wire \slv_reg_0x158_reg_n_0_[18] ;
  wire \slv_reg_0x158_reg_n_0_[19] ;
  wire \slv_reg_0x158_reg_n_0_[1] ;
  wire \slv_reg_0x158_reg_n_0_[20] ;
  wire \slv_reg_0x158_reg_n_0_[21] ;
  wire \slv_reg_0x158_reg_n_0_[22] ;
  wire \slv_reg_0x158_reg_n_0_[23] ;
  wire \slv_reg_0x158_reg_n_0_[24] ;
  wire \slv_reg_0x158_reg_n_0_[25] ;
  wire \slv_reg_0x158_reg_n_0_[26] ;
  wire \slv_reg_0x158_reg_n_0_[27] ;
  wire \slv_reg_0x158_reg_n_0_[28] ;
  wire \slv_reg_0x158_reg_n_0_[29] ;
  wire \slv_reg_0x158_reg_n_0_[2] ;
  wire \slv_reg_0x158_reg_n_0_[30] ;
  wire \slv_reg_0x158_reg_n_0_[31] ;
  wire \slv_reg_0x158_reg_n_0_[3] ;
  wire \slv_reg_0x158_reg_n_0_[4] ;
  wire \slv_reg_0x158_reg_n_0_[5] ;
  wire \slv_reg_0x158_reg_n_0_[6] ;
  wire \slv_reg_0x158_reg_n_0_[7] ;
  wire \slv_reg_0x158_reg_n_0_[8] ;
  wire \slv_reg_0x158_reg_n_0_[9] ;
  wire \slv_reg_0x1C[31]_i_1_n_0 ;
  wire \slv_reg_0x1C_reg_n_0_[10] ;
  wire \slv_reg_0x1C_reg_n_0_[11] ;
  wire \slv_reg_0x1C_reg_n_0_[12] ;
  wire \slv_reg_0x1C_reg_n_0_[13] ;
  wire \slv_reg_0x1C_reg_n_0_[14] ;
  wire \slv_reg_0x1C_reg_n_0_[15] ;
  wire \slv_reg_0x1C_reg_n_0_[16] ;
  wire \slv_reg_0x1C_reg_n_0_[17] ;
  wire \slv_reg_0x1C_reg_n_0_[18] ;
  wire \slv_reg_0x1C_reg_n_0_[19] ;
  wire \slv_reg_0x1C_reg_n_0_[1] ;
  wire \slv_reg_0x1C_reg_n_0_[20] ;
  wire \slv_reg_0x1C_reg_n_0_[21] ;
  wire \slv_reg_0x1C_reg_n_0_[22] ;
  wire \slv_reg_0x1C_reg_n_0_[23] ;
  wire \slv_reg_0x1C_reg_n_0_[24] ;
  wire \slv_reg_0x1C_reg_n_0_[25] ;
  wire \slv_reg_0x1C_reg_n_0_[26] ;
  wire \slv_reg_0x1C_reg_n_0_[27] ;
  wire \slv_reg_0x1C_reg_n_0_[28] ;
  wire \slv_reg_0x1C_reg_n_0_[29] ;
  wire \slv_reg_0x1C_reg_n_0_[2] ;
  wire \slv_reg_0x1C_reg_n_0_[30] ;
  wire \slv_reg_0x1C_reg_n_0_[31] ;
  wire \slv_reg_0x1C_reg_n_0_[3] ;
  wire \slv_reg_0x1C_reg_n_0_[4] ;
  wire \slv_reg_0x1C_reg_n_0_[5] ;
  wire \slv_reg_0x1C_reg_n_0_[6] ;
  wire \slv_reg_0x1C_reg_n_0_[8] ;
  wire \slv_reg_0x1C_reg_n_0_[9] ;
  wire \slv_reg_0x200[31]_i_1_n_0 ;
  wire \slv_reg_0x200[31]_i_2_n_0 ;
  wire [11:0]\slv_reg_0x200_reg[16]_0 ;
  wire [1:0]\slv_reg_0x200_reg[16]_1 ;
  wire \slv_reg_0x200_reg_n_0_[17] ;
  wire \slv_reg_0x200_reg_n_0_[18] ;
  wire \slv_reg_0x200_reg_n_0_[19] ;
  wire \slv_reg_0x200_reg_n_0_[20] ;
  wire \slv_reg_0x200_reg_n_0_[21] ;
  wire \slv_reg_0x200_reg_n_0_[22] ;
  wire \slv_reg_0x200_reg_n_0_[23] ;
  wire \slv_reg_0x200_reg_n_0_[24] ;
  wire \slv_reg_0x200_reg_n_0_[25] ;
  wire \slv_reg_0x200_reg_n_0_[26] ;
  wire \slv_reg_0x200_reg_n_0_[27] ;
  wire \slv_reg_0x200_reg_n_0_[28] ;
  wire \slv_reg_0x200_reg_n_0_[29] ;
  wire \slv_reg_0x200_reg_n_0_[30] ;
  wire \slv_reg_0x200_reg_n_0_[31] ;
  wire \slv_reg_0x208[31]_i_1_n_0 ;
  wire [20:0]\slv_reg_0x208_reg[31]_0 ;
  wire \slv_reg_0x208_reg_n_0_[0] ;
  wire \slv_reg_0x208_reg_n_0_[10] ;
  wire \slv_reg_0x208_reg_n_0_[1] ;
  wire \slv_reg_0x208_reg_n_0_[2] ;
  wire \slv_reg_0x208_reg_n_0_[3] ;
  wire \slv_reg_0x208_reg_n_0_[4] ;
  wire \slv_reg_0x208_reg_n_0_[5] ;
  wire \slv_reg_0x208_reg_n_0_[6] ;
  wire \slv_reg_0x208_reg_n_0_[7] ;
  wire \slv_reg_0x208_reg_n_0_[8] ;
  wire \slv_reg_0x208_reg_n_0_[9] ;
  wire slv_reg_0x214;
  wire \slv_reg_0x214[31]_i_1_n_0 ;
  wire [31:0]\slv_reg_0x214_reg[31]_0 ;
  wire \slv_reg_0x214_reg_n_0_[0] ;
  wire \slv_reg_0x214_reg_n_0_[10] ;
  wire \slv_reg_0x214_reg_n_0_[11] ;
  wire \slv_reg_0x214_reg_n_0_[12] ;
  wire \slv_reg_0x214_reg_n_0_[13] ;
  wire \slv_reg_0x214_reg_n_0_[14] ;
  wire \slv_reg_0x214_reg_n_0_[15] ;
  wire \slv_reg_0x214_reg_n_0_[16] ;
  wire \slv_reg_0x214_reg_n_0_[17] ;
  wire \slv_reg_0x214_reg_n_0_[18] ;
  wire \slv_reg_0x214_reg_n_0_[19] ;
  wire \slv_reg_0x214_reg_n_0_[1] ;
  wire \slv_reg_0x214_reg_n_0_[20] ;
  wire \slv_reg_0x214_reg_n_0_[21] ;
  wire \slv_reg_0x214_reg_n_0_[22] ;
  wire \slv_reg_0x214_reg_n_0_[23] ;
  wire \slv_reg_0x214_reg_n_0_[24] ;
  wire \slv_reg_0x214_reg_n_0_[25] ;
  wire \slv_reg_0x214_reg_n_0_[26] ;
  wire \slv_reg_0x214_reg_n_0_[27] ;
  wire \slv_reg_0x214_reg_n_0_[28] ;
  wire \slv_reg_0x214_reg_n_0_[29] ;
  wire \slv_reg_0x214_reg_n_0_[2] ;
  wire \slv_reg_0x214_reg_n_0_[30] ;
  wire \slv_reg_0x214_reg_n_0_[31] ;
  wire \slv_reg_0x214_reg_n_0_[3] ;
  wire \slv_reg_0x214_reg_n_0_[4] ;
  wire \slv_reg_0x214_reg_n_0_[5] ;
  wire \slv_reg_0x214_reg_n_0_[6] ;
  wire \slv_reg_0x214_reg_n_0_[7] ;
  wire \slv_reg_0x214_reg_n_0_[8] ;
  wire \slv_reg_0x214_reg_n_0_[9] ;
  wire slv_reg_0x218;
  wire \slv_reg_0x218[31]_i_1_n_0 ;
  wire [31:0]\slv_reg_0x218_reg[31]_0 ;
  wire \slv_reg_0x218_reg_n_0_[0] ;
  wire \slv_reg_0x218_reg_n_0_[10] ;
  wire \slv_reg_0x218_reg_n_0_[11] ;
  wire \slv_reg_0x218_reg_n_0_[12] ;
  wire \slv_reg_0x218_reg_n_0_[13] ;
  wire \slv_reg_0x218_reg_n_0_[14] ;
  wire \slv_reg_0x218_reg_n_0_[15] ;
  wire \slv_reg_0x218_reg_n_0_[16] ;
  wire \slv_reg_0x218_reg_n_0_[17] ;
  wire \slv_reg_0x218_reg_n_0_[18] ;
  wire \slv_reg_0x218_reg_n_0_[19] ;
  wire \slv_reg_0x218_reg_n_0_[1] ;
  wire \slv_reg_0x218_reg_n_0_[20] ;
  wire \slv_reg_0x218_reg_n_0_[21] ;
  wire \slv_reg_0x218_reg_n_0_[22] ;
  wire \slv_reg_0x218_reg_n_0_[23] ;
  wire \slv_reg_0x218_reg_n_0_[24] ;
  wire \slv_reg_0x218_reg_n_0_[25] ;
  wire \slv_reg_0x218_reg_n_0_[26] ;
  wire \slv_reg_0x218_reg_n_0_[27] ;
  wire \slv_reg_0x218_reg_n_0_[28] ;
  wire \slv_reg_0x218_reg_n_0_[29] ;
  wire \slv_reg_0x218_reg_n_0_[2] ;
  wire \slv_reg_0x218_reg_n_0_[30] ;
  wire \slv_reg_0x218_reg_n_0_[31] ;
  wire \slv_reg_0x218_reg_n_0_[3] ;
  wire \slv_reg_0x218_reg_n_0_[4] ;
  wire \slv_reg_0x218_reg_n_0_[5] ;
  wire \slv_reg_0x218_reg_n_0_[6] ;
  wire \slv_reg_0x218_reg_n_0_[7] ;
  wire \slv_reg_0x218_reg_n_0_[8] ;
  wire \slv_reg_0x218_reg_n_0_[9] ;
  wire \slv_reg_0x24[31]_i_1_n_0 ;
  wire \slv_reg_0x24_reg_n_0_[10] ;
  wire \slv_reg_0x24_reg_n_0_[11] ;
  wire \slv_reg_0x24_reg_n_0_[12] ;
  wire \slv_reg_0x24_reg_n_0_[13] ;
  wire \slv_reg_0x24_reg_n_0_[14] ;
  wire \slv_reg_0x24_reg_n_0_[15] ;
  wire \slv_reg_0x24_reg_n_0_[16] ;
  wire \slv_reg_0x24_reg_n_0_[17] ;
  wire \slv_reg_0x24_reg_n_0_[18] ;
  wire \slv_reg_0x24_reg_n_0_[19] ;
  wire \slv_reg_0x24_reg_n_0_[1] ;
  wire \slv_reg_0x24_reg_n_0_[20] ;
  wire \slv_reg_0x24_reg_n_0_[21] ;
  wire \slv_reg_0x24_reg_n_0_[22] ;
  wire \slv_reg_0x24_reg_n_0_[23] ;
  wire \slv_reg_0x24_reg_n_0_[24] ;
  wire \slv_reg_0x24_reg_n_0_[25] ;
  wire \slv_reg_0x24_reg_n_0_[26] ;
  wire \slv_reg_0x24_reg_n_0_[27] ;
  wire \slv_reg_0x24_reg_n_0_[28] ;
  wire \slv_reg_0x24_reg_n_0_[29] ;
  wire \slv_reg_0x24_reg_n_0_[2] ;
  wire \slv_reg_0x24_reg_n_0_[30] ;
  wire \slv_reg_0x24_reg_n_0_[31] ;
  wire \slv_reg_0x24_reg_n_0_[3] ;
  wire \slv_reg_0x24_reg_n_0_[4] ;
  wire \slv_reg_0x24_reg_n_0_[5] ;
  wire \slv_reg_0x24_reg_n_0_[6] ;
  wire \slv_reg_0x24_reg_n_0_[8] ;
  wire \slv_reg_0x24_reg_n_0_[9] ;
  wire \slv_reg_0x2C[31]_i_1_n_0 ;
  wire \slv_reg_0x2C_reg[0]_0 ;
  wire \slv_reg_0x2C_reg[1]_0 ;
  wire \slv_reg_0x2C_reg_n_0_[10] ;
  wire \slv_reg_0x2C_reg_n_0_[11] ;
  wire \slv_reg_0x2C_reg_n_0_[12] ;
  wire \slv_reg_0x2C_reg_n_0_[13] ;
  wire \slv_reg_0x2C_reg_n_0_[14] ;
  wire \slv_reg_0x2C_reg_n_0_[15] ;
  wire \slv_reg_0x2C_reg_n_0_[16] ;
  wire \slv_reg_0x2C_reg_n_0_[17] ;
  wire \slv_reg_0x2C_reg_n_0_[18] ;
  wire \slv_reg_0x2C_reg_n_0_[19] ;
  wire \slv_reg_0x2C_reg_n_0_[1] ;
  wire \slv_reg_0x2C_reg_n_0_[20] ;
  wire \slv_reg_0x2C_reg_n_0_[21] ;
  wire \slv_reg_0x2C_reg_n_0_[22] ;
  wire \slv_reg_0x2C_reg_n_0_[23] ;
  wire \slv_reg_0x2C_reg_n_0_[24] ;
  wire \slv_reg_0x2C_reg_n_0_[25] ;
  wire \slv_reg_0x2C_reg_n_0_[26] ;
  wire \slv_reg_0x2C_reg_n_0_[27] ;
  wire \slv_reg_0x2C_reg_n_0_[28] ;
  wire \slv_reg_0x2C_reg_n_0_[29] ;
  wire \slv_reg_0x2C_reg_n_0_[2] ;
  wire \slv_reg_0x2C_reg_n_0_[30] ;
  wire \slv_reg_0x2C_reg_n_0_[31] ;
  wire \slv_reg_0x2C_reg_n_0_[3] ;
  wire \slv_reg_0x2C_reg_n_0_[4] ;
  wire \slv_reg_0x2C_reg_n_0_[5] ;
  wire \slv_reg_0x2C_reg_n_0_[6] ;
  wire \slv_reg_0x2C_reg_n_0_[7] ;
  wire \slv_reg_0x2C_reg_n_0_[8] ;
  wire \slv_reg_0x2C_reg_n_0_[9] ;
  wire \slv_reg_0x300[31]_i_1_n_0 ;
  wire \slv_reg_0x300_reg_n_0_[0] ;
  wire \slv_reg_0x300_reg_n_0_[10] ;
  wire \slv_reg_0x300_reg_n_0_[11] ;
  wire \slv_reg_0x300_reg_n_0_[12] ;
  wire \slv_reg_0x300_reg_n_0_[13] ;
  wire \slv_reg_0x300_reg_n_0_[14] ;
  wire \slv_reg_0x300_reg_n_0_[15] ;
  wire \slv_reg_0x300_reg_n_0_[16] ;
  wire \slv_reg_0x300_reg_n_0_[17] ;
  wire \slv_reg_0x300_reg_n_0_[18] ;
  wire \slv_reg_0x300_reg_n_0_[19] ;
  wire \slv_reg_0x300_reg_n_0_[1] ;
  wire \slv_reg_0x300_reg_n_0_[20] ;
  wire \slv_reg_0x300_reg_n_0_[21] ;
  wire \slv_reg_0x300_reg_n_0_[22] ;
  wire \slv_reg_0x300_reg_n_0_[23] ;
  wire \slv_reg_0x300_reg_n_0_[24] ;
  wire \slv_reg_0x300_reg_n_0_[25] ;
  wire \slv_reg_0x300_reg_n_0_[26] ;
  wire \slv_reg_0x300_reg_n_0_[27] ;
  wire \slv_reg_0x300_reg_n_0_[28] ;
  wire \slv_reg_0x300_reg_n_0_[29] ;
  wire \slv_reg_0x300_reg_n_0_[2] ;
  wire \slv_reg_0x300_reg_n_0_[30] ;
  wire \slv_reg_0x300_reg_n_0_[31] ;
  wire \slv_reg_0x300_reg_n_0_[3] ;
  wire \slv_reg_0x300_reg_n_0_[4] ;
  wire \slv_reg_0x300_reg_n_0_[5] ;
  wire \slv_reg_0x300_reg_n_0_[6] ;
  wire \slv_reg_0x300_reg_n_0_[7] ;
  wire \slv_reg_0x300_reg_n_0_[8] ;
  wire \slv_reg_0x300_reg_n_0_[9] ;
  wire \slv_reg_0x308[31]_i_1_n_0 ;
  wire \slv_reg_0x30C[31]_i_1_n_0 ;
  wire \slv_reg_0x30C_reg_n_0_[10] ;
  wire \slv_reg_0x30C_reg_n_0_[11] ;
  wire \slv_reg_0x30C_reg_n_0_[12] ;
  wire \slv_reg_0x30C_reg_n_0_[13] ;
  wire \slv_reg_0x30C_reg_n_0_[14] ;
  wire \slv_reg_0x30C_reg_n_0_[15] ;
  wire \slv_reg_0x30C_reg_n_0_[16] ;
  wire \slv_reg_0x30C_reg_n_0_[17] ;
  wire \slv_reg_0x30C_reg_n_0_[18] ;
  wire \slv_reg_0x30C_reg_n_0_[19] ;
  wire \slv_reg_0x30C_reg_n_0_[20] ;
  wire \slv_reg_0x30C_reg_n_0_[21] ;
  wire \slv_reg_0x30C_reg_n_0_[22] ;
  wire \slv_reg_0x30C_reg_n_0_[23] ;
  wire \slv_reg_0x30C_reg_n_0_[24] ;
  wire \slv_reg_0x30C_reg_n_0_[25] ;
  wire \slv_reg_0x30C_reg_n_0_[26] ;
  wire \slv_reg_0x30C_reg_n_0_[27] ;
  wire \slv_reg_0x30C_reg_n_0_[28] ;
  wire \slv_reg_0x30C_reg_n_0_[29] ;
  wire \slv_reg_0x30C_reg_n_0_[30] ;
  wire \slv_reg_0x30C_reg_n_0_[31] ;
  wire \slv_reg_0x30C_reg_n_0_[5] ;
  wire \slv_reg_0x30C_reg_n_0_[6] ;
  wire \slv_reg_0x30C_reg_n_0_[7] ;
  wire \slv_reg_0x30C_reg_n_0_[8] ;
  wire \slv_reg_0x30C_reg_n_0_[9] ;
  wire \slv_reg_0x30[31]_i_1_n_0 ;
  wire [1:0]\slv_reg_0x30_reg[2]_0 ;
  wire \slv_reg_0x30_reg_n_0_[0] ;
  wire \slv_reg_0x30_reg_n_0_[10] ;
  wire \slv_reg_0x30_reg_n_0_[11] ;
  wire \slv_reg_0x30_reg_n_0_[12] ;
  wire \slv_reg_0x30_reg_n_0_[13] ;
  wire \slv_reg_0x30_reg_n_0_[14] ;
  wire \slv_reg_0x30_reg_n_0_[15] ;
  wire \slv_reg_0x30_reg_n_0_[16] ;
  wire \slv_reg_0x30_reg_n_0_[17] ;
  wire \slv_reg_0x30_reg_n_0_[18] ;
  wire \slv_reg_0x30_reg_n_0_[19] ;
  wire \slv_reg_0x30_reg_n_0_[20] ;
  wire \slv_reg_0x30_reg_n_0_[21] ;
  wire \slv_reg_0x30_reg_n_0_[22] ;
  wire \slv_reg_0x30_reg_n_0_[23] ;
  wire \slv_reg_0x30_reg_n_0_[24] ;
  wire \slv_reg_0x30_reg_n_0_[25] ;
  wire \slv_reg_0x30_reg_n_0_[26] ;
  wire \slv_reg_0x30_reg_n_0_[27] ;
  wire \slv_reg_0x30_reg_n_0_[28] ;
  wire \slv_reg_0x30_reg_n_0_[29] ;
  wire \slv_reg_0x30_reg_n_0_[30] ;
  wire \slv_reg_0x30_reg_n_0_[31] ;
  wire \slv_reg_0x30_reg_n_0_[3] ;
  wire \slv_reg_0x30_reg_n_0_[4] ;
  wire \slv_reg_0x30_reg_n_0_[5] ;
  wire \slv_reg_0x30_reg_n_0_[6] ;
  wire \slv_reg_0x30_reg_n_0_[7] ;
  wire \slv_reg_0x30_reg_n_0_[8] ;
  wire \slv_reg_0x30_reg_n_0_[9] ;
  wire \slv_reg_0x38[31]_i_1_n_0 ;
  wire \slv_reg_0x38[31]_i_2_n_0 ;
  wire [8:0]\slv_reg_0x38_reg[18]_0 ;
  wire \slv_reg_0x38_reg_n_0_[11] ;
  wire \slv_reg_0x38_reg_n_0_[12] ;
  wire \slv_reg_0x38_reg_n_0_[13] ;
  wire \slv_reg_0x38_reg_n_0_[14] ;
  wire \slv_reg_0x38_reg_n_0_[15] ;
  wire \slv_reg_0x38_reg_n_0_[19] ;
  wire \slv_reg_0x38_reg_n_0_[20] ;
  wire \slv_reg_0x38_reg_n_0_[21] ;
  wire \slv_reg_0x38_reg_n_0_[22] ;
  wire \slv_reg_0x38_reg_n_0_[23] ;
  wire \slv_reg_0x38_reg_n_0_[24] ;
  wire \slv_reg_0x38_reg_n_0_[25] ;
  wire \slv_reg_0x38_reg_n_0_[26] ;
  wire \slv_reg_0x38_reg_n_0_[27] ;
  wire \slv_reg_0x38_reg_n_0_[28] ;
  wire \slv_reg_0x38_reg_n_0_[29] ;
  wire \slv_reg_0x38_reg_n_0_[30] ;
  wire \slv_reg_0x38_reg_n_0_[31] ;
  wire \slv_reg_0x38_reg_n_0_[3] ;
  wire \slv_reg_0x38_reg_n_0_[4] ;
  wire \slv_reg_0x38_reg_n_0_[5] ;
  wire \slv_reg_0x38_reg_n_0_[6] ;
  wire \slv_reg_0x38_reg_n_0_[7] ;
  wire \slv_reg_0x3C[31]_i_1_n_0 ;
  wire \slv_reg_0x3C_reg_n_0_[0] ;
  wire \slv_reg_0x3C_reg_n_0_[10] ;
  wire \slv_reg_0x3C_reg_n_0_[11] ;
  wire \slv_reg_0x3C_reg_n_0_[12] ;
  wire \slv_reg_0x3C_reg_n_0_[13] ;
  wire \slv_reg_0x3C_reg_n_0_[14] ;
  wire \slv_reg_0x3C_reg_n_0_[15] ;
  wire \slv_reg_0x3C_reg_n_0_[16] ;
  wire \slv_reg_0x3C_reg_n_0_[17] ;
  wire \slv_reg_0x3C_reg_n_0_[18] ;
  wire \slv_reg_0x3C_reg_n_0_[19] ;
  wire \slv_reg_0x3C_reg_n_0_[1] ;
  wire \slv_reg_0x3C_reg_n_0_[20] ;
  wire \slv_reg_0x3C_reg_n_0_[21] ;
  wire \slv_reg_0x3C_reg_n_0_[22] ;
  wire \slv_reg_0x3C_reg_n_0_[23] ;
  wire \slv_reg_0x3C_reg_n_0_[24] ;
  wire \slv_reg_0x3C_reg_n_0_[25] ;
  wire \slv_reg_0x3C_reg_n_0_[26] ;
  wire \slv_reg_0x3C_reg_n_0_[27] ;
  wire \slv_reg_0x3C_reg_n_0_[28] ;
  wire \slv_reg_0x3C_reg_n_0_[29] ;
  wire \slv_reg_0x3C_reg_n_0_[2] ;
  wire \slv_reg_0x3C_reg_n_0_[30] ;
  wire \slv_reg_0x3C_reg_n_0_[31] ;
  wire \slv_reg_0x3C_reg_n_0_[3] ;
  wire \slv_reg_0x3C_reg_n_0_[4] ;
  wire \slv_reg_0x3C_reg_n_0_[5] ;
  wire \slv_reg_0x3C_reg_n_0_[6] ;
  wire \slv_reg_0x3C_reg_n_0_[7] ;
  wire \slv_reg_0x3C_reg_n_0_[8] ;
  wire \slv_reg_0x3C_reg_n_0_[9] ;
  wire \slv_reg_0x40[31]_i_1_n_0 ;
  wire \slv_reg_0x40[31]_i_2_n_0 ;
  wire \slv_reg_0x40[31]_i_3_n_0 ;
  wire [29:0]\slv_reg_0x40_reg[31]_0 ;
  wire \slv_reg_0x40_reg_n_0_[14] ;
  wire \slv_reg_0x40_reg_n_0_[15] ;
  wire \slv_reg_0x44[31]_i_1_n_0 ;
  wire [29:0]\slv_reg_0x44_reg[31]_0 ;
  wire \slv_reg_0x44_reg_n_0_[14] ;
  wire \slv_reg_0x44_reg_n_0_[15] ;
  wire \slv_reg_0x48[31]_i_1_n_0 ;
  wire [29:0]\slv_reg_0x48_reg[31]_0 ;
  wire \slv_reg_0x48_reg_n_0_[14] ;
  wire \slv_reg_0x48_reg_n_0_[15] ;
  wire \slv_reg_0x4C[31]_i_1_n_0 ;
  wire \slv_reg_0x4C_reg_n_0_[0] ;
  wire \slv_reg_0x4C_reg_n_0_[10] ;
  wire \slv_reg_0x4C_reg_n_0_[11] ;
  wire \slv_reg_0x4C_reg_n_0_[12] ;
  wire \slv_reg_0x4C_reg_n_0_[13] ;
  wire \slv_reg_0x4C_reg_n_0_[14] ;
  wire \slv_reg_0x4C_reg_n_0_[15] ;
  wire \slv_reg_0x4C_reg_n_0_[16] ;
  wire \slv_reg_0x4C_reg_n_0_[17] ;
  wire \slv_reg_0x4C_reg_n_0_[18] ;
  wire \slv_reg_0x4C_reg_n_0_[19] ;
  wire \slv_reg_0x4C_reg_n_0_[1] ;
  wire \slv_reg_0x4C_reg_n_0_[20] ;
  wire \slv_reg_0x4C_reg_n_0_[21] ;
  wire \slv_reg_0x4C_reg_n_0_[22] ;
  wire \slv_reg_0x4C_reg_n_0_[23] ;
  wire \slv_reg_0x4C_reg_n_0_[24] ;
  wire \slv_reg_0x4C_reg_n_0_[25] ;
  wire \slv_reg_0x4C_reg_n_0_[26] ;
  wire \slv_reg_0x4C_reg_n_0_[27] ;
  wire \slv_reg_0x4C_reg_n_0_[28] ;
  wire \slv_reg_0x4C_reg_n_0_[29] ;
  wire \slv_reg_0x4C_reg_n_0_[2] ;
  wire \slv_reg_0x4C_reg_n_0_[30] ;
  wire \slv_reg_0x4C_reg_n_0_[31] ;
  wire \slv_reg_0x4C_reg_n_0_[3] ;
  wire \slv_reg_0x4C_reg_n_0_[4] ;
  wire \slv_reg_0x4C_reg_n_0_[5] ;
  wire \slv_reg_0x4C_reg_n_0_[6] ;
  wire \slv_reg_0x4C_reg_n_0_[7] ;
  wire \slv_reg_0x4C_reg_n_0_[8] ;
  wire \slv_reg_0x4C_reg_n_0_[9] ;
  wire \slv_reg_0x60[31]_i_1_n_0 ;
  wire [29:0]\slv_reg_0x60_reg[31]_0 ;
  wire \slv_reg_0x60_reg_n_0_[14] ;
  wire \slv_reg_0x60_reg_n_0_[15] ;
  wire \slv_reg_0x68[31]_i_1_n_0 ;
  wire [17:0]\slv_reg_0x68_reg[17]_0 ;
  wire \slv_reg_0x68_reg_n_0_[18] ;
  wire \slv_reg_0x68_reg_n_0_[19] ;
  wire \slv_reg_0x68_reg_n_0_[20] ;
  wire \slv_reg_0x68_reg_n_0_[21] ;
  wire \slv_reg_0x68_reg_n_0_[22] ;
  wire \slv_reg_0x68_reg_n_0_[23] ;
  wire \slv_reg_0x68_reg_n_0_[24] ;
  wire \slv_reg_0x68_reg_n_0_[25] ;
  wire \slv_reg_0x68_reg_n_0_[26] ;
  wire \slv_reg_0x68_reg_n_0_[27] ;
  wire \slv_reg_0x68_reg_n_0_[28] ;
  wire \slv_reg_0x68_reg_n_0_[29] ;
  wire \slv_reg_0x68_reg_n_0_[30] ;
  wire \slv_reg_0x68_reg_n_0_[31] ;
  wire \slv_reg_0x6C[31]_i_1_n_0 ;
  wire [17:0]\slv_reg_0x6C_reg[17]_0 ;
  wire \slv_reg_0x6C_reg_n_0_[18] ;
  wire \slv_reg_0x6C_reg_n_0_[19] ;
  wire \slv_reg_0x6C_reg_n_0_[20] ;
  wire \slv_reg_0x6C_reg_n_0_[21] ;
  wire \slv_reg_0x6C_reg_n_0_[22] ;
  wire \slv_reg_0x6C_reg_n_0_[23] ;
  wire \slv_reg_0x6C_reg_n_0_[24] ;
  wire \slv_reg_0x6C_reg_n_0_[25] ;
  wire \slv_reg_0x6C_reg_n_0_[26] ;
  wire \slv_reg_0x6C_reg_n_0_[27] ;
  wire \slv_reg_0x6C_reg_n_0_[28] ;
  wire \slv_reg_0x6C_reg_n_0_[29] ;
  wire \slv_reg_0x6C_reg_n_0_[30] ;
  wire \slv_reg_0x6C_reg_n_0_[31] ;
  wire \slv_reg_0x70[31]_i_1_n_0 ;
  wire [17:0]\slv_reg_0x70_reg[22]_0 ;
  wire \slv_reg_0x70_reg_n_0_[0] ;
  wire \slv_reg_0x70_reg_n_0_[15] ;
  wire \slv_reg_0x70_reg_n_0_[16] ;
  wire \slv_reg_0x70_reg_n_0_[23] ;
  wire \slv_reg_0x70_reg_n_0_[24] ;
  wire \slv_reg_0x70_reg_n_0_[25] ;
  wire \slv_reg_0x70_reg_n_0_[26] ;
  wire \slv_reg_0x70_reg_n_0_[27] ;
  wire \slv_reg_0x70_reg_n_0_[28] ;
  wire \slv_reg_0x70_reg_n_0_[29] ;
  wire \slv_reg_0x70_reg_n_0_[30] ;
  wire \slv_reg_0x70_reg_n_0_[31] ;
  wire \slv_reg_0x70_reg_n_0_[7] ;
  wire \slv_reg_0x70_reg_n_0_[8] ;
  wire \slv_reg_0x74[31]_i_1_n_0 ;
  wire [1:0]\slv_reg_0x74_reg[1]_0 ;
  wire \slv_reg_0x74_reg_n_0_[10] ;
  wire \slv_reg_0x74_reg_n_0_[11] ;
  wire \slv_reg_0x74_reg_n_0_[12] ;
  wire \slv_reg_0x74_reg_n_0_[13] ;
  wire \slv_reg_0x74_reg_n_0_[14] ;
  wire \slv_reg_0x74_reg_n_0_[15] ;
  wire \slv_reg_0x74_reg_n_0_[16] ;
  wire \slv_reg_0x74_reg_n_0_[17] ;
  wire \slv_reg_0x74_reg_n_0_[18] ;
  wire \slv_reg_0x74_reg_n_0_[19] ;
  wire \slv_reg_0x74_reg_n_0_[20] ;
  wire \slv_reg_0x74_reg_n_0_[21] ;
  wire \slv_reg_0x74_reg_n_0_[22] ;
  wire \slv_reg_0x74_reg_n_0_[23] ;
  wire \slv_reg_0x74_reg_n_0_[24] ;
  wire \slv_reg_0x74_reg_n_0_[25] ;
  wire \slv_reg_0x74_reg_n_0_[26] ;
  wire \slv_reg_0x74_reg_n_0_[27] ;
  wire \slv_reg_0x74_reg_n_0_[28] ;
  wire \slv_reg_0x74_reg_n_0_[29] ;
  wire \slv_reg_0x74_reg_n_0_[2] ;
  wire \slv_reg_0x74_reg_n_0_[30] ;
  wire \slv_reg_0x74_reg_n_0_[31] ;
  wire \slv_reg_0x74_reg_n_0_[3] ;
  wire \slv_reg_0x74_reg_n_0_[4] ;
  wire \slv_reg_0x74_reg_n_0_[5] ;
  wire \slv_reg_0x74_reg_n_0_[6] ;
  wire \slv_reg_0x74_reg_n_0_[7] ;
  wire \slv_reg_0x74_reg_n_0_[8] ;
  wire \slv_reg_0x74_reg_n_0_[9] ;
  wire \slv_reg_0x7C[31]_i_1_n_0 ;
  wire [31:0]\slv_reg_0x7C_reg[31]_0 ;
  wire \slv_reg_0x80[31]_i_1_n_0 ;
  wire \slv_reg_0x80[31]_i_2_n_0 ;
  wire [15:0]\slv_reg_0x80_reg[15]_0 ;
  wire \slv_reg_0x80_reg_n_0_[16] ;
  wire \slv_reg_0x80_reg_n_0_[17] ;
  wire \slv_reg_0x80_reg_n_0_[18] ;
  wire \slv_reg_0x80_reg_n_0_[19] ;
  wire \slv_reg_0x80_reg_n_0_[20] ;
  wire \slv_reg_0x80_reg_n_0_[21] ;
  wire \slv_reg_0x80_reg_n_0_[22] ;
  wire \slv_reg_0x80_reg_n_0_[23] ;
  wire \slv_reg_0x80_reg_n_0_[24] ;
  wire \slv_reg_0x80_reg_n_0_[25] ;
  wire \slv_reg_0x80_reg_n_0_[26] ;
  wire \slv_reg_0x80_reg_n_0_[27] ;
  wire \slv_reg_0x80_reg_n_0_[28] ;
  wire \slv_reg_0x80_reg_n_0_[29] ;
  wire \slv_reg_0x80_reg_n_0_[30] ;
  wire \slv_reg_0x80_reg_n_0_[31] ;
  wire \slv_reg_0xC[31]_i_1_n_0 ;
  wire \slv_reg_0xC[31]_i_2_n_0 ;
  wire \slv_reg_0xC_reg_n_0_[0] ;
  wire \slv_reg_0xC_reg_n_0_[10] ;
  wire \slv_reg_0xC_reg_n_0_[11] ;
  wire \slv_reg_0xC_reg_n_0_[12] ;
  wire \slv_reg_0xC_reg_n_0_[13] ;
  wire \slv_reg_0xC_reg_n_0_[14] ;
  wire \slv_reg_0xC_reg_n_0_[15] ;
  wire \slv_reg_0xC_reg_n_0_[16] ;
  wire \slv_reg_0xC_reg_n_0_[17] ;
  wire \slv_reg_0xC_reg_n_0_[18] ;
  wire \slv_reg_0xC_reg_n_0_[19] ;
  wire \slv_reg_0xC_reg_n_0_[1] ;
  wire \slv_reg_0xC_reg_n_0_[20] ;
  wire \slv_reg_0xC_reg_n_0_[21] ;
  wire \slv_reg_0xC_reg_n_0_[22] ;
  wire \slv_reg_0xC_reg_n_0_[23] ;
  wire \slv_reg_0xC_reg_n_0_[24] ;
  wire \slv_reg_0xC_reg_n_0_[25] ;
  wire \slv_reg_0xC_reg_n_0_[26] ;
  wire \slv_reg_0xC_reg_n_0_[27] ;
  wire \slv_reg_0xC_reg_n_0_[28] ;
  wire \slv_reg_0xC_reg_n_0_[29] ;
  wire \slv_reg_0xC_reg_n_0_[2] ;
  wire \slv_reg_0xC_reg_n_0_[30] ;
  wire \slv_reg_0xC_reg_n_0_[31] ;
  wire \slv_reg_0xC_reg_n_0_[3] ;
  wire \slv_reg_0xC_reg_n_0_[4] ;
  wire \slv_reg_0xC_reg_n_0_[5] ;
  wire \slv_reg_0xC_reg_n_0_[6] ;
  wire \slv_reg_0xC_reg_n_0_[7] ;
  wire \slv_reg_0xC_reg_n_0_[8] ;
  wire \slv_reg_0xC_reg_n_0_[9] ;
  wire slv_reg_rden;
  wire [3:0]src_in;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[2] ;
  wire \syncstages_ff_reg[2]_0 ;
  wire \syncstages_ff_reg[2]_1 ;
  wire \syncstages_ff_reg[2]_2 ;
  wire \syncstages_ff_reg[2]_3 ;
  wire \syncstages_ff_reg[2]_4 ;
  wire vid_phy_axi4lite_aclk;
  wire [7:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arvalid;
  wire [7:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wvalid;
  wire [0:0]vid_phy_status_sb_tx_tdata;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;
  wire wr_en_2_isr_i_2_n_0;

  LUT5 #(
    .INIT(32'h7FFF8000)) 
    DRP_Rsp_Rd_Toggle_i_1__0
       (.I0(DRP_Rsp_Rd_Toggle_reg_0),
        .I1(vid_phy_axi4lite_rready),
        .I2(axi_rvalid_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I4(DRP_Rsp_Rd_Toggle_reg_3),
        .O(\syncstages_ff_reg[2]_1 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    DRP_Rsp_Rd_Toggle_i_1__1
       (.I0(DRP_Rsp_Rd_Toggle_reg_1),
        .I1(vid_phy_axi4lite_rready),
        .I2(axi_rvalid_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I4(DRP_Rsp_Rd_Toggle_reg_4),
        .O(\syncstages_ff_reg[2]_2 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    DRP_Rsp_Rd_Toggle_i_1__2
       (.I0(DRP_Rsp_Rd_Toggle_reg_2),
        .I1(vid_phy_axi4lite_rready),
        .I2(axi_rvalid_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I4(DRP_Rsp_Rd_Toggle_reg_5),
        .O(\syncstages_ff_reg[2]_3 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    DRP_Rsp_Rd_Toggle_i_1__3
       (.I0(DRP_Rsp_Rd_Toggle_reg),
        .I1(vid_phy_axi4lite_rready),
        .I2(axi_rvalid_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I4(DRP_Rsp_Rd_Toggle_reg_6),
        .O(\syncstages_ff_reg[2]_4 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    DRP_Rsp_Rd_Toggle_i_2
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2_n_0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    DRP_Rsp_Rd_Toggle_i_2__0
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    DRP_Rsp_Rd_Toggle_i_2__1
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    DRP_Rsp_Rd_Toggle_i_2__2
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    DRP_Rsp_Rd_Toggle_i_2__3
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_araddr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h01)) 
    DRP_Rsp_Rd_Toggle_i_3
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .O(DRP_Rsp_Rd_Toggle_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h10)) 
    DRP_Rsp_Rd_Toggle_i_3__0
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF8F8F8F808F8F8F8)) 
    aw_en_i_1
       (.I0(vid_phy_axi4lite_bready),
        .I1(vid_phy_axi4lite_bvalid),
        .I2(aw_en_reg_n_0),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(vid_phy_axi4lite_awvalid),
        .I5(axi_awready_reg_0),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(p_0_in));
  FDRE \axi_araddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[3]),
        .Q(\axi_araddr_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[4]),
        .Q(\axi_araddr_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[5]),
        .Q(\axi_araddr_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[7]),
        .Q(p_1_in),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_awaddr[9]_i_1 
       (.I0(axi_awready_reg_0),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .O(p_9_in));
  FDRE \axi_awaddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[6]),
        .Q(sel0[6]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[7]),
        .Q(sel0[7]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(vid_phy_axi4lite_bready),
        .I1(vid_phy_axi4lite_bvalid),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(axi_wready_reg_0),
        .I5(axi_awready_reg_0),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_10 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(src_in[0]),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[0] ),
        .I4(\slv_reg_0x38_reg[18]_0 [0]),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_11 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg[31]_0 [0]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(Q),
        .I4(\slv_reg_0xC_reg_n_0_[0] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_12 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[0] ),
        .I2(\axi_rdata[5]_i_22_n_0 ),
        .I3(gt_status_cpll_lock_updated_q_reg_0),
        .I4(src_in[2]),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_13 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[0] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [0]),
        .I4(\slv_reg_0x44_reg[31]_0 [0]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_14 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[0]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[0]),
        .I4(\slv_reg_0x60_reg[31]_0 [0]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_15 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [0]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[0] ),
        .I4(DRP_Status_b0gt0[0]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_16 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[0] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg[1]_0 [0]),
        .I4(\slv_reg_0x7C_reg[31]_0 [0]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_17 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[0]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [0]),
        .I4(\slv_reg_0x6C_reg[17]_0 [0]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_18 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [0]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[0] ),
        .I4(\slv_reg_0x108_reg[20]_0 [0]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_19 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[0] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [0]),
        .I4(imr_reg[0]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(p_216_in[0]),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg[0]_0 ),
        .I4(\slv_reg_0x158_reg_n_0_[0] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [0]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg[3]_0 [0]),
        .I4(p_2_in[0]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[0] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[0]),
        .I4(p_223_in[32]),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_5 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg_n_0_[0] ),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[0] ),
        .I4(\slv_reg_0x218_reg_n_0_[0] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[0]_i_7 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[0]_i_15_n_0 ),
        .I2(\axi_rdata[0]_i_16_n_0 ),
        .I3(\axi_rdata[0]_i_17_n_0 ),
        .I4(\axi_rdata[0]_i_18_n_0 ),
        .I5(\axi_rdata[0]_i_19_n_0 ),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \axi_rdata[0]_i_9 
       (.I0(\axi_rdata[16]_i_6_n_0 ),
        .I1(i_reg_clkdet_tx_freq_rst_reg_1),
        .I2(\axi_rdata[31]_i_34_n_0 ),
        .I3(\axi_rdata[3]_i_21_n_0 ),
        .I4(\slv_reg_0x138_reg_n_0_[0] ),
        .I5(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata[0]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata[10]_i_3_n_0 ),
        .I2(\axi_rdata[10]_i_4_n_0 ),
        .I3(\axi_rdata[10]_i_5_n_0 ),
        .O(reg_data_out__0[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_10 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[10]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[10]),
        .I4(DRP_Status_b0gt2[10]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_11 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [10]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[10]),
        .I4(\slv_reg_0x68_reg[17]_0 [10]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_12 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [10]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_174_in),
        .I4(\slv_reg_0x80_reg[15]_0 [10]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_13 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [10]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [7]),
        .I4(\slv_reg_0x74_reg_n_0_[10] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_14 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[10] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(p_2_in[10]),
        .I4(\slv_reg_0x144_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_15 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[11]_i_2_0 [1]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [7]),
        .I4(\slv_reg_0x10C_reg_n_0_[10] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_16 
       (.I0(\axi_rdata[31]_i_43_n_0 ),
        .I1(imr_reg[10]),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[10] ),
        .I4(\axi_rdata[17]_i_3_0 [10]),
        .I5(\axi_araddr_reg[3]_0 ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_17 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[10] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[10] ),
        .I4(\slv_reg_0x208_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_18 
       (.I0(\axi_rdata[21]_i_8_n_0 ),
        .I1(\slv_reg_0x120_reg[10]_0 [1]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [5]),
        .I4(\slv_reg_0x10_reg[31]_0 [8]),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \axi_rdata[10]_i_19 
       (.I0(\slv_reg_0x138_reg_n_0_[10] ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .I2(\axi_rdata[17]_i_25_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(gtpowergood_out[1]),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .I2(\axi_rdata[10]_i_8_n_0 ),
        .I3(\axi_rdata[10]_i_9_n_0 ),
        .I4(\axi_rdata[10]_i_10_n_0 ),
        .I5(\axi_rdata[10]_i_11_n_0 ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[10]_i_3 
       (.I0(\axi_rdata[10]_i_12_n_0 ),
        .I1(\axi_rdata[10]_i_13_n_0 ),
        .I2(\axi_rdata[10]_i_14_n_0 ),
        .I3(\axi_rdata[10]_i_15_n_0 ),
        .I4(\axi_rdata[10]_i_16_n_0 ),
        .I5(\axi_rdata[10]_i_17_n_0 ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_4 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[10] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[10] ),
        .I4(\slv_reg_0x218_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \axi_rdata[10]_i_5 
       (.I0(\axi_rdata[10]_i_18_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(\slv_reg_0x30C_reg_n_0_[10] ),
        .I3(\axi_rdata[10]_i_19_n_0 ),
        .I4(\axi_rdata[31]_i_20_n_0 ),
        .I5(p_223_in[10]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg[18]_0 [5]),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[10] ),
        .I4(\slv_reg_0x40_reg[31]_0 [10]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_7 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[10] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[10] ),
        .I4(\slv_reg_0x14_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_8 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [10]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [10]),
        .I4(\slv_reg_0x4C_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[10]_i_9 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[10] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[10] ),
        .I4(\slv_reg_0x30_reg_n_0_[10] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata[11]_i_3_n_0 ),
        .I2(\axi_rdata[11]_i_4_n_0 ),
        .I3(\axi_rdata[11]_i_5_n_0 ),
        .I4(\axi_rdata[11]_i_6_n_0 ),
        .I5(\axi_rdata[11]_i_7_n_0 ),
        .O(reg_data_out__0[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_10 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[11] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [11]),
        .I4(\slv_reg_0x80_reg[15]_0 [11]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_11 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg[17]_0 [11]),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg[17]_0 [11]),
        .I4(\slv_reg_0x70_reg[22]_0 [8]),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_12 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(p_175_in),
        .I2(\axi_rdata[19]_i_18_n_0 ),
        .I3(\axi_rdata[11]_i_2_0 [2]),
        .I4(\slv_reg_0x108_reg[20]_0 [8]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_13 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[11] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg_n_0_[11] ),
        .I4(\axi_rdata[17]_i_3_0 [11]),
        .I5(\axi_araddr_reg[3]_0 ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_14 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[0]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [6]),
        .I4(\axi_rdata[12]_i_5_0 [0]),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_15 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[11] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(p_3_in[11]),
        .I4(\axi_rdata[11]_i_5_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_16 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[11] ),
        .I4(\slv_reg_0x1C_reg_n_0_[11] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_17 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg_n_0_[11] ),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[11] ),
        .I4(\slv_reg_0xC_reg_n_0_[11] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_18 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[11] ),
        .I4(\slv_reg_0x3C_reg_n_0_[11] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_19 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [11]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [11]),
        .I4(\slv_reg_0x48_reg[31]_0 [11]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_rdata[11]_i_8_n_0 ),
        .I1(\axi_rdata[11]_i_9_n_0 ),
        .I2(\axi_rdata[11]_i_10_n_0 ),
        .I3(\axi_rdata[11]_i_11_n_0 ),
        .I4(\axi_rdata[11]_i_12_n_0 ),
        .I5(\axi_rdata[11]_i_13_n_0 ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[11]),
        .I4(\slv_reg_0x30C_reg_n_0_[11] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_4 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_18_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[11] ),
        .I4(clk_dru_freq[0]),
        .I5(\axi_rdata[25]_i_13_n_0 ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata[11]_i_14_n_0 ),
        .I1(\axi_rdata[11]_i_15_n_0 ),
        .I2(\axi_rdata[11]_i_16_n_0 ),
        .I3(\axi_rdata[11]_i_17_n_0 ),
        .I4(\axi_rdata[11]_i_18_n_0 ),
        .I5(\axi_rdata[11]_i_19_n_0 ),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[11] ),
        .I4(\slv_reg_0x208_reg[31]_0 [0]),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_7 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[11] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(p_2_in[11]),
        .I4(\slv_reg_0x144_reg_n_0_[11] ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_8 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I1(DRP_Status_b0gt2[11]),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [11]),
        .I4(DRP_Status_common[11]),
        .I5(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .O(\axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[11]_i_9 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[11] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Status_b0gt0[11]),
        .I4(DRP_Status_b0gt1[11]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata[12]_i_3_n_0 ),
        .I2(\axi_rdata[12]_i_4_n_0 ),
        .I3(\axi_rdata[12]_i_5_n_0 ),
        .O(reg_data_out__0[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_10 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[12] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Status_b0gt0[12]),
        .I4(DRP_Status_b0gt1[12]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_11 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I1(DRP_Status_b0gt2[12]),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [12]),
        .I4(DRP_Status_common[12]),
        .I5(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_12 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[12] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [12]),
        .I4(\slv_reg_0x80_reg[15]_0 [12]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_13 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg[17]_0 [12]),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg[17]_0 [12]),
        .I4(\slv_reg_0x70_reg[22]_0 [9]),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_14 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [9]),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [12]),
        .I4(\slv_reg_0x134_reg_n_0_[12] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_15 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(p_176_in[0]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [9]),
        .I4(\slv_reg_0x10C_reg_n_0_[12] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_16 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[12]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(p_217_in),
        .I4(\slv_reg_0x154_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_17 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[12] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [1]),
        .I4(\slv_reg_0x214_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_18 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[12] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[12]),
        .I4(\axi_rdata[12]_i_5_1 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_19 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[1]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [7]),
        .I4(\axi_rdata[12]_i_5_0 [1]),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_rdata[12]_i_6_n_0 ),
        .I1(\axi_rdata[12]_i_7_n_0 ),
        .I2(\axi_rdata[12]_i_8_n_0 ),
        .I3(\axi_rdata[12]_i_9_n_0 ),
        .I4(\axi_rdata[12]_i_10_n_0 ),
        .I5(\axi_rdata[12]_i_11_n_0 ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata[12]_i_12_n_0 ),
        .I1(\axi_rdata[12]_i_13_n_0 ),
        .I2(\axi_rdata[12]_i_14_n_0 ),
        .I3(\axi_rdata[12]_i_15_n_0 ),
        .I4(\axi_rdata[12]_i_16_n_0 ),
        .I5(\axi_rdata[12]_i_17_n_0 ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_4 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[12] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[1]),
        .I4(\slv_reg_0x300_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata[31]_i_20_n_0 ),
        .I1(p_223_in[12]),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(\slv_reg_0x30C_reg_n_0_[12] ),
        .I4(\axi_rdata[12]_i_18_n_0 ),
        .I5(\axi_rdata[12]_i_19_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[12] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[12] ),
        .I4(\slv_reg_0x1C_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_7 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg_n_0_[12] ),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[12] ),
        .I4(\slv_reg_0xC_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_8 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [12]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [12]),
        .I4(\slv_reg_0x48_reg[31]_0 [12]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[12]_i_9 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[12] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[12] ),
        .I4(\slv_reg_0x3C_reg_n_0_[12] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata[13]_i_3_n_0 ),
        .I2(\axi_rdata[13]_i_4_n_0 ),
        .I3(\axi_rdata[13]_i_5_n_0 ),
        .I4(\axi_rdata[13]_i_6_n_0 ),
        .O(reg_data_out__0[13]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \axi_rdata[13]_i_10 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_11 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[13] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[13] ),
        .I4(\slv_reg_0x40_reg[31]_0 [13]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_12 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[13] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[13] ),
        .I4(\slv_reg_0x30_reg_n_0_[13] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_13 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[13]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[13]),
        .I4(DRP_Status_b0gt2[13]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [13]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [13]),
        .I4(\slv_reg_0x4C_reg_n_0_[13] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_15 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [13]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[13]),
        .I4(\slv_reg_0x68_reg[17]_0 [13]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_16 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [13]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [10]),
        .I4(\slv_reg_0x74_reg_n_0_[13] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_17 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[13] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[13] ),
        .I4(\slv_reg_0x124_reg[31]_0 [10]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_18 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [13]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_176_in[1]),
        .I4(\slv_reg_0x80_reg[15]_0 [13]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_19 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(p_218_in),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[13] ),
        .I4(\slv_reg_0x158_reg_n_0_[13] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_rdata[21]_i_11_n_0 ),
        .I1(\axi_rdata_reg[5]_0 ),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(\slv_reg_0x30C_reg_n_0_[13] ),
        .I4(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_20 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [13]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[13] ),
        .I4(data43[13]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_21 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [2]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[13] ),
        .I4(\slv_reg_0x218_reg_n_0_[13] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_22 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[2]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[13] ),
        .I4(p_223_in[13]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[13] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[13]),
        .I4(\axi_rdata_reg[13]_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_4 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[2]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [8]),
        .I4(\slv_reg_0x10_reg_n_0_[13] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_rdata[13]_i_11_n_0 ),
        .I1(\axi_rdata[13]_i_12_n_0 ),
        .I2(\axi_rdata[13]_i_13_n_0 ),
        .I3(\axi_rdata[13]_i_14_n_0 ),
        .I4(\axi_rdata[13]_i_15_n_0 ),
        .I5(\axi_rdata[13]_i_16_n_0 ),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[13]_i_17_n_0 ),
        .I1(\axi_rdata[13]_i_18_n_0 ),
        .I2(\axi_rdata[13]_i_19_n_0 ),
        .I3(\axi_rdata[13]_i_20_n_0 ),
        .I4(\axi_rdata[13]_i_21_n_0 ),
        .I5(\axi_rdata[13]_i_22_n_0 ),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[13]_i_7 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[13] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[13] ),
        .I4(\slv_reg_0x14_reg_n_0_[13] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \axi_rdata[13]_i_8 
       (.I0(i_reg_clkdet_tx_freq_rst_reg_1),
        .I1(\axi_rdata[31]_i_34_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[31]_i_36_n_0 ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \axi_rdata[13]_i_9 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_34_n_0 ),
        .O(\axi_rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata[14]_i_3_n_0 ),
        .I2(\axi_rdata[14]_i_4_n_0 ),
        .I3(\axi_rdata[14]_i_5_n_0 ),
        .I4(\axi_rdata[14]_i_6_n_0 ),
        .O(reg_data_out__0[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[14] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[14] ),
        .I4(\slv_reg_0x30_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_11 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[3]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [9]),
        .I4(\slv_reg_0x10_reg_n_0_[14] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_12 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[14] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[14]),
        .I4(\axi_rdata[14]_i_5_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[14] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[14] ),
        .I4(\slv_reg_0x14_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg_n_0_[14] ),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg_n_0_[14] ),
        .I4(\slv_reg_0x4C_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_15 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[14] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[14] ),
        .I4(\slv_reg_0x40_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg_n_0_[14] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[14]),
        .I4(\slv_reg_0x68_reg[17]_0 [14]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_17 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[14]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[14]),
        .I4(DRP_Status_b0gt2[14]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_18 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [14]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [11]),
        .I4(\slv_reg_0x74_reg_n_0_[14] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_19 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [14]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_176_in[2]),
        .I4(\slv_reg_0x80_reg[15]_0 [14]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_rdata[14]_i_7_n_0 ),
        .I1(\axi_rdata[14]_i_8_n_0 ),
        .I2(\axi_rdata[14]_i_9_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[14] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[14] ),
        .I4(\slv_reg_0x158_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [3]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[14] ),
        .I4(\slv_reg_0x218_reg_n_0_[14] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \axi_rdata[14]_i_5 
       (.I0(\axi_rdata[14]_i_10_n_0 ),
        .I1(\axi_rdata[14]_i_11_n_0 ),
        .I2(\axi_rdata[14]_i_12_n_0 ),
        .I3(\axi_rdata[14]_i_13_n_0 ),
        .I4(\axi_rdata[21]_i_3_n_0 ),
        .I5(\slv_reg_0x30C_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[14]_i_6 
       (.I0(\axi_rdata[14]_i_14_n_0 ),
        .I1(\axi_rdata[14]_i_15_n_0 ),
        .I2(\axi_rdata[14]_i_16_n_0 ),
        .I3(\axi_rdata[14]_i_17_n_0 ),
        .I4(\axi_rdata[14]_i_18_n_0 ),
        .I5(\axi_rdata[14]_i_19_n_0 ),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_7 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[14] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[14] ),
        .I4(\slv_reg_0x124_reg_n_0_[14] ),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_8 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [14]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[14] ),
        .I4(data43[14]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[14]_i_9 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[3]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[14] ),
        .I4(p_223_in[14]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata[15]_i_3_n_0 ),
        .I2(\axi_rdata[15]_i_4_n_0 ),
        .I3(\axi_rdata[15]_i_5_n_0 ),
        .I4(\axi_rdata[15]_i_6_n_0 ),
        .O(reg_data_out__0[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[15] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[15] ),
        .I4(\slv_reg_0x30_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_11 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[4]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [10]),
        .I4(\slv_reg_0x10_reg_n_0_[15] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_12 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[15] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[15]),
        .I4(\axi_rdata[15]_i_5_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[15] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[15] ),
        .I4(\slv_reg_0x14_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg_n_0_[15] ),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg_n_0_[15] ),
        .I4(\slv_reg_0x4C_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_15 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[15] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[15] ),
        .I4(\slv_reg_0x40_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg_n_0_[15] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[15]),
        .I4(\slv_reg_0x68_reg[17]_0 [15]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_17 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[15]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[15]),
        .I4(DRP_Status_b0gt2[15]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_18 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [15]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[15] ),
        .I4(\slv_reg_0x74_reg_n_0_[15] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_19 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [15]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_177_in),
        .I4(\slv_reg_0x80_reg[15]_0 [15]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\axi_rdata[15]_i_8_n_0 ),
        .I2(\axi_rdata[15]_i_9_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[15] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[15] ),
        .I4(\slv_reg_0x158_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [4]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[15] ),
        .I4(\slv_reg_0x218_reg_n_0_[15] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \axi_rdata[15]_i_5 
       (.I0(\axi_rdata[15]_i_10_n_0 ),
        .I1(\axi_rdata[15]_i_11_n_0 ),
        .I2(\axi_rdata[15]_i_12_n_0 ),
        .I3(\axi_rdata[15]_i_13_n_0 ),
        .I4(\axi_rdata[21]_i_3_n_0 ),
        .I5(\slv_reg_0x30C_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[15]_i_6 
       (.I0(\axi_rdata[15]_i_14_n_0 ),
        .I1(\axi_rdata[15]_i_15_n_0 ),
        .I2(\axi_rdata[15]_i_16_n_0 ),
        .I3(\axi_rdata[15]_i_17_n_0 ),
        .I4(\axi_rdata[15]_i_18_n_0 ),
        .I5(\axi_rdata[15]_i_19_n_0 ),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_7 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[15] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[15] ),
        .I4(\slv_reg_0x124_reg_n_0_[15] ),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_8 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [15]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[15] ),
        .I4(data43[15]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[15]_i_9 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[4]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[15] ),
        .I4(p_223_in[15]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(\axi_rdata[16]_i_4_n_0 ),
        .O(reg_data_out));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[16] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[16] ),
        .I4(\slv_reg_0x30_reg_n_0_[16] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_11 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Rsp_Rd_Toggle_reg_0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Rsp_Rd_Toggle_reg_1),
        .I4(DRP_Rsp_Rd_Toggle_reg_2),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_12 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [14]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [14]),
        .I4(\slv_reg_0x4C_reg_n_0_[16] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_13 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [14]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x68_reg[17]_0 [16]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_14 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [16]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[16] ),
        .I4(\slv_reg_0x74_reg_n_0_[16] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_15 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [10]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[16] ),
        .I4(\slv_reg_0x124_reg[31]_0 [11]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_16 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [16]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[16] ),
        .I4(\slv_reg_0x80_reg_n_0_[16] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_17 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[16] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[16] ),
        .I4(\slv_reg_0x158_reg_n_0_[16] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_18 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[16]_i_4_0 ),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[16] ),
        .I4(data43[16]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_19 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [5]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[16] ),
        .I4(\slv_reg_0x218_reg_n_0_[16] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata[21]_i_3_n_0 ),
        .I1(\slv_reg_0x30C_reg_n_0_[16] ),
        .I2(\axi_rdata[16]_i_5_n_0 ),
        .I3(\axi_rdata[16]_i_6_n_0 ),
        .I4(\axi_rdata[16]_i_7_n_0 ),
        .I5(\axi_rdata[16]_i_8_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_20 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[5]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[16] ),
        .I4(p_223_in[16]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[16]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'h000A000C)) 
    \axi_rdata[16]_i_21 
       (.I0(gt_status_rx_resetdone_updated_q_reg_0),
        .I1(dest_out),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[16]_i_22 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[16]_i_3 
       (.I0(\axi_rdata[16]_i_9_n_0 ),
        .I1(\axi_rdata[16]_i_10_n_0 ),
        .I2(\axi_rdata[16]_i_11_n_0 ),
        .I3(\axi_rdata[16]_i_12_n_0 ),
        .I4(\axi_rdata[16]_i_13_n_0 ),
        .I5(\axi_rdata[16]_i_14_n_0 ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata[16]_i_15_n_0 ),
        .I1(\axi_rdata[16]_i_16_n_0 ),
        .I2(\axi_rdata[16]_i_17_n_0 ),
        .I3(\axi_rdata[16]_i_18_n_0 ),
        .I4(\axi_rdata[16]_i_19_n_0 ),
        .I5(\axi_rdata[16]_i_20_n_0 ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[16] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[16]),
        .I4(\axi_rdata[16]_i_2_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hC0000000AA000000)) 
    \axi_rdata[16]_i_6 
       (.I0(\axi_rdata[16]_i_21_n_0 ),
        .I1(gt_status_tx_alignment_updated_q_reg_0),
        .I2(\axi_rdata[16]_i_22_n_0 ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_7 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[5]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg[16]_0 [11]),
        .I4(\slv_reg_0x10_reg_n_0_[16] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_8 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[16] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[16] ),
        .I4(\slv_reg_0x14_reg_n_0_[16] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[16]_i_9 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg[18]_0 [6]),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[16] ),
        .I4(\slv_reg_0x40_reg[31]_0 [14]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .I2(\axi_rdata[17]_i_4_n_0 ),
        .I3(\axi_rdata[17]_i_5_n_0 ),
        .I4(\axi_rdata[17]_i_6_n_0 ),
        .I5(\axi_rdata[17]_i_7_n_0 ),
        .O(reg_data_out__0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_10 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [15]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [15]),
        .I4(\slv_reg_0x4C_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_11 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[17] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg[18]_0 [7]),
        .I4(\slv_reg_0x3C_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_12 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[16]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[16]),
        .I4(DRP_Status_b0gt2[16]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_13 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [15]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[16]),
        .I4(\slv_reg_0x68_reg[17]_0 [17]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_14 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [17]),
        .I2(\axi_rdata[25]_i_20_n_0 ),
        .I3(\slv_reg_0x80_reg_n_0_[17] ),
        .I4(\axi_rdata[19]_i_2_0 [0]),
        .I5(\axi_rdata[19]_i_18_n_0 ),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_15 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [17]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [12]),
        .I4(\slv_reg_0x74_reg_n_0_[17] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_16 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [16]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[17] ),
        .I4(data43[17]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_17 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [11]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[17] ),
        .I4(\slv_reg_0x124_reg[31]_0 [12]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_18 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[17] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[17] ),
        .I4(\slv_reg_0x158_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_19 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [6]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[17] ),
        .I4(\slv_reg_0x218_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_rdata[17]_i_8_n_0 ),
        .I1(\axi_rdata[17]_i_9_n_0 ),
        .I2(\axi_rdata[17]_i_10_n_0 ),
        .I3(\axi_rdata[17]_i_11_n_0 ),
        .I4(\axi_rdata[17]_i_12_n_0 ),
        .I5(\axi_rdata[17]_i_13_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080008088880080)) 
    \axi_rdata[17]_i_20 
       (.I0(\axi_rdata[31]_i_33_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I2(\axi_rdata[17]_i_6_0 ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\slv_reg_0x40_reg[31]_0 [15]),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \axi_rdata[17]_i_21 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0400000000)) 
    \axi_rdata[17]_i_22 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x10_reg_n_0_[17] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_36_n_0 ),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \axi_rdata[17]_i_23 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\slv_reg_0x200_reg_n_0_[17] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[31]_i_33_n_0 ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[17]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_rdata[17]_i_24 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[17]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \axi_rdata[17]_i_25 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(p_1_in),
        .O(\axi_rdata[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[17]_i_14_n_0 ),
        .I1(\axi_rdata[17]_i_15_n_0 ),
        .I2(\axi_rdata[17]_i_16_n_0 ),
        .I3(\axi_rdata[17]_i_17_n_0 ),
        .I4(\axi_rdata[17]_i_18_n_0 ),
        .I5(\axi_rdata[17]_i_19_n_0 ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[6]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[17] ),
        .I4(p_223_in[17]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_5 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[17] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[17]),
        .I4(\axi_rdata_reg[17]_1 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAAAA)) 
    \axi_rdata[17]_i_6 
       (.I0(\axi_rdata[17]_i_20_n_0 ),
        .I1(p_178_in),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(p_1_in),
        .I4(\axi_rdata[17]_i_21_n_0 ),
        .I5(\axi_rdata[17]_i_22_n_0 ),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \axi_rdata[17]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[17] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(\axi_rdata[17]_i_23_n_0 ),
        .I3(\axi_rdata_reg[17]_0 ),
        .I4(\axi_rdata[17]_i_24_n_0 ),
        .I5(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_8 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[17] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[17] ),
        .I4(\slv_reg_0x1C_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[17]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[6]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[17] ),
        .I4(\slv_reg_0xC_reg_n_0_[17] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata[18]_i_3_n_0 ),
        .I2(\axi_rdata[18]_i_4_n_0 ),
        .O(reg_data_out__0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_10 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[18] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[18] ),
        .I4(\slv_reg_0x38_reg[18]_0 [8]),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_11 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [16]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[18] ),
        .I4(\slv_reg_0x60_reg[31]_0 [16]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_12 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg_n_0_[18] ),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg_n_0_[18] ),
        .I4(\slv_reg_0x70_reg[22]_0 [13]),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_13 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(p_179_in),
        .I2(\axi_rdata[19]_i_18_n_0 ),
        .I3(\axi_rdata[19]_i_2_0 [1]),
        .I4(\slv_reg_0x108_reg[20]_0 [12]),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_14 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[18] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [18]),
        .I4(\slv_reg_0x80_reg_n_0_[18] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_15 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[18]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[18] ),
        .I4(\slv_reg_0x154_reg_n_0_[18] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_16 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[18] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [13]),
        .I4(\slv_reg_0x134_reg_n_0_[18] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_17 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[18] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [7]),
        .I4(\slv_reg_0x214_reg_n_0_[18] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_18 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[18] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[7]),
        .I4(\slv_reg_0x300_reg_n_0_[18] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_rdata[18]_i_5_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(\slv_reg_0x30C_reg_n_0_[18] ),
        .I3(\axi_rdata[18]_i_6_n_0 ),
        .I4(\axi_rdata[31]_i_20_n_0 ),
        .I5(p_223_in[18]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[18]_i_7_n_0 ),
        .I1(\axi_rdata[18]_i_8_n_0 ),
        .I2(\axi_rdata[18]_i_9_n_0 ),
        .I3(\axi_rdata[18]_i_10_n_0 ),
        .I4(\axi_rdata[18]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_12_n_0 ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_rdata[18]_i_13_n_0 ),
        .I1(\axi_rdata[18]_i_14_n_0 ),
        .I2(\axi_rdata[18]_i_15_n_0 ),
        .I3(\axi_rdata[18]_i_16_n_0 ),
        .I4(\axi_rdata[18]_i_17_n_0 ),
        .I5(\axi_rdata[18]_i_18_n_0 ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_5 
       (.I0(\axi_rdata[21]_i_8_n_0 ),
        .I1(data38[18]),
        .I2(\axi_rdata[21]_i_9_n_0 ),
        .I3(\axi_rdata[18]_i_2_0 ),
        .I4(clk_tx_freq[7]),
        .I5(\axi_rdata[13]_i_8_n_0 ),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \axi_rdata[18]_i_6 
       (.I0(\slv_reg_0x138_reg_n_0_[18] ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .I2(\axi_rdata[17]_i_25_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(gtpowergood_out[2]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_7 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[18] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[18] ),
        .I4(\slv_reg_0x1C_reg_n_0_[18] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_8 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg_n_0_[18] ),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[18] ),
        .I4(\slv_reg_0x2C_reg_n_0_[18] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[18]_i_9 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[18] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [16]),
        .I4(\slv_reg_0x44_reg[31]_0 [16]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata[19]_i_3_n_0 ),
        .I2(\axi_rdata[19]_i_4_n_0 ),
        .I3(\axi_rdata[19]_i_5_n_0 ),
        .I4(\axi_rdata[19]_i_6_n_0 ),
        .I5(\axi_rdata[19]_i_7_n_0 ),
        .O(reg_data_out__0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_10 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[19] ),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [17]),
        .I4(\slv_reg_0x68_reg_n_0_[19] ),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_11 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [17]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [17]),
        .I4(\slv_reg_0x48_reg[31]_0 [17]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_12 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg_n_0_[19] ),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [14]),
        .I4(\slv_reg_0x74_reg_n_0_[19] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_13 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [19]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_180_in),
        .I4(\slv_reg_0x80_reg_n_0_[19] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_14 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[8]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[19] ),
        .I4(\axi_rdata[20]_i_2_0 [0]),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_15 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[19] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[19]),
        .I4(\axi_rdata[19]_i_5_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_16 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg_n_0_[19] ),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[19] ),
        .I4(\slv_reg_0xC_reg_n_0_[19] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_17 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[19] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[19] ),
        .I4(\slv_reg_0x1C_reg_n_0_[19] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \axi_rdata[19]_i_18 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_rdata[19]_i_8_n_0 ),
        .I1(\axi_rdata[19]_i_9_n_0 ),
        .I2(\axi_rdata[19]_i_10_n_0 ),
        .I3(\axi_rdata[19]_i_11_n_0 ),
        .I4(\axi_rdata[19]_i_12_n_0 ),
        .I5(\axi_rdata[19]_i_13_n_0 ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(clk_dru_freq[8]),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[19] ),
        .I4(p_223_in[19]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg[31]_0 [8]),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[19] ),
        .I4(\slv_reg_0x218_reg_n_0_[19] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[19]_i_5 
       (.I0(\axi_rdata[21]_i_3_n_0 ),
        .I1(\slv_reg_0x30C_reg_n_0_[19] ),
        .I2(\axi_rdata[19]_i_14_n_0 ),
        .I3(\axi_rdata[19]_i_15_n_0 ),
        .I4(\axi_rdata[19]_i_16_n_0 ),
        .I5(\axi_rdata[19]_i_17_n_0 ),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_6 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[19] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[19] ),
        .I4(\slv_reg_0x158_reg_n_0_[19] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_7 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [14]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[19] ),
        .I4(data43[19]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_8 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[19]_i_2_0 [2]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [13]),
        .I4(\slv_reg_0x10C_reg_n_0_[19] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[19]_i_9 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[19] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[19] ),
        .I4(\slv_reg_0x3C_reg_n_0_[19] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_10 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[1] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg[2]_0 [0]),
        .I4(\slv_reg_0x38_reg[18]_0 [1]),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_11 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [1]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[1] ),
        .I4(DRP_Status_b0gt0[1]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_12 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[1]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[1]),
        .I4(\slv_reg_0x60_reg[31]_0 [1]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEECCFCCCCCCCCCCC)) 
    \axi_rdata[1]_i_13 
       (.I0(\axi_rdata[1]_i_3_0 ),
        .I1(\axi_rdata[1]_i_26_n_0 ),
        .I2(\axi_rdata[1]_i_3_1 ),
        .I3(\axi_rdata[31]_i_35_n_0 ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_14 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[1] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [1]),
        .I4(\slv_reg_0x44_reg[31]_0 [1]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \axi_rdata[1]_i_15 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \axi_rdata[1]_i_16 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \axi_rdata[1]_i_17 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \axi_rdata[1]_i_18 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_rdata[1]_i_19 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_20 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [1]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[1] ),
        .I4(imr_reg[1]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_21 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [1]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_168_in),
        .I4(\axi_rdata[3]_i_6_0 [0]),
        .I5(\axi_rdata[19]_i_18_n_0 ),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_22 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(p_2_in[1]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(p_216_in[1]),
        .I4(\slv_reg_0x154_reg_n_0_[1] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_23 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [1]),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [1]),
        .I4(\slv_reg_0x134_reg[3]_0 [1]),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_24 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[1] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg_n_0_[1] ),
        .I4(\slv_reg_0x214_reg_n_0_[1] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_25 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[1] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[1] ),
        .I4(p_223_in[1]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[1]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \axi_rdata[1]_i_26 
       (.I0(clk_rx_freq_lock),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[3]_i_21_n_0 ),
        .O(\axi_rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \axi_rdata[1]_i_3 
       (.I0(\axi_rdata[1]_i_11_n_0 ),
        .I1(\axi_rdata[1]_i_12_n_0 ),
        .I2(\axi_rdata[1]_i_13_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[1] ),
        .I4(\axi_rdata[21]_i_7_n_0 ),
        .I5(\axi_rdata[1]_i_14_n_0 ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_4 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[1]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [1]),
        .I4(\slv_reg_0x6C_reg[17]_0 [1]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_5 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [0]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg[1]_0 [1]),
        .I4(\slv_reg_0x7C_reg[31]_0 [1]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata[1]_i_20_n_0 ),
        .I1(\axi_rdata[1]_i_21_n_0 ),
        .I2(\axi_rdata[1]_i_22_n_0 ),
        .I3(\axi_rdata[1]_i_23_n_0 ),
        .I4(\axi_rdata[1]_i_24_n_0 ),
        .I5(\axi_rdata[1]_i_25_n_0 ),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_7 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg[31]_0 [1]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[1] ),
        .I4(\slv_reg_0xC_reg_n_0_[1] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_9 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[1] ),
        .I2(\axi_rdata[5]_i_22_n_0 ),
        .I3(gt_status_cpll_lock_updated_q_reg_0),
        .I4(\slv_reg_0x1C_reg_n_0_[1] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(\axi_rdata[20]_i_3_n_0 ),
        .I2(\axi_rdata[20]_i_4_n_0 ),
        .I3(\axi_rdata[20]_i_5_n_0 ),
        .O(reg_data_out__0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_10 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[20] ),
        .I4(\slv_reg_0x3C_reg_n_0_[20] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_11 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [18]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [18]),
        .I4(\slv_reg_0x48_reg[31]_0 [18]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_12 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg_n_0_[20] ),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [15]),
        .I4(\slv_reg_0x74_reg_n_0_[20] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_13 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [18]),
        .I4(\slv_reg_0x68_reg_n_0_[20] ),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_14 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [14]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[20] ),
        .I4(\slv_reg_0x124_reg[31]_0 [15]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_15 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [20]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_181_in[0]),
        .I4(\slv_reg_0x80_reg_n_0_[20] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_16 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(data43[20]),
        .I4(\slv_reg_0x144_reg_n_0_[20] ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_17 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[20] ),
        .I4(\slv_reg_0x208_reg[31]_0 [9]),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_rdata[20]_i_6_n_0 ),
        .I1(\axi_rdata[20]_i_7_n_0 ),
        .I2(\axi_rdata[20]_i_8_n_0 ),
        .I3(\axi_rdata[20]_i_9_n_0 ),
        .I4(\axi_rdata[20]_i_10_n_0 ),
        .I5(\axi_rdata[20]_i_11_n_0 ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[20]),
        .I4(\slv_reg_0x30C_reg_n_0_[20] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_4 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_18_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[20] ),
        .I4(clk_dru_freq[9]),
        .I5(\axi_rdata[25]_i_13_n_0 ),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[20]_i_5 
       (.I0(\axi_rdata[20]_i_12_n_0 ),
        .I1(\axi_rdata[20]_i_13_n_0 ),
        .I2(\axi_rdata[20]_i_14_n_0 ),
        .I3(\axi_rdata[20]_i_15_n_0 ),
        .I4(\axi_rdata[20]_i_16_n_0 ),
        .I5(\axi_rdata[20]_i_17_n_0 ),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_6 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[9]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[20] ),
        .I4(\axi_rdata[20]_i_2_0 [1]),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_7 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[20] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[20]),
        .I4(\axi_rdata[20]_i_2_1 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_8 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[20] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[20] ),
        .I4(\slv_reg_0x1C_reg_n_0_[20] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[20]_i_9 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg_n_0_[20] ),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[20] ),
        .I4(\slv_reg_0xC_reg_n_0_[20] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(\slv_reg_0x30C_reg_n_0_[21] ),
        .I3(\axi_rdata[21]_i_4_n_0 ),
        .I4(\axi_rdata[21]_i_5_n_0 ),
        .I5(\axi_rdata[21]_i_6_n_0 ),
        .O(reg_data_out__0[21]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \axi_rdata[21]_i_10 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \axi_rdata[21]_i_11 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_12 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[21] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[21] ),
        .I4(\slv_reg_0x14_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_13 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[10]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[21] ),
        .I4(\slv_reg_0x10_reg_n_0_[21] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_14 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[21] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[21] ),
        .I4(\slv_reg_0x40_reg[31]_0 [19]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[21] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[21] ),
        .I4(\slv_reg_0x30_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_16 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [19]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [19]),
        .I4(\slv_reg_0x4C_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_17 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [19]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[21] ),
        .I4(\slv_reg_0x6C_reg_n_0_[21] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_18 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[21] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [16]),
        .I4(\slv_reg_0x134_reg_n_0_[21] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_19 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [16]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[21] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [21]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[21] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[21]),
        .I4(\axi_rdata_reg[21]_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_20 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[21] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[10]),
        .I4(\slv_reg_0x300_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_21 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[21] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [10]),
        .I4(\slv_reg_0x214_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_22 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[21] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_181_in[1]),
        .I4(\slv_reg_0x108_reg_n_0_[21] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[21]_i_23 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[21]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[21] ),
        .I4(\slv_reg_0x154_reg_n_0_[21] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[21]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(p_1_in),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(\axi_rdata[21]_i_10_n_0 ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[21]_i_4 
       (.I0(p_223_in[21]),
        .I1(\axi_rdata[31]_i_20_n_0 ),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata[21]_i_12_n_0 ),
        .I1(\axi_rdata[21]_i_13_n_0 ),
        .I2(\axi_rdata[21]_i_14_n_0 ),
        .I3(\axi_rdata[21]_i_15_n_0 ),
        .I4(\axi_rdata[21]_i_16_n_0 ),
        .I5(\axi_rdata[21]_i_17_n_0 ),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[21]_i_6 
       (.I0(\axi_rdata[21]_i_18_n_0 ),
        .I1(\axi_rdata[21]_i_19_n_0 ),
        .I2(\axi_rdata[21]_i_20_n_0 ),
        .I3(\axi_rdata[21]_i_21_n_0 ),
        .I4(\axi_rdata[21]_i_22_n_0 ),
        .I5(\axi_rdata[21]_i_23_n_0 ),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \axi_rdata[21]_i_7 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \axi_rdata[21]_i_8 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_33_n_0 ),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \axi_rdata[21]_i_9 
       (.I0(clk_rx_freq_lock),
        .I1(\axi_rdata[31]_i_34_n_0 ),
        .I2(\axi_rdata[31]_i_36_n_0 ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[22]_i_3_n_0 ),
        .I2(\axi_rdata[22]_i_4_n_0 ),
        .I3(\axi_rdata[22]_i_5_n_0 ),
        .O(reg_data_out__0[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[22] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[22]),
        .I4(\axi_rdata[22]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[22]_i_11 
       (.I0(\slv_reg_0x30C_reg_n_0_[22] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[22]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_12 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[22] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[22] ),
        .I4(\slv_reg_0x40_reg[31]_0 [20]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[22] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[22] ),
        .I4(\slv_reg_0x14_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [20]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [20]),
        .I4(\slv_reg_0x4C_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[22] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[22] ),
        .I4(\slv_reg_0x30_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [20]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[22] ),
        .I4(\slv_reg_0x6C_reg_n_0_[22] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_17 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [17]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[22] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [22]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[22] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [17]),
        .I4(\slv_reg_0x134_reg_n_0_[22] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[22] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_181_in[2]),
        .I4(\slv_reg_0x108_reg_n_0_[22] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata[22]_i_6_n_0 ),
        .I1(\axi_rdata[22]_i_7_n_0 ),
        .I2(\axi_rdata[22]_i_8_n_0 ),
        .I3(\axi_rdata[22]_i_9_n_0 ),
        .I4(\axi_rdata[22]_i_10_n_0 ),
        .I5(\axi_rdata[22]_i_11_n_0 ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[22]_i_5 
       (.I0(\axi_rdata[22]_i_12_n_0 ),
        .I1(\axi_rdata[22]_i_13_n_0 ),
        .I2(\axi_rdata[22]_i_14_n_0 ),
        .I3(\axi_rdata[22]_i_15_n_0 ),
        .I4(\axi_rdata[22]_i_16_n_0 ),
        .I5(\axi_rdata[22]_i_17_n_0 ),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[22] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[11]),
        .I4(\slv_reg_0x300_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[22] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [11]),
        .I4(\slv_reg_0x214_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_8 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[22]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[22] ),
        .I4(\slv_reg_0x154_reg_n_0_[22] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[22]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[11]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[22] ),
        .I4(\slv_reg_0x10_reg_n_0_[22] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[23]_i_3_n_0 ),
        .I2(\axi_rdata[23]_i_4_n_0 ),
        .I3(\axi_rdata[23]_i_5_n_0 ),
        .O(reg_data_out__0[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[23] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[23]),
        .I4(\axi_rdata[23]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[23]_i_11 
       (.I0(\slv_reg_0x30C_reg_n_0_[23] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[23]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_12 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[23] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[23] ),
        .I4(\slv_reg_0x40_reg[31]_0 [21]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[23] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[23] ),
        .I4(\slv_reg_0x14_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [21]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [21]),
        .I4(\slv_reg_0x4C_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[23] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[23] ),
        .I4(\slv_reg_0x30_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [21]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[23] ),
        .I4(\slv_reg_0x6C_reg_n_0_[23] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_17 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[23] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[23] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [23]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[23] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [18]),
        .I4(\slv_reg_0x134_reg_n_0_[23] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[23] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_182_in),
        .I4(\slv_reg_0x108_reg_n_0_[23] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_rdata[23]_i_6_n_0 ),
        .I1(\axi_rdata[23]_i_7_n_0 ),
        .I2(\axi_rdata[23]_i_8_n_0 ),
        .I3(\axi_rdata[23]_i_9_n_0 ),
        .I4(\axi_rdata[23]_i_10_n_0 ),
        .I5(\axi_rdata[23]_i_11_n_0 ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[23]_i_5 
       (.I0(\axi_rdata[23]_i_12_n_0 ),
        .I1(\axi_rdata[23]_i_13_n_0 ),
        .I2(\axi_rdata[23]_i_14_n_0 ),
        .I3(\axi_rdata[23]_i_15_n_0 ),
        .I4(\axi_rdata[23]_i_16_n_0 ),
        .I5(\axi_rdata[23]_i_17_n_0 ),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[23] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[12]),
        .I4(\slv_reg_0x300_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[23] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [12]),
        .I4(\slv_reg_0x214_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_8 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[23]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[23] ),
        .I4(\slv_reg_0x154_reg_n_0_[23] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[23]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[12]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[23] ),
        .I4(\slv_reg_0x10_reg_n_0_[23] ),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(\axi_rdata[24]_i_3_n_0 ),
        .I2(\axi_rdata[24]_i_4_n_0 ),
        .I3(\axi_rdata[24]_i_5_n_0 ),
        .O(reg_data_out__0[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[24] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[24]),
        .I4(\axi_rdata[24]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[24]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[24]_i_11 
       (.I0(\slv_reg_0x30C_reg_n_0_[24] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[24]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_12 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[24] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[24] ),
        .I4(\slv_reg_0x40_reg[31]_0 [22]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[24] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[24] ),
        .I4(\slv_reg_0x14_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [22]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [22]),
        .I4(\slv_reg_0x4C_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[24] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[24] ),
        .I4(\slv_reg_0x30_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [22]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[24] ),
        .I4(\slv_reg_0x6C_reg_n_0_[24] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_17 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[24] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[24] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [24]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[24] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [19]),
        .I4(\slv_reg_0x134_reg_n_0_[24] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[24] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(\slv_reg_0x100_reg_n_0_[24] ),
        .I4(\slv_reg_0x108_reg_n_0_[24] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_rdata[24]_i_6_n_0 ),
        .I1(\axi_rdata[24]_i_7_n_0 ),
        .I2(\axi_rdata[24]_i_8_n_0 ),
        .I3(\axi_rdata[24]_i_9_n_0 ),
        .I4(\axi_rdata[24]_i_10_n_0 ),
        .I5(\axi_rdata[24]_i_11_n_0 ),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[24]_i_5 
       (.I0(\axi_rdata[24]_i_12_n_0 ),
        .I1(\axi_rdata[24]_i_13_n_0 ),
        .I2(\axi_rdata[24]_i_14_n_0 ),
        .I3(\axi_rdata[24]_i_15_n_0 ),
        .I4(\axi_rdata[24]_i_16_n_0 ),
        .I5(\axi_rdata[24]_i_17_n_0 ),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[24] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[13]),
        .I4(\slv_reg_0x300_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[24] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [13]),
        .I4(\slv_reg_0x214_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_8 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[24]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[24] ),
        .I4(\slv_reg_0x154_reg_n_0_[24] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[24]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[13]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[24] ),
        .I4(\slv_reg_0x10_reg[31]_0 [9]),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .I2(\axi_rdata[25]_i_4_n_0 ),
        .I3(\axi_rdata[25]_i_5_n_0 ),
        .I4(\axi_rdata[25]_i_6_n_0 ),
        .O(reg_data_out__0[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_10 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[25] ),
        .I4(\slv_reg_0x14_reg_n_0_[25] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \axi_rdata[25]_i_11 
       (.I0(\slv_reg_0x138_reg_n_0_[25] ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\slv_reg_0x40_reg[31]_0 [23]),
        .I5(\axi_rdata[31]_i_33_n_0 ),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000C0400000000)) 
    \axi_rdata[25]_i_12 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x10_reg[31]_0 [10]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_36_n_0 ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \axi_rdata[25]_i_13 
       (.I0(\axi_rdata[11]_i_4_0 ),
        .I1(\axi_rdata[31]_i_34_n_0 ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_rdata[31]_i_36_n_0 ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_14 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[25] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[25] ),
        .I4(\slv_reg_0x124_reg[31]_0 [20]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_15 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[25] ),
        .I4(\slv_reg_0x44_reg[31]_0 [23]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_16 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg_n_0_[25] ),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg_n_0_[25] ),
        .I4(\slv_reg_0x70_reg_n_0_[25] ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_17 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [23]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[25] ),
        .I4(\slv_reg_0x60_reg[31]_0 [23]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_18 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[25] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [25]),
        .I4(\slv_reg_0x80_reg_n_0_[25] ),
        .I5(\axi_rdata[25]_i_20_n_0 ),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_19 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(data43[25]),
        .I4(\slv_reg_0x144_reg_n_0_[25] ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[25]_i_2 
       (.I0(\axi_rdata[25]_i_7_n_0 ),
        .I1(\axi_rdata[25]_i_8_n_0 ),
        .I2(\axi_rdata[25]_i_9_n_0 ),
        .I3(\axi_rdata[25]_i_10_n_0 ),
        .I4(\axi_rdata[25]_i_11_n_0 ),
        .I5(\axi_rdata[25]_i_12_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \axi_rdata[25]_i_20 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_rdata[31]_i_33_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(p_1_in),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[25] ),
        .I4(\slv_reg_0x208_reg[31]_0 [14]),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_4 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[25]),
        .I4(\slv_reg_0x30C_reg_n_0_[25] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_5 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_18_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[25] ),
        .I4(clk_dru_freq[14]),
        .I5(\axi_rdata[25]_i_13_n_0 ),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[25]_i_6 
       (.I0(\axi_rdata[25]_i_14_n_0 ),
        .I1(\axi_rdata[25]_i_15_n_0 ),
        .I2(\axi_rdata[25]_i_16_n_0 ),
        .I3(\axi_rdata[25]_i_17_n_0 ),
        .I4(\axi_rdata[25]_i_18_n_0 ),
        .I5(\axi_rdata[25]_i_19_n_0 ),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_7 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[25] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[25] ),
        .I4(\slv_reg_0x30_reg_n_0_[25] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[25]_i_8 
       (.I0(\axi_rdata[21]_i_8_n_0 ),
        .I1(data38[25]),
        .I2(\axi_rdata[21]_i_9_n_0 ),
        .I3(\axi_rdata[25]_i_2_0 ),
        .I4(clk_tx_freq[14]),
        .I5(\axi_rdata[13]_i_8_n_0 ),
        .O(\axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040F04040)) 
    \axi_rdata[25]_i_9 
       (.I0(p_1_in),
        .I1(p_183_in),
        .I2(\axi_rdata[17]_i_21_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\slv_reg_0x200_reg_n_0_[25] ),
        .I5(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .I2(\axi_rdata[26]_i_4_n_0 ),
        .I3(\axi_rdata[26]_i_5_n_0 ),
        .O(reg_data_out__0[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[26] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[26]),
        .I4(\axi_rdata[26]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[26]_i_11 
       (.I0(\slv_reg_0x30C_reg_n_0_[26] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[26]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_12 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[26] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[26] ),
        .I4(\slv_reg_0x40_reg[31]_0 [24]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[26] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[26] ),
        .I4(\slv_reg_0x14_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [24]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [24]),
        .I4(\slv_reg_0x4C_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[26] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[26] ),
        .I4(\slv_reg_0x30_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [24]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[26] ),
        .I4(\slv_reg_0x6C_reg_n_0_[26] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_17 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[26] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[26] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [26]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[26] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [21]),
        .I4(\slv_reg_0x134_reg_n_0_[26] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[26] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_184_in),
        .I4(\slv_reg_0x108_reg_n_0_[26] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[26]_i_4 
       (.I0(\axi_rdata[26]_i_6_n_0 ),
        .I1(\axi_rdata[26]_i_7_n_0 ),
        .I2(\axi_rdata[26]_i_8_n_0 ),
        .I3(\axi_rdata[26]_i_9_n_0 ),
        .I4(\axi_rdata[26]_i_10_n_0 ),
        .I5(\axi_rdata[26]_i_11_n_0 ),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[26]_i_5 
       (.I0(\axi_rdata[26]_i_12_n_0 ),
        .I1(\axi_rdata[26]_i_13_n_0 ),
        .I2(\axi_rdata[26]_i_14_n_0 ),
        .I3(\axi_rdata[26]_i_15_n_0 ),
        .I4(\axi_rdata[26]_i_16_n_0 ),
        .I5(\axi_rdata[26]_i_17_n_0 ),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[26] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[15]),
        .I4(\slv_reg_0x300_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[26] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [15]),
        .I4(\slv_reg_0x214_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_8 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[26]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[26] ),
        .I4(\slv_reg_0x154_reg_n_0_[26] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[26]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[15]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[26] ),
        .I4(\slv_reg_0x10_reg[31]_0 [11]),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata[27]_i_3_n_0 ),
        .I2(\axi_rdata[27]_i_4_n_0 ),
        .I3(\axi_rdata[27]_i_5_n_0 ),
        .O(reg_data_out__0[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[27] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[27]),
        .I4(\axi_rdata[27]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[27]_i_11 
       (.I0(\slv_reg_0x30C_reg_n_0_[27] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[27]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_12 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[27] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[27] ),
        .I4(\slv_reg_0x40_reg[31]_0 [25]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_13 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[27] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[27] ),
        .I4(\slv_reg_0x14_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_14 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [25]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [25]),
        .I4(\slv_reg_0x4C_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_15 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[27] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[27] ),
        .I4(\slv_reg_0x30_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_16 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [25]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[27] ),
        .I4(\slv_reg_0x6C_reg_n_0_[27] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_17 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[27] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[27] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [27]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[27] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [22]),
        .I4(\slv_reg_0x134_reg_n_0_[27] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[27] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_185_in),
        .I4(\slv_reg_0x108_reg_n_0_[27] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[27]_i_4 
       (.I0(\axi_rdata[27]_i_6_n_0 ),
        .I1(\axi_rdata[27]_i_7_n_0 ),
        .I2(\axi_rdata[27]_i_8_n_0 ),
        .I3(\axi_rdata[27]_i_9_n_0 ),
        .I4(\axi_rdata[27]_i_10_n_0 ),
        .I5(\axi_rdata[27]_i_11_n_0 ),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[27]_i_5 
       (.I0(\axi_rdata[27]_i_12_n_0 ),
        .I1(\axi_rdata[27]_i_13_n_0 ),
        .I2(\axi_rdata[27]_i_14_n_0 ),
        .I3(\axi_rdata[27]_i_15_n_0 ),
        .I4(\axi_rdata[27]_i_16_n_0 ),
        .I5(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[27] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[16]),
        .I4(\slv_reg_0x300_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_7 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[27] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [16]),
        .I4(\slv_reg_0x214_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_8 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[27]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[27] ),
        .I4(\slv_reg_0x154_reg_n_0_[27] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[27]_i_9 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[16]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[27] ),
        .I4(\slv_reg_0x10_reg[31]_0 [12]),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[27]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(\axi_rdata[28]_i_4_n_0 ),
        .I3(\axi_rdata[28]_i_5_n_0 ),
        .O(reg_data_out__0[28]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \axi_rdata[28]_i_10 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(\axi_rdata[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_11 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[28] ),
        .I2(\axi_rdata[25]_i_13_n_0 ),
        .I3(clk_dru_freq[17]),
        .I4(\slv_reg_0x300_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_19_n_0 ),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_12 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[28] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [17]),
        .I4(\slv_reg_0x214_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_13 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[28]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[28] ),
        .I4(\slv_reg_0x154_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_14 
       (.I0(\axi_rdata[13]_i_8_n_0 ),
        .I1(clk_tx_freq[17]),
        .I2(\axi_rdata[13]_i_9_n_0 ),
        .I3(\slv_reg_0x200_reg_n_0_[28] ),
        .I4(\slv_reg_0x10_reg[31]_0 [13]),
        .I5(\axi_rdata[13]_i_10_n_0 ),
        .O(\axi_rdata[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_15 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[28] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[28]),
        .I4(\axi_rdata[28]_i_4_0 ),
        .I5(\axi_rdata[21]_i_9_n_0 ),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg_0x30C_reg_n_0_[28] ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_223_in[28]),
        .I3(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_17 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[28] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[28] ),
        .I4(\slv_reg_0x40_reg[31]_0 [26]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_18 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[28] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[28] ),
        .I4(\slv_reg_0x14_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_19 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [26]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [26]),
        .I4(\slv_reg_0x4C_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_2 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[28] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [23]),
        .I4(\slv_reg_0x134_reg_n_0_[28] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_20 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[28] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[28] ),
        .I4(\slv_reg_0x30_reg_n_0_[28] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_21 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [26]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg_n_0_[28] ),
        .I4(\slv_reg_0x6C_reg_n_0_[28] ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_22 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[28] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[28] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [28]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg_n_0_[28] ),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_186_in[0]),
        .I4(\slv_reg_0x108_reg_n_0_[28] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_rdata[28]_i_11_n_0 ),
        .I1(\axi_rdata[28]_i_12_n_0 ),
        .I2(\axi_rdata[28]_i_13_n_0 ),
        .I3(\axi_rdata[28]_i_14_n_0 ),
        .I4(\axi_rdata[28]_i_15_n_0 ),
        .I5(\axi_rdata[28]_i_16_n_0 ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[28]_i_5 
       (.I0(\axi_rdata[28]_i_17_n_0 ),
        .I1(\axi_rdata[28]_i_18_n_0 ),
        .I2(\axi_rdata[28]_i_19_n_0 ),
        .I3(\axi_rdata[28]_i_20_n_0 ),
        .I4(\axi_rdata[28]_i_21_n_0 ),
        .I5(\axi_rdata[28]_i_22_n_0 ),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \axi_rdata[28]_i_6 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \axi_rdata[28]_i_7 
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \axi_rdata[28]_i_8 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_rdata[31]_i_33_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \axi_rdata[28]_i_9 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_33_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_araddr_reg_n_0_[7] ),
        .I5(p_1_in),
        .O(\axi_rdata[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata[29]_i_3_n_0 ),
        .I2(\axi_rdata[29]_i_4_n_0 ),
        .I3(\axi_rdata[29]_i_5_n_0 ),
        .I4(\axi_rdata[29]_i_6_n_0 ),
        .O(reg_data_out__0[29]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \axi_rdata[29]_i_10 
       (.I0(p_223_in[29]),
        .I1(\axi_rdata[31]_i_20_n_0 ),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_11 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[29] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[29]),
        .I4(\slv_reg_0x200_reg_n_0_[29] ),
        .I5(\axi_rdata[13]_i_9_n_0 ),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_12 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[29] ),
        .I4(\slv_reg_0x1C_reg_n_0_[29] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_13 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg[31]_0 [14]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[29] ),
        .I4(\slv_reg_0xC_reg_n_0_[29] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_14 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [27]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [27]),
        .I4(\slv_reg_0x48_reg[31]_0 [27]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_15 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[29] ),
        .I4(\slv_reg_0x3C_reg_n_0_[29] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_16 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [27]),
        .I4(\slv_reg_0x68_reg_n_0_[29] ),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_17 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg_n_0_[29] ),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[29] ),
        .I4(\slv_reg_0x74_reg_n_0_[29] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(data43[29]),
        .I4(\slv_reg_0x144_reg_n_0_[29] ),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_3 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[29] ),
        .I4(\slv_reg_0x208_reg[31]_0 [18]),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[29] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[29] ),
        .I4(\slv_reg_0x218_reg_n_0_[29] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \axi_rdata[29]_i_5 
       (.I0(\axi_rdata[29]_i_8_n_0 ),
        .I1(\axi_rdata[29]_i_9_n_0 ),
        .I2(\axi_rdata[29]_i_10_n_0 ),
        .I3(\slv_reg_0x30C_reg_n_0_[29] ),
        .I4(\axi_rdata[21]_i_3_n_0 ),
        .I5(\axi_rdata[29]_i_11_n_0 ),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[29]_i_6 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata[29]_i_13_n_0 ),
        .I2(\axi_rdata[29]_i_14_n_0 ),
        .I3(\axi_rdata[29]_i_15_n_0 ),
        .I4(\axi_rdata[29]_i_16_n_0 ),
        .I5(\axi_rdata[29]_i_17_n_0 ),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \axi_rdata[29]_i_7 
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_8 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [29]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_186_in[1]),
        .I4(\slv_reg_0x80_reg_n_0_[29] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[29]_i_9 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[29] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[29] ),
        .I4(\slv_reg_0x124_reg[31]_0 [24]),
        .I5(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_10 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[2] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[2] ),
        .I4(\slv_reg_0x30_reg[2]_0 [1]),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_11 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [2]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [2]),
        .I4(\slv_reg_0x4C_reg_n_0_[2] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_12 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[2]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[2]),
        .I4(DRP_Status_b0gt2[2]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_13 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [2]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [1]),
        .I4(\slv_reg_0x74_reg_n_0_[2] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_14 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [2]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[2]),
        .I4(\slv_reg_0x68_reg[17]_0 [2]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_15 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[3]_i_6_0 [1]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [2]),
        .I4(\slv_reg_0x10C_reg_n_0_[2] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_16 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [2]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_169_in),
        .I4(\slv_reg_0x80_reg[15]_0 [2]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_17 
       (.I0(\axi_rdata[31]_i_43_n_0 ),
        .I1(imr_reg[2]),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [2]),
        .I4(\axi_rdata[17]_i_3_0 [2]),
        .I5(\axi_araddr_reg[3]_0 ),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_18 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg[3]_0 [2]),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(data43[2]),
        .I4(p_216_in[2]),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_rdata[2]_i_7_n_0 ),
        .I1(\axi_rdata[2]_i_8_n_0 ),
        .I2(\axi_rdata[2]_i_9_n_0 ),
        .I3(\axi_rdata[2]_i_10_n_0 ),
        .I4(\axi_rdata[2]_i_11_n_0 ),
        .I5(\axi_rdata[2]_i_12_n_0 ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h888888F888888888)) 
    \axi_rdata[2]_i_20 
       (.I0(\slv_reg_0x138_reg_n_0_[2] ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .I2(\axi_rdata[17]_i_25_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(gtpowergood_out[0]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \axi_rdata[2]_i_21 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(p_1_in),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(i_reg_clkdet_tx_freq_rst_reg_1),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[2]_i_3 
       (.I0(\axi_rdata[2]_i_13_n_0 ),
        .I1(\axi_rdata[2]_i_14_n_0 ),
        .I2(\axi_rdata[2]_i_15_n_0 ),
        .I3(\axi_rdata[2]_i_16_n_0 ),
        .I4(\axi_rdata[2]_i_17_n_0 ),
        .I5(\axi_rdata[2]_i_18_n_0 ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_5 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[2] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[2] ),
        .I4(\slv_reg_0x218_reg_n_0_[2] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[2] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[2] ),
        .I4(\slv_reg_0x208_reg_n_0_[2] ),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_7 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[2] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[2] ),
        .I4(gt_status_cpll_lock_updated_q_reg_0),
        .I5(\axi_rdata[5]_i_22_n_0 ),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_8 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(i_reg_clkdet_rx_tmr_clr_reg_0),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [2]),
        .I4(\slv_reg_0x2C_reg_n_0_[2] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_9 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg[18]_0 [2]),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[2] ),
        .I4(\slv_reg_0x40_reg[31]_0 [2]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_10 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[30] ),
        .I4(\slv_reg_0x38_reg_n_0_[30] ),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_11 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [28]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[30] ),
        .I4(\slv_reg_0x60_reg[31]_0 [28]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_12 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [28]),
        .I4(\slv_reg_0x44_reg[31]_0 [28]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_13 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[30] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [30]),
        .I4(\slv_reg_0x80_reg_n_0_[30] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_14 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg_n_0_[30] ),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg_n_0_[30] ),
        .I4(\slv_reg_0x70_reg_n_0_[30] ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_15 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(p_186_in[2]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg_n_0_[30] ),
        .I4(\slv_reg_0x10C_reg_n_0_[30] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_16 
       (.I0(\axi_rdata[31]_i_43_n_0 ),
        .I1(imr_reg[30]),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [25]),
        .I4(\slv_reg_0x134_reg_n_0_[30] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[30]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[30] ),
        .I4(\slv_reg_0x154_reg_n_0_[30] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [19]),
        .I4(\slv_reg_0x214_reg_n_0_[30] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[30] ),
        .I4(p_223_in[30]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[30]_i_6 
       (.I0(\axi_rdata[30]_i_11_n_0 ),
        .I1(\axi_rdata[30]_i_12_n_0 ),
        .I2(\axi_rdata[30]_i_13_n_0 ),
        .I3(\axi_rdata[30]_i_14_n_0 ),
        .I4(\axi_rdata[30]_i_15_n_0 ),
        .I5(\axi_rdata[30]_i_16_n_0 ),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_7 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg_n_0_[30] ),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [15]),
        .I4(\slv_reg_0x2C_reg_n_0_[30] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_9 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[30] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[30] ),
        .I4(\slv_reg_0x1C_reg_n_0_[30] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[30]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[31]_i_1 
       (.I0(axi_arready_reg_0),
        .I1(vid_phy_axi4lite_arvalid),
        .I2(axi_rvalid_reg_0),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_10 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[31] ),
        .I4(\slv_reg_0x1C_reg_n_0_[31] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_11 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[31] ),
        .I4(\slv_reg_0x38_reg_n_0_[31] ),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \axi_rdata[31]_i_12 
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .I5(\axi_rdata[31]_i_33_n_0 ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \axi_rdata[31]_i_13 
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \axi_rdata[31]_i_14 
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \axi_rdata[31]_i_15 
       (.I0(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \axi_rdata[31]_i_16 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_34_n_0 ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \axi_rdata[31]_i_17 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[31]_i_34_n_0 ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \axi_rdata[31]_i_18 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_34_n_0 ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \axi_rdata[31]_i_19 
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(p_1_in),
        .I2(\axi_araddr_reg_n_0_[7] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_33_n_0 ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \axi_rdata[31]_i_20 
       (.I0(\axi_rdata[31]_i_35_n_0 ),
        .I1(\axi_rdata[31]_i_36_n_0 ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(p_1_in),
        .I5(\axi_araddr_reg_n_0_[7] ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_21 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [29]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[31] ),
        .I4(\slv_reg_0x60_reg[31]_0 [29]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_22 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [29]),
        .I4(\slv_reg_0x44_reg[31]_0 [29]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_23 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[31] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [31]),
        .I4(\slv_reg_0x80_reg_n_0_[31] ),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_24 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg_n_0_[31] ),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg_n_0_[31] ),
        .I4(\slv_reg_0x70_reg_n_0_[31] ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_25 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\slv_reg_0x100_reg_n_0_[31] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg_n_0_[31] ),
        .I4(\slv_reg_0x10C_reg_n_0_[31] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_26 
       (.I0(\axi_rdata[31]_i_43_n_0 ),
        .I1(imr_reg[31]),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [26]),
        .I4(\slv_reg_0x134_reg_n_0_[31] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \axi_rdata[31]_i_27 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .O(\axi_rdata[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \axi_rdata[31]_i_28 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .O(\axi_rdata[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \axi_rdata[31]_i_29 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .O(\axi_rdata[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \axi_rdata[31]_i_30 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \axi_rdata[31]_i_31 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \axi_rdata[31]_i_32 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[31]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axi_rdata[31]_i_33 
       (.I0(\axi_araddr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \axi_rdata[31]_i_34 
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(p_1_in),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[31]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[31]_i_35 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[31]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[31]_i_36 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \axi_rdata[31]_i_37 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \axi_rdata[31]_i_38 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[31]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \axi_rdata[31]_i_39 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[31]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[31]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(\slv_reg_0x144_reg_n_0_[31] ),
        .I4(\slv_reg_0x154_reg_n_0_[31] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \axi_rdata[31]_i_40 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \axi_rdata[31]_i_41 
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[31]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \axi_rdata[31]_i_42 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[5] ),
        .I4(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[31]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \axi_rdata[31]_i_43 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(\axi_rdata[31]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_5 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg[31]_0 [20]),
        .I4(\slv_reg_0x214_reg_n_0_[31] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[31] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[31] ),
        .I4(p_223_in[31]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[31]_i_7 
       (.I0(\axi_rdata[31]_i_21_n_0 ),
        .I1(\axi_rdata[31]_i_22_n_0 ),
        .I2(\axi_rdata[31]_i_23_n_0 ),
        .I3(\axi_rdata[31]_i_24_n_0 ),
        .I4(\axi_rdata[31]_i_25_n_0 ),
        .I5(\axi_rdata[31]_i_26_n_0 ),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_8 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg_n_0_[31] ),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [16]),
        .I4(\slv_reg_0x2C_reg_n_0_[31] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_10 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[3] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[3] ),
        .I4(\slv_reg_0x38_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_11 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[3]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[3]),
        .I4(\slv_reg_0x60_reg[31]_0 [3]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_12 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [3]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[3] ),
        .I4(DRP_Status_b0gt0[3]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_13 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[3]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [3]),
        .I4(\slv_reg_0x6C_reg[17]_0 [3]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_14 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [2]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[3] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [3]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_15 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [3]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[3] ),
        .I4(imr_reg[3]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_16 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [3]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_170_in),
        .I4(\axi_rdata[3]_i_6_0 [2]),
        .I5(\axi_rdata[19]_i_18_n_0 ),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_17 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[3]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(p_216_in[3]),
        .I4(\slv_reg_0x154_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_18 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [3]),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [3]),
        .I4(\slv_reg_0x134_reg[3]_0 [3]),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_19 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[3] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg_n_0_[3] ),
        .I4(\slv_reg_0x214_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \axi_rdata[3]_i_2 
       (.I0(\slv_reg_0x138_reg_n_0_[3] ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .I2(\axi_rdata[3]_i_7_n_0 ),
        .I3(\axi_rdata[21]_i_3_n_0 ),
        .I4(p_223_in[35]),
        .I5(\axi_rdata[3]_i_8_n_0 ),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_20 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[3] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[3] ),
        .I4(p_223_in[3]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \axi_rdata[3]_i_21 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_rdata[21]_i_11_n_0 ),
        .I1(\axi_rdata[4]_i_5 [0]),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[3] ),
        .I4(\slv_reg_0x2C_reg_n_0_[3] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[3]_i_5 
       (.I0(\axi_rdata[3]_i_9_n_0 ),
        .I1(\axi_rdata[3]_i_10_n_0 ),
        .I2(\axi_rdata[3]_i_11_n_0 ),
        .I3(\axi_rdata[3]_i_12_n_0 ),
        .I4(\axi_rdata[3]_i_13_n_0 ),
        .I5(\axi_rdata[3]_i_14_n_0 ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[3]_i_6 
       (.I0(\axi_rdata[3]_i_15_n_0 ),
        .I1(\axi_rdata[3]_i_16_n_0 ),
        .I2(\axi_rdata[3]_i_17_n_0 ),
        .I3(\axi_rdata[3]_i_18_n_0 ),
        .I4(\axi_rdata[3]_i_19_n_0 ),
        .I5(\axi_rdata[3]_i_20_n_0 ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \axi_rdata[3]_i_7 
       (.I0(\axi_rdata[3]_i_2_0 ),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[3]_i_21_n_0 ),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_8 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[3] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[3] ),
        .I4(\slv_reg_0x1C_reg_n_0_[3] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_9 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[3] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [3]),
        .I4(\slv_reg_0x44_reg[31]_0 [3]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_10 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[4] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Status_b0gt0[4]),
        .I4(DRP_Status_b0gt1[4]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .O(\axi_rdata[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_11 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I1(DRP_Status_b0gt2[4]),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [4]),
        .I4(DRP_Status_common[4]),
        .I5(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .O(\axi_rdata[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_12 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[4] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [4]),
        .I4(\slv_reg_0x80_reg[15]_0 [4]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_13 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg[17]_0 [4]),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg[17]_0 [4]),
        .I4(\slv_reg_0x70_reg[22]_0 [3]),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_14 
       (.I0(\axi_rdata[29]_i_7_n_0 ),
        .I1(\slv_reg_0x134_reg_n_0_[4] ),
        .I2(\axi_rdata[31]_i_12_n_0 ),
        .I3(data43[4]),
        .I4(p_216_in[4]),
        .I5(\axi_rdata[31]_i_13_n_0 ),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_15 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(p_171_in[0]),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [4]),
        .I4(\slv_reg_0x10C_reg_n_0_[4] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_16 
       (.I0(\axi_rdata[31]_i_43_n_0 ),
        .I1(imr_reg[4]),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [4]),
        .I4(\axi_rdata[17]_i_3_0 [4]),
        .I5(\axi_araddr_reg[3]_0 ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_17 
       (.I0(\axi_rdata[31]_i_14_n_0 ),
        .I1(\slv_reg_0x154_reg_n_0_[4] ),
        .I2(\axi_rdata[31]_i_15_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[4] ),
        .I4(\slv_reg_0x208_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_19 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(i_reg_clkdet_rx_freq_rst_reg_0),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [3]),
        .I4(\axi_rdata[4]_i_5 [1]),
        .I5(\axi_rdata[21]_i_11_n_0 ),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .I2(\axi_rdata[4]_i_8_n_0 ),
        .I3(\axi_rdata[4]_i_9_n_0 ),
        .I4(\axi_rdata[4]_i_10_n_0 ),
        .I5(\axi_rdata[4]_i_11_n_0 ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_rdata[4]_i_12_n_0 ),
        .I1(\axi_rdata[4]_i_13_n_0 ),
        .I2(\axi_rdata[4]_i_14_n_0 ),
        .I3(\axi_rdata[4]_i_15_n_0 ),
        .I4(\axi_rdata[4]_i_16_n_0 ),
        .I5(\axi_rdata[4]_i_17_n_0 ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x214_reg_n_0_[4] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[4] ),
        .I4(\slv_reg_0x218_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[4] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg_n_0_[4] ),
        .I4(\slv_reg_0x3C_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_7 
       (.I0(\axi_rdata[5]_i_9_n_0 ),
        .I1(\slv_reg_0x2C_reg_n_0_[4] ),
        .I2(\axi_rdata[31]_i_27_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\slv_reg_0x14_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_8 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [4]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [4]),
        .I4(\slv_reg_0x48_reg[31]_0 [4]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_9 
       (.I0(\axi_rdata[5]_i_22_n_0 ),
        .I1(gt_status_qpll_lock_updated_q_reg_0),
        .I2(\axi_rdata[31]_i_29_n_0 ),
        .I3(\slv_reg_0x1C_reg_n_0_[4] ),
        .I4(\slv_reg_0x24_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_10 
       (.I0(\axi_rdata[31]_i_32_n_0 ),
        .I1(\slv_reg_0x38_reg_n_0_[5] ),
        .I2(\axi_rdata[31]_i_40_n_0 ),
        .I3(\slv_reg_0x3C_reg_n_0_[5] ),
        .I4(\slv_reg_0x40_reg[31]_0 [5]),
        .I5(\axi_rdata[31]_i_41_n_0 ),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_11 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\slv_reg_0x1C_reg_n_0_[5] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[5] ),
        .I4(\slv_reg_0x30_reg_n_0_[5] ),
        .I5(\axi_rdata[31]_i_31_n_0 ),
        .O(\axi_rdata[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_12 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I1(DRP_Status_b0gt0[5]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Status_b0gt1[5]),
        .I4(DRP_Status_b0gt2[5]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_13 
       (.I0(\axi_rdata[31]_i_42_n_0 ),
        .I1(\slv_reg_0x44_reg[31]_0 [5]),
        .I2(\axi_rdata[31]_i_37_n_0 ),
        .I3(\slv_reg_0x48_reg[31]_0 [5]),
        .I4(\slv_reg_0x4C_reg_n_0_[5] ),
        .I5(\axi_rdata[31]_i_38_n_0 ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_14 
       (.I0(\axi_rdata[31]_i_39_n_0 ),
        .I1(\slv_reg_0x60_reg[31]_0 [5]),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Status_common[5]),
        .I4(\slv_reg_0x68_reg[17]_0 [5]),
        .I5(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_15 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\slv_reg_0x6C_reg[17]_0 [5]),
        .I2(\axi_rdata[1]_i_17_n_0 ),
        .I3(\slv_reg_0x70_reg[22]_0 [4]),
        .I4(\slv_reg_0x74_reg_n_0_[5] ),
        .I5(\axi_rdata[1]_i_18_n_0 ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_16 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg_n_0_[5] ),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[5] ),
        .I4(imr_reg[5]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_17 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\slv_reg_0x7C_reg[31]_0 [5]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_171_in[1]),
        .I4(\slv_reg_0x80_reg[15]_0 [5]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_18 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[5]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(p_216_in[5]),
        .I4(\slv_reg_0x154_reg_n_0_[5] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_19 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [5]),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [5]),
        .I4(\slv_reg_0x134_reg_n_0_[5] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_rdata[21]_i_11_n_0 ),
        .I1(\axi_rdata_reg[5]_0 ),
        .I2(\axi_rdata[21]_i_3_n_0 ),
        .I3(\slv_reg_0x30C_reg_n_0_[5] ),
        .I4(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_20 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[5] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg_n_0_[5] ),
        .I4(\slv_reg_0x214_reg_n_0_[5] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_21 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[5] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[5] ),
        .I4(p_223_in[5]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \axi_rdata[5]_i_22 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3_n_0),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg[16]_0 [0]),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [4]),
        .I4(\slv_reg_0x2C_reg_n_0_[5] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[5]_i_5 
       (.I0(\axi_rdata[5]_i_10_n_0 ),
        .I1(\axi_rdata[5]_i_11_n_0 ),
        .I2(\axi_rdata[5]_i_12_n_0 ),
        .I3(\axi_rdata[5]_i_13_n_0 ),
        .I4(\axi_rdata[5]_i_14_n_0 ),
        .I5(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata[5]_i_16_n_0 ),
        .I1(\axi_rdata[5]_i_17_n_0 ),
        .I2(\axi_rdata[5]_i_18_n_0 ),
        .I3(\axi_rdata[5]_i_19_n_0 ),
        .I4(\axi_rdata[5]_i_20_n_0 ),
        .I5(\axi_rdata[5]_i_21_n_0 ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_7 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[5] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[5] ),
        .I4(gt_status_qpll1_lock_updated_q_reg_0),
        .I5(\axi_rdata[5]_i_22_n_0 ),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \axi_rdata[5]_i_8 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .O(\axi_rdata[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \axi_rdata[5]_i_9 
       (.I0(\axi_araddr_reg_n_0_[3] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[4] ),
        .I3(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_10 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[6] ),
        .I4(\slv_reg_0x1C_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_11 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [6]),
        .I4(\slv_reg_0x44_reg[31]_0 [6]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_12 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [6]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[6] ),
        .I4(DRP_Status_b0gt0[6]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_13 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[6]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [6]),
        .I4(\slv_reg_0x6C_reg[17]_0 [6]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_14 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[6]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[6]),
        .I4(\slv_reg_0x60_reg[31]_0 [6]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_15 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[6] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [6]),
        .I4(imr_reg[6]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_16 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [5]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[6] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [6]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_17 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [6]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_171_in[2]),
        .I4(\slv_reg_0x108_reg_n_0_[6] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_18 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [6]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[6] ),
        .I4(data43[6]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(p_216_in[6]),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[6] ),
        .I4(\slv_reg_0x158_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[6] ),
        .I4(\slv_reg_0x218_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_5 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[6]),
        .I4(\slv_reg_0x30C_reg_n_0_[6] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[6]_i_13_n_0 ),
        .I1(\axi_rdata[6]_i_14_n_0 ),
        .I2(\axi_rdata[6]_i_15_n_0 ),
        .I3(\axi_rdata[6]_i_16_n_0 ),
        .I4(\axi_rdata[6]_i_17_n_0 ),
        .I5(\axi_rdata[6]_i_18_n_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_7 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg[16]_0 [1]),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [5]),
        .I4(\slv_reg_0x2C_reg_n_0_[6] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_9 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[6] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[6] ),
        .I4(\slv_reg_0x38_reg_n_0_[6] ),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_10 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[7] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[7] ),
        .I4(src_in[3]),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_11 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[7] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [7]),
        .I4(\slv_reg_0x44_reg[31]_0 [7]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_12 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [7]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[7] ),
        .I4(DRP_Status_b0gt0[7]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_13 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[7]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [7]),
        .I4(\slv_reg_0x6C_reg[17]_0 [7]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_14 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[7]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[7]),
        .I4(\slv_reg_0x60_reg[31]_0 [7]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_15 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\slv_reg_0x10C_reg_n_0_[7] ),
        .I2(\axi_rdata[28]_i_7_n_0 ),
        .I3(\slv_reg_0x124_reg[31]_0 [7]),
        .I4(imr_reg[7]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_16 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg_n_0_[7] ),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[7] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [7]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_17 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [7]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_172_in),
        .I4(\slv_reg_0x108_reg_n_0_[7] ),
        .I5(\axi_rdata[28]_i_10_n_0 ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_18 
       (.I0(\axi_araddr_reg[3]_0 ),
        .I1(\axi_rdata[17]_i_3_0 [7]),
        .I2(\axi_rdata[29]_i_7_n_0 ),
        .I3(\slv_reg_0x134_reg_n_0_[7] ),
        .I4(data43[7]),
        .I5(\axi_rdata[31]_i_12_n_0 ),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(p_216_in[7]),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[7] ),
        .I4(\slv_reg_0x158_reg_n_0_[7] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg_n_0_[7] ),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[7] ),
        .I4(\slv_reg_0x218_reg_n_0_[7] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_5 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[7] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[7]),
        .I4(\slv_reg_0x30C_reg_n_0_[7] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[7]_i_13_n_0 ),
        .I1(\axi_rdata[7]_i_14_n_0 ),
        .I2(\axi_rdata[7]_i_15_n_0 ),
        .I3(\axi_rdata[7]_i_16_n_0 ),
        .I4(\axi_rdata[7]_i_17_n_0 ),
        .I5(\axi_rdata[7]_i_18_n_0 ),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_7 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg[16]_0 [2]),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[7] ),
        .I4(\slv_reg_0x2C_reg_n_0_[7] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_9 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(src_in[1]),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[7] ),
        .I4(\slv_reg_0x38_reg_n_0_[7] ),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .I2(\axi_rdata[8]_i_4_n_0 ),
        .I3(\axi_rdata[8]_i_5_n_0 ),
        .I4(\axi_rdata[8]_i_6_n_0 ),
        .O(reg_data_out__0[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_10 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\slv_reg_0x138_reg_n_0_[8] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(data38[8]),
        .I4(\slv_reg_0x200_reg[16]_0 [3]),
        .I5(\axi_rdata[13]_i_9_n_0 ),
        .O(\axi_rdata[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_11 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\slv_reg_0x10_reg[31]_0 [6]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(\slv_reg_0x2C_reg_n_0_[8] ),
        .I4(\slv_reg_0xC_reg_n_0_[8] ),
        .I5(\axi_rdata[31]_i_27_n_0 ),
        .O(\axi_rdata[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_12 
       (.I0(\axi_rdata[31]_i_28_n_0 ),
        .I1(\slv_reg_0x14_reg_n_0_[8] ),
        .I2(\axi_rdata[31]_i_30_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[8] ),
        .I4(\slv_reg_0x1C_reg_n_0_[8] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_13 
       (.I0(\axi_rdata[31]_i_41_n_0 ),
        .I1(\slv_reg_0x40_reg[31]_0 [8]),
        .I2(\axi_rdata[31]_i_42_n_0 ),
        .I3(\slv_reg_0x44_reg[31]_0 [8]),
        .I4(\slv_reg_0x48_reg[31]_0 [8]),
        .I5(\axi_rdata[31]_i_37_n_0 ),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_14 
       (.I0(\axi_rdata[31]_i_31_n_0 ),
        .I1(\slv_reg_0x30_reg_n_0_[8] ),
        .I2(\axi_rdata[31]_i_32_n_0 ),
        .I3(\slv_reg_0x38_reg[18]_0 [3]),
        .I4(\slv_reg_0x3C_reg_n_0_[8] ),
        .I5(\axi_rdata[31]_i_40_n_0 ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_15 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I1(DRP_Status_b0gt2[8]),
        .I2(\axi_rdata[31]_i_39_n_0 ),
        .I3(\slv_reg_0x60_reg[31]_0 [8]),
        .I4(DRP_Status_common[8]),
        .I5(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_16 
       (.I0(\axi_rdata[31]_i_38_n_0 ),
        .I1(\slv_reg_0x4C_reg_n_0_[8] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I3(DRP_Status_b0gt0[8]),
        .I4(DRP_Status_b0gt1[8]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_17 
       (.I0(\axi_rdata[1]_i_15_n_0 ),
        .I1(\slv_reg_0x68_reg[17]_0 [8]),
        .I2(\axi_rdata[1]_i_16_n_0 ),
        .I3(\slv_reg_0x6C_reg[17]_0 [8]),
        .I4(\slv_reg_0x70_reg_n_0_[8] ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_18 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\slv_reg_0x74_reg_n_0_[8] ),
        .I2(\axi_rdata[1]_i_19_n_0 ),
        .I3(\slv_reg_0x7C_reg[31]_0 [8]),
        .I4(\slv_reg_0x80_reg[15]_0 [8]),
        .I5(\axi_rdata[28]_i_8_n_0 ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_rdata[8]_i_7_n_0 ),
        .I1(\axi_rdata[8]_i_8_n_0 ),
        .I2(\axi_rdata[8]_i_9_n_0 ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata[31]_i_12_n_0 ),
        .I1(data43[8]),
        .I2(\axi_rdata[31]_i_13_n_0 ),
        .I3(p_216_in[8]),
        .I4(\slv_reg_0x154_reg_n_0_[8] ),
        .I5(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_4 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\slv_reg_0x158_reg_n_0_[8] ),
        .I2(\axi_rdata[31]_i_16_n_0 ),
        .I3(\slv_reg_0x208_reg_n_0_[8] ),
        .I4(\slv_reg_0x214_reg_n_0_[8] ),
        .I5(\axi_rdata[31]_i_17_n_0 ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata[21]_i_3_n_0 ),
        .I1(\slv_reg_0x30C_reg_n_0_[8] ),
        .I2(\axi_rdata[8]_i_10_n_0 ),
        .I3(\axi_rdata[16]_i_6_n_0 ),
        .I4(\axi_rdata[8]_i_11_n_0 ),
        .I5(\axi_rdata[8]_i_12_n_0 ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata[8]_i_13_n_0 ),
        .I1(\axi_rdata[8]_i_14_n_0 ),
        .I2(\axi_rdata[8]_i_15_n_0 ),
        .I3(\axi_rdata[8]_i_16_n_0 ),
        .I4(\axi_rdata[8]_i_17_n_0 ),
        .I5(\axi_rdata[8]_i_18_n_0 ),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_7 
       (.I0(\axi_rdata[28]_i_9_n_0 ),
        .I1(\slv_reg_0x100_reg_n_0_[8] ),
        .I2(\axi_rdata[28]_i_10_n_0 ),
        .I3(\slv_reg_0x108_reg[20]_0 [5]),
        .I4(\slv_reg_0x10C_reg_n_0_[8] ),
        .I5(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_8 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg[31]_0 [8]),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [8]),
        .I4(\slv_reg_0x134_reg_n_0_[8] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[8]_i_9 
       (.I0(\axi_rdata[31]_i_18_n_0 ),
        .I1(\slv_reg_0x218_reg_n_0_[8] ),
        .I2(\axi_rdata[31]_i_19_n_0 ),
        .I3(\slv_reg_0x300_reg_n_0_[8] ),
        .I4(p_223_in[8]),
        .I5(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_10 
       (.I0(\axi_rdata[1]_i_17_n_0 ),
        .I1(\slv_reg_0x70_reg[22]_0 [6]),
        .I2(\axi_rdata[1]_i_18_n_0 ),
        .I3(\slv_reg_0x74_reg_n_0_[9] ),
        .I4(\slv_reg_0x7C_reg[31]_0 [9]),
        .I5(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_11 
       (.I0(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I1(DRP_Status_common[9]),
        .I2(\axi_rdata[1]_i_15_n_0 ),
        .I3(\slv_reg_0x68_reg[17]_0 [9]),
        .I4(\slv_reg_0x6C_reg[17]_0 [9]),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_12 
       (.I0(\axi_rdata[28]_i_8_n_0 ),
        .I1(\slv_reg_0x80_reg[15]_0 [9]),
        .I2(\axi_rdata[28]_i_9_n_0 ),
        .I3(p_173_in),
        .I4(\axi_rdata[11]_i_2_0 [0]),
        .I5(\axi_rdata[19]_i_18_n_0 ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_13 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\slv_reg_0x108_reg[20]_0 [6]),
        .I2(\axi_rdata[28]_i_6_n_0 ),
        .I3(\slv_reg_0x10C_reg_n_0_[9] ),
        .I4(imr_reg[9]),
        .I5(\axi_rdata[31]_i_43_n_0 ),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000008C00000080)) 
    \axi_rdata[9]_i_15 
       (.I0(\axi_rdata[9]_i_5 ),
        .I1(\axi_rdata[17]_i_25_n_0 ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[9]_i_5_0 ),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_16 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_28_n_0 ),
        .I3(\slv_reg_0x14_reg_n_0_[9] ),
        .I4(\slv_reg_0x1C_reg_n_0_[9] ),
        .I5(\axi_rdata[31]_i_29_n_0 ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_17 
       (.I0(\axi_rdata[13]_i_9_n_0 ),
        .I1(\slv_reg_0x200_reg[16]_0 [4]),
        .I2(\axi_rdata[13]_i_10_n_0 ),
        .I3(\slv_reg_0x10_reg[31]_0 [7]),
        .I4(\slv_reg_0x2C_reg_n_0_[9] ),
        .I5(\axi_rdata[5]_i_9_n_0 ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_18 
       (.I0(\axi_rdata[31]_i_30_n_0 ),
        .I1(\slv_reg_0x24_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_31_n_0 ),
        .I3(\slv_reg_0x30_reg_n_0_[9] ),
        .I4(\slv_reg_0x38_reg[18]_0 [4]),
        .I5(\axi_rdata[31]_i_32_n_0 ),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_19 
       (.I0(\axi_rdata[31]_i_40_n_0 ),
        .I1(\slv_reg_0x3C_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_41_n_0 ),
        .I3(\slv_reg_0x40_reg[31]_0 [9]),
        .I4(\slv_reg_0x44_reg[31]_0 [9]),
        .I5(\axi_rdata[31]_i_42_n_0 ),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_rdata[9]_i_8_n_0 ),
        .I1(\axi_rdata[9]_i_9_n_0 ),
        .I2(\axi_rdata[9]_i_10_n_0 ),
        .I3(\axi_rdata[9]_i_11_n_0 ),
        .I4(\axi_rdata[9]_i_12_n_0 ),
        .I5(\axi_rdata[9]_i_13_n_0 ),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\slv_reg_0x300_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_20_n_0 ),
        .I3(p_223_in[9]),
        .I4(\slv_reg_0x30C_reg_n_0_[9] ),
        .I5(\axi_rdata[21]_i_3_n_0 ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_rdata[31]_i_16_n_0 ),
        .I1(\slv_reg_0x208_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_17_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[9] ),
        .I4(\slv_reg_0x218_reg_n_0_[9] ),
        .I5(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\slv_reg_0x144_reg_n_0_[9] ),
        .I2(\axi_rdata[31]_i_14_n_0 ),
        .I3(\slv_reg_0x154_reg_n_0_[9] ),
        .I4(\slv_reg_0x158_reg_n_0_[9] ),
        .I5(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_7 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\slv_reg_0x124_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_0 ),
        .I3(\axi_rdata[17]_i_3_0 [9]),
        .I4(\slv_reg_0x134_reg_n_0_[9] ),
        .I5(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_8 
       (.I0(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I1(DRP_Status_b0gt1[9]),
        .I2(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I3(DRP_Status_b0gt2[9]),
        .I4(\slv_reg_0x60_reg[31]_0 [9]),
        .I5(\axi_rdata[31]_i_39_n_0 ),
        .O(\axi_rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_9 
       (.I0(\axi_rdata[31]_i_37_n_0 ),
        .I1(\slv_reg_0x48_reg[31]_0 [9]),
        .I2(\axi_rdata[31]_i_38_n_0 ),
        .I3(\slv_reg_0x4C_reg_n_0_[9] ),
        .I4(DRP_Status_b0gt0[9]),
        .I5(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[0]),
        .Q(vid_phy_axi4lite_rdata[0]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[10]),
        .Q(vid_phy_axi4lite_rdata[10]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[11]),
        .Q(vid_phy_axi4lite_rdata[11]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[12]),
        .Q(vid_phy_axi4lite_rdata[12]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[13]),
        .Q(vid_phy_axi4lite_rdata[13]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[14]),
        .Q(vid_phy_axi4lite_rdata[14]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[15]),
        .Q(vid_phy_axi4lite_rdata[15]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out),
        .Q(vid_phy_axi4lite_rdata[16]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[17]),
        .Q(vid_phy_axi4lite_rdata[17]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[18]),
        .Q(vid_phy_axi4lite_rdata[18]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[19]),
        .Q(vid_phy_axi4lite_rdata[19]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[1]),
        .Q(vid_phy_axi4lite_rdata[1]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[20]),
        .Q(vid_phy_axi4lite_rdata[20]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[21]),
        .Q(vid_phy_axi4lite_rdata[21]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[22]),
        .Q(vid_phy_axi4lite_rdata[22]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[23]),
        .Q(vid_phy_axi4lite_rdata[23]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[24]),
        .Q(vid_phy_axi4lite_rdata[24]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[25]),
        .Q(vid_phy_axi4lite_rdata[25]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[26]),
        .Q(vid_phy_axi4lite_rdata[26]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[27]),
        .Q(vid_phy_axi4lite_rdata[27]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[28]),
        .Q(vid_phy_axi4lite_rdata[28]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[29]),
        .Q(vid_phy_axi4lite_rdata[29]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[2]),
        .Q(vid_phy_axi4lite_rdata[2]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[30]),
        .Q(vid_phy_axi4lite_rdata[30]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[31]),
        .Q(vid_phy_axi4lite_rdata[31]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[3]),
        .Q(vid_phy_axi4lite_rdata[3]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[4]),
        .Q(vid_phy_axi4lite_rdata[4]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[5]),
        .Q(vid_phy_axi4lite_rdata[5]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[6]),
        .Q(vid_phy_axi4lite_rdata[6]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[7]),
        .Q(vid_phy_axi4lite_rdata[7]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[8]),
        .Q(vid_phy_axi4lite_rdata[8]),
        .R(p_0_in));
  FDRE \axi_rdata_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0[9]),
        .Q(vid_phy_axi4lite_rdata[9]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(axi_arready_reg_0),
        .I2(axi_rvalid_reg_0),
        .I3(vid_phy_axi4lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(aw_en_reg_n_0),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]_i_1 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_reg[0]),
        .I1(\slv_reg_0x120_reg[10]_0 [0]),
        .I2(MMCM_LOCKED_OUT),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_1
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_reg_0),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_reg_1),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_reg[0]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_reg_2),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY8_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_3
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_reg[3]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_reg[4]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_reg[1]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_reg[2]),
        .I4(p_3_in[11]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_reg[5]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT2 #(
    .INIT(4'hB)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_5
       (.I0(\slv_reg_0x120_reg[10]_0 [0]),
        .I1(MMCM_LOCKED_OUT),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_rx_flt_b[35]_i_1 
       (.I0(\slv_reg_0x2C_reg_n_0_[1] ),
        .I1(i_reg_clkdet_run),
        .O(\slv_reg_0x2C_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7510)) 
    clk_rx_flt_lock_cnt1_carry_i_3
       (.I0(\slv_reg_0x200_reg[16]_0 [3]),
        .I1(\slv_reg_0x200_reg[16]_0 [2]),
        .I2(clk_rx_freq_lock_reg[2]),
        .I3(clk_rx_freq_lock_reg[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7510)) 
    clk_rx_flt_lock_cnt1_carry_i_4
       (.I0(\slv_reg_0x200_reg[16]_0 [1]),
        .I1(\slv_reg_0x200_reg[16]_0 [0]),
        .I2(clk_rx_freq_lock_reg[0]),
        .I3(clk_rx_freq_lock_reg[1]),
        .O(DI[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \clk_rx_flt_lock_cnt[7]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(\slv_reg_0x2C_reg_n_0_[1] ),
        .I2(CO),
        .I3(\clk_rx_flt_lock_cnt_reg[0] ),
        .O(i_reg_clkdet_run_reg_1));
  LUT6 #(
    .INIT(64'h55001400FF003C00)) 
    clk_rx_freq_evt_i_1
       (.I0(\slv_reg_0x11C_reg_n_0_[7] ),
        .I1(clk_a_del_0),
        .I2(clk_rx_freq_lock),
        .I3(i_reg_clkdet_run),
        .I4(clkdet_rx_freq_event_updated_q_reg_0),
        .I5(wr_en_2_isr),
        .O(\slv_reg_0x11C_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hA300)) 
    \clk_rx_tmr[0]_i_1 
       (.I0(\slv_reg_0x218_reg_n_0_[0] ),
        .I1(\clk_rx_tmr_reg[0] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[10]_i_1 
       (.I0(clk_rx_tmr0[9]),
        .I1(\slv_reg_0x218_reg_n_0_[10] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[11]_i_1 
       (.I0(clk_rx_tmr0[10]),
        .I1(\slv_reg_0x218_reg_n_0_[11] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[12]_i_1 
       (.I0(clk_rx_tmr0[11]),
        .I1(\slv_reg_0x218_reg_n_0_[12] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[13]_i_1 
       (.I0(clk_rx_tmr0[12]),
        .I1(\slv_reg_0x218_reg_n_0_[13] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[14]_i_1 
       (.I0(clk_rx_tmr0[13]),
        .I1(\slv_reg_0x218_reg_n_0_[14] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[15]_i_1 
       (.I0(clk_rx_tmr0[14]),
        .I1(\slv_reg_0x218_reg_n_0_[15] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[16]_i_1 
       (.I0(clk_rx_tmr0[15]),
        .I1(\slv_reg_0x218_reg_n_0_[16] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[17]_i_1 
       (.I0(clk_rx_tmr0[16]),
        .I1(\slv_reg_0x218_reg_n_0_[17] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[18]_i_1 
       (.I0(clk_rx_tmr0[17]),
        .I1(\slv_reg_0x218_reg_n_0_[18] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[19]_i_1 
       (.I0(clk_rx_tmr0[18]),
        .I1(\slv_reg_0x218_reg_n_0_[19] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[1]_i_1 
       (.I0(clk_rx_tmr0[0]),
        .I1(\slv_reg_0x218_reg_n_0_[1] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[20]_i_1 
       (.I0(clk_rx_tmr0[19]),
        .I1(\slv_reg_0x218_reg_n_0_[20] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[21]_i_1 
       (.I0(clk_rx_tmr0[20]),
        .I1(\slv_reg_0x218_reg_n_0_[21] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[22]_i_1 
       (.I0(clk_rx_tmr0[21]),
        .I1(\slv_reg_0x218_reg_n_0_[22] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[23]_i_1 
       (.I0(clk_rx_tmr0[22]),
        .I1(\slv_reg_0x218_reg_n_0_[23] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[24]_i_1 
       (.I0(clk_rx_tmr0[23]),
        .I1(\slv_reg_0x218_reg_n_0_[24] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[25]_i_1 
       (.I0(clk_rx_tmr0[24]),
        .I1(\slv_reg_0x218_reg_n_0_[25] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[26]_i_1 
       (.I0(clk_rx_tmr0[25]),
        .I1(\slv_reg_0x218_reg_n_0_[26] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[27]_i_1 
       (.I0(clk_rx_tmr0[26]),
        .I1(\slv_reg_0x218_reg_n_0_[27] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[28]_i_1 
       (.I0(clk_rx_tmr0[27]),
        .I1(\slv_reg_0x218_reg_n_0_[28] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[29]_i_1 
       (.I0(clk_rx_tmr0[28]),
        .I1(\slv_reg_0x218_reg_n_0_[29] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[2]_i_1 
       (.I0(clk_rx_tmr0[1]),
        .I1(\slv_reg_0x218_reg_n_0_[2] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[30]_i_1 
       (.I0(clk_rx_tmr0[29]),
        .I1(\slv_reg_0x218_reg_n_0_[30] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_rx_tmr[31]_i_1 
       (.I0(i_reg_clkdet_rx_tmr_clr_reg_0),
        .I1(i_reg_clkdet_run),
        .O(i_reg_clkdet_rx_tmr_clr_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \clk_rx_tmr[31]_i_2 
       (.I0(\clk_rx_tmr_reg[31] ),
        .I1(i_reg_clkdet_run),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .O(i_reg_clkdet_run_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[31]_i_3 
       (.I0(clk_rx_tmr0[30]),
        .I1(\slv_reg_0x218_reg_n_0_[31] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[3]_i_1 
       (.I0(clk_rx_tmr0[2]),
        .I1(\slv_reg_0x218_reg_n_0_[3] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[4]_i_1 
       (.I0(clk_rx_tmr0[3]),
        .I1(\slv_reg_0x218_reg_n_0_[4] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[5]_i_1 
       (.I0(clk_rx_tmr0[4]),
        .I1(\slv_reg_0x218_reg_n_0_[5] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[6]_i_1 
       (.I0(clk_rx_tmr0[5]),
        .I1(\slv_reg_0x218_reg_n_0_[6] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[7]_i_1 
       (.I0(clk_rx_tmr0[6]),
        .I1(\slv_reg_0x218_reg_n_0_[7] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[8]_i_1 
       (.I0(clk_rx_tmr0[7]),
        .I1(\slv_reg_0x218_reg_n_0_[8] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_rx_tmr[9]_i_1 
       (.I0(clk_rx_tmr0[8]),
        .I1(\slv_reg_0x218_reg_n_0_[9] ),
        .I2(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x218_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h4CCC)) 
    clk_rx_tmr_evt_i_1
       (.I0(\slv_reg_0x11C_reg_n_0_[31] ),
        .I1(clk_rx_tmr_evt_reg),
        .I2(i_reg_clkdet_run),
        .I3(wr_en_2_isr),
        .O(\slv_reg_0x11C_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clk_sm_cur[2]_i_1 
       (.I0(i_reg_clkdet_run),
        .O(i_reg_clkdet_run_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_tx_freq[28]_i_1 
       (.I0(Q),
        .I1(i_reg_clkdet_run),
        .O(\slv_reg_0x2C_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h55001400FF003C00)) 
    clk_tx_freq_evt_i_1
       (.I0(p_0_in10_in),
        .I1(clk_a_del),
        .I2(i_reg_clkdet_tx_freq_rst_reg_1),
        .I3(i_reg_clkdet_run),
        .I4(clkdet_tx_freq_event_updated_q_reg_0),
        .I5(wr_en_2_isr),
        .O(\slv_reg_0x11C_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hA300)) 
    \clk_tx_tmr[0]_i_1 
       (.I0(\slv_reg_0x214_reg_n_0_[0] ),
        .I1(\clk_tx_tmr_reg[0] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[10]_i_1 
       (.I0(clk_tx_tmr0[9]),
        .I1(\slv_reg_0x214_reg_n_0_[10] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[11]_i_1 
       (.I0(clk_tx_tmr0[10]),
        .I1(\slv_reg_0x214_reg_n_0_[11] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[12]_i_1 
       (.I0(clk_tx_tmr0[11]),
        .I1(\slv_reg_0x214_reg_n_0_[12] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[13]_i_1 
       (.I0(clk_tx_tmr0[12]),
        .I1(\slv_reg_0x214_reg_n_0_[13] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[14]_i_1 
       (.I0(clk_tx_tmr0[13]),
        .I1(\slv_reg_0x214_reg_n_0_[14] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[15]_i_1 
       (.I0(clk_tx_tmr0[14]),
        .I1(\slv_reg_0x214_reg_n_0_[15] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[16]_i_1 
       (.I0(clk_tx_tmr0[15]),
        .I1(\slv_reg_0x214_reg_n_0_[16] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[17]_i_1 
       (.I0(clk_tx_tmr0[16]),
        .I1(\slv_reg_0x214_reg_n_0_[17] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[18]_i_1 
       (.I0(clk_tx_tmr0[17]),
        .I1(\slv_reg_0x214_reg_n_0_[18] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[19]_i_1 
       (.I0(clk_tx_tmr0[18]),
        .I1(\slv_reg_0x214_reg_n_0_[19] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[1]_i_1 
       (.I0(clk_tx_tmr0[0]),
        .I1(\slv_reg_0x214_reg_n_0_[1] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[20]_i_1 
       (.I0(clk_tx_tmr0[19]),
        .I1(\slv_reg_0x214_reg_n_0_[20] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[21]_i_1 
       (.I0(clk_tx_tmr0[20]),
        .I1(\slv_reg_0x214_reg_n_0_[21] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[22]_i_1 
       (.I0(clk_tx_tmr0[21]),
        .I1(\slv_reg_0x214_reg_n_0_[22] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[23]_i_1 
       (.I0(clk_tx_tmr0[22]),
        .I1(\slv_reg_0x214_reg_n_0_[23] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[24]_i_1 
       (.I0(clk_tx_tmr0[23]),
        .I1(\slv_reg_0x214_reg_n_0_[24] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[25]_i_1 
       (.I0(clk_tx_tmr0[24]),
        .I1(\slv_reg_0x214_reg_n_0_[25] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[26]_i_1 
       (.I0(clk_tx_tmr0[25]),
        .I1(\slv_reg_0x214_reg_n_0_[26] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[27]_i_1 
       (.I0(clk_tx_tmr0[26]),
        .I1(\slv_reg_0x214_reg_n_0_[27] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[28]_i_1 
       (.I0(clk_tx_tmr0[27]),
        .I1(\slv_reg_0x214_reg_n_0_[28] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[29]_i_1 
       (.I0(clk_tx_tmr0[28]),
        .I1(\slv_reg_0x214_reg_n_0_[29] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[2]_i_1 
       (.I0(clk_tx_tmr0[1]),
        .I1(\slv_reg_0x214_reg_n_0_[2] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[30]_i_1 
       (.I0(clk_tx_tmr0[29]),
        .I1(\slv_reg_0x214_reg_n_0_[30] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_tx_tmr[31]_i_1 
       (.I0(i_reg_clkdet_tx_tmr_clr_reg_0),
        .I1(i_reg_clkdet_run),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \clk_tx_tmr[31]_i_2 
       (.I0(\clk_tx_tmr_reg[31] ),
        .I1(i_reg_clkdet_run),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[31]_i_3 
       (.I0(clk_tx_tmr0[30]),
        .I1(\slv_reg_0x214_reg_n_0_[31] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [31]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[3]_i_1 
       (.I0(clk_tx_tmr0[2]),
        .I1(\slv_reg_0x214_reg_n_0_[3] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[4]_i_1 
       (.I0(clk_tx_tmr0[3]),
        .I1(\slv_reg_0x214_reg_n_0_[4] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[5]_i_1 
       (.I0(clk_tx_tmr0[4]),
        .I1(\slv_reg_0x214_reg_n_0_[5] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[6]_i_1 
       (.I0(clk_tx_tmr0[5]),
        .I1(\slv_reg_0x214_reg_n_0_[6] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[7]_i_1 
       (.I0(clk_tx_tmr0[6]),
        .I1(\slv_reg_0x214_reg_n_0_[7] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[8]_i_1 
       (.I0(clk_tx_tmr0[7]),
        .I1(\slv_reg_0x214_reg_n_0_[8] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hCA00)) 
    \clk_tx_tmr[9]_i_1 
       (.I0(clk_tx_tmr0[8]),
        .I1(\slv_reg_0x214_reg_n_0_[9] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(i_reg_clkdet_run),
        .O(\slv_reg_0x214_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h4CCC)) 
    clk_tx_tmr_evt_i_1
       (.I0(p_2_in12_in),
        .I1(clk_tx_tmr_evt_reg),
        .I2(i_reg_clkdet_run),
        .I3(wr_en_2_isr),
        .O(\slv_reg_0x11C_reg[30]_0 ));
  FDRE clkdet_rx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_rx_freq_event_updated_q_reg_0),
        .Q(clkdet_rx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_rx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_rx_timer_event_updated_q_reg_0),
        .Q(clkdet_rx_timer_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_tx_freq_event_updated_q_reg_0),
        .Q(clkdet_tx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clkdet_tx_timer_event_updated_q_reg_0),
        .Q(clkdet_tx_timer_event_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \drp_txn_available_q[0]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(\slv_reg_0x40[31]_i_2_n_0 ),
        .O(drp_txn_available_q[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \drp_txn_available_q[1]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\drp_txn_available_q[2]_i_2_n_0 ),
        .O(drp_txn_available_q[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \drp_txn_available_q[2]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(\drp_txn_available_q[2]_i_2_n_0 ),
        .O(drp_txn_available_q[2]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \drp_txn_available_q[2]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .O(\drp_txn_available_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \drp_txn_available_q[4]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x40[31]_i_2_n_0 ),
        .O(drp_txn_available_q[4]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \drp_txn_available_q[5]_i_1 
       (.I0(\drp_txn_available_q[5]_i_2_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(\drp_txn_available_q[5]_i_3_n_0 ),
        .O(drp_txn_available_q[5]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_txn_available_q[5]_i_2 
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .O(\drp_txn_available_q[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \drp_txn_available_q[5]_i_3 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .O(\drp_txn_available_q[5]_i_3_n_0 ));
  FDRE \drp_txn_available_q_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[0]),
        .Q(\drp_txn_available_q_reg[5]_0 [0]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[1]),
        .Q(\drp_txn_available_q_reg[5]_0 [1]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[2]),
        .Q(\drp_txn_available_q_reg[5]_0 [2]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[4]),
        .Q(\drp_txn_available_q_reg[5]_0 [3]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \drp_txn_available_q_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[5]),
        .Q(\drp_txn_available_q_reg[5]_0 [4]),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE gt_status_cpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_cpll_lock_updated_q_reg_0),
        .Q(gt_status_cpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll1_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_qpll1_lock_updated_q_reg_0),
        .Q(gt_status_qpll1_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_qpll_lock_updated_q_reg_0),
        .Q(gt_status_qpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_rx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_rx_resetdone_updated_q_reg_0),
        .Q(gt_status_rx_resetdone_updated_q),
        .R(1'b0));
  FDRE gt_status_tx_alignment_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(gt_status_tx_alignment_updated_q_reg_0),
        .Q(gt_status_tx_alignment_updated_q),
        .R(1'b0));
  FDRE gt_status_tx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(gt_status_tx_resetdone_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_1433
       (.I0(i_reg_clkdet_run),
        .O(n_0_1433));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1
       (.I0(\slv_reg_0x200_reg[16]_0 [11]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry [3]),
        .I2(\slv_reg_0x200_reg[16]_0 [10]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry [2]),
        .O(\slv_reg_0x200_reg[16]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2
       (.I0(\slv_reg_0x200_reg[16]_0 [9]),
        .I1(\clk_rx_flt_lock_cnt1_inferred__0/i__carry [1]),
        .I2(\slv_reg_0x200_reg[16]_0 [8]),
        .I3(\clk_rx_flt_lock_cnt1_inferred__0/i__carry [0]),
        .O(\slv_reg_0x200_reg[16]_1 [0]));
  FDRE i_reg_clkdet_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_reg_clkdet_run),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hB888)) 
    i_reg_clkdet_rx_freq_rst_i_1
       (.I0(vid_phy_axi4lite_wdata[4]),
        .I1(\slv_reg_0x200[31]_i_1_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(i_reg_clkdet_rx_freq_rst_reg_0),
        .O(i_reg_clkdet_rx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_freq_rst_i_1_n_0),
        .Q(i_reg_clkdet_rx_freq_rst_reg_0),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_reg_clkdet_rx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_wdata[2]),
        .I1(\slv_reg_0x40[31]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[7]),
        .O(i_reg_clkdet_rx_tmr_clr));
  FDRE i_reg_clkdet_rx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_tmr_clr),
        .Q(i_reg_clkdet_rx_tmr_clr_reg_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    i_reg_clkdet_rx_tmr_ld_i_1
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(i_reg_clkdet_tx_tmr_ld_i_2_n_0),
        .O(slv_reg_0x218));
  FDRE i_reg_clkdet_rx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x218),
        .Q(i_reg_clkdet_rx_tmr_ld_reg_n_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  LUT4 #(
    .INIT(16'hB888)) 
    i_reg_clkdet_tx_freq_rst_i_1
       (.I0(vid_phy_axi4lite_wdata[3]),
        .I1(\slv_reg_0x200[31]_i_1_n_0 ),
        .I2(i_reg_clkdet_tx_freq_rst_reg_1),
        .I3(i_reg_clkdet_tx_freq_rst_reg_0),
        .O(i_reg_clkdet_tx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_freq_rst_i_1_n_0),
        .Q(i_reg_clkdet_tx_freq_rst_reg_0),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    i_reg_clkdet_tx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(vid_phy_axi4lite_aresetn),
        .O(i_reg_clkdet_rx_tmr_ld));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    i_reg_clkdet_tx_tmr_clr_i_2
       (.I0(vid_phy_axi4lite_wdata[1]),
        .I1(\slv_reg_0x40[31]_i_2_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(sel0[7]),
        .O(i_reg_clkdet_tx_tmr_clr));
  FDRE i_reg_clkdet_tx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_tmr_clr),
        .Q(i_reg_clkdet_tx_tmr_clr_reg_0),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    i_reg_clkdet_tx_tmr_ld_i_1
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(i_reg_clkdet_tx_tmr_ld_i_2_n_0),
        .O(slv_reg_0x214));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    i_reg_clkdet_tx_tmr_ld_i_2
       (.I0(sel0[7]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(i_reg_clkdet_tx_tmr_ld_i_2_n_0));
  FDRE i_reg_clkdet_tx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x214),
        .Q(i_reg_clkdet_tx_tmr_ld),
        .R(i_reg_clkdet_rx_tmr_ld));
  FDRE \imr_reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[0]),
        .Q(imr_reg[0]),
        .R(1'b0));
  FDRE \imr_reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[10]),
        .Q(imr_reg[10]),
        .R(1'b0));
  FDRE \imr_reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[1]),
        .Q(imr_reg[1]),
        .R(1'b0));
  FDRE \imr_reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[2]),
        .Q(imr_reg[2]),
        .R(1'b0));
  FDRE \imr_reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[30]),
        .Q(imr_reg[30]),
        .R(1'b0));
  FDRE \imr_reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[31]),
        .Q(imr_reg[31]),
        .R(1'b0));
  FDRE \imr_reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[3]),
        .Q(imr_reg[3]),
        .R(1'b0));
  FDRE \imr_reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[4]),
        .Q(imr_reg[4]),
        .R(1'b0));
  FDRE \imr_reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[5]),
        .Q(imr_reg[5]),
        .R(1'b0));
  FDRE \imr_reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[6]),
        .Q(imr_reg[6]),
        .R(1'b0));
  FDRE \imr_reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[7]),
        .Q(imr_reg[7]),
        .R(1'b0));
  FDRE \imr_reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[9]),
        .Q(imr_reg[9]),
        .R(1'b0));
  FDRE mmcm_tx_usrclk_lock_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_status_sb_tx_tdata),
        .Q(mmcm_tx_usrclk_lock_event_updated_q),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x100[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x100[31]_i_1_n_0 ));
  FDRE \slv_reg_0x100_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x100_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_174_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_175_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_176_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_176_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(p_176_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(p_177_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x100_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(p_178_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(p_179_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(p_180_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_168_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(p_181_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(p_181_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(p_181_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(p_182_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x100_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(p_183_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(p_184_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(p_185_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(p_186_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(p_186_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_169_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_186_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x100_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_170_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_171_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_171_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_171_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_172_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x100_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_173_in),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x108[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x108[31]_i_1_n_0 ));
  FDRE \slv_reg_0x108_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x108_reg[20]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x108_reg[20]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x108_reg[20]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x108_reg[20]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x108_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x108_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x108_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x108_reg[20]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x108_reg[20]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x108_reg[20]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x108_reg[20]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x108_reg[20]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x108_reg[20]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x108_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x108_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x108_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x108_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x108_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x108_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x108_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x108_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x108_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x108_reg[20]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x108_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x108_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x108_reg[20]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x108_reg[20]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x108_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x108_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x108_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x108_reg[20]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x108_reg[20]_0 [6]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x10C[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x10C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x10C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x10C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x10C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x10C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x10C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x10C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x10C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x10C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x10C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x10C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x10C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x10C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x10C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x10C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x10C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x10C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x10C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x10C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x10[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x10[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \slv_reg_0x10[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\slv_reg_0x40[31]_i_3_n_0 ),
        .O(\slv_reg_0x10[31]_i_2_n_0 ));
  FDRE \slv_reg_0x10_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x10_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x10_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x10_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x10_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x10_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x10_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x10_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x10_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x10_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x10_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x10_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x10_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x10_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x10_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x10_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x10_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x10_reg[31]_0 [7]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x110[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x110[31]_i_1_n_0 ));
  FDRE \slv_reg_0x110_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x110_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x110_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x110_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x110_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x110_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x110_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x110_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x110_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x110_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x110_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x110_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x110_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x114[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x114[31]_i_1_n_0 ));
  FDRE \slv_reg_0x114_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x114_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x114_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x114_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x114_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x114_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x114_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x114_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x114_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x114_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x114_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x114_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x114_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x11C[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x11C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x11C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x11C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x11C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x11C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_2_in12_in),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x11C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x11C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x11C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x11C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_0_in10_in),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x11C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x11C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x120[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x120[31]_i_1_n_0 ));
  FDRE \slv_reg_0x120_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_3_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x120_reg[10]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_3_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data38[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data38[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data38[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data38[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data38[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data38[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data38[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data38[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x120_reg[10]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data38[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data38[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data38[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data38[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data38[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data38[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data38[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data38[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data38[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data38[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data38[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data38[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data38[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data38[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data38[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data38[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data38[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data38[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(data38[8]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x124[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x124[31]_i_1_n_0 ));
  FDRE \slv_reg_0x124_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x124_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x124_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x124_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x124_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x124_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x124_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x124_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x124_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x124_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x124_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x124_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x124_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x124_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x124_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x124_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x124_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x124_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x124_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x124_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x124_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x124_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x124_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x124_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x124_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x124_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x124_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x124_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x124_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x124_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x124_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x124_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x124_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x134[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x134[31]_i_1_n_0 ));
  FDRE \slv_reg_0x134_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x134_reg[3]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x134_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x134_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x134_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x134_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x134_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x134_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x134_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x134_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x134_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x134_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x134_reg[3]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x134_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x134_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x134_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x134_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x134_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x134_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x134_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x134_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x134_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x134_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x134_reg[3]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x134_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x134_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x134_reg[3]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x134_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x134_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x134_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x134_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x134_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x134_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x138[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x138[31]_i_1_n_0 ));
  FDRE \slv_reg_0x138_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x138_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x138_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x138_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x138_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x138_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x138_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x138_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x138_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x138_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x138_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x138_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x138_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x138_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x138_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x138_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x138_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x138_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x138_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x138_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x138_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x138_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x138_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x138_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x138_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x138_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x138_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x138_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x138_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x138_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x138_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x138_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x138_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x140[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x140[31]_i_1_n_0 ));
  FDRE \slv_reg_0x140_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_2_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_2_in[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_2_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data43[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data43[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data43[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data43[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data43[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data43[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data43[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data43[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_2_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data43[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data43[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data43[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data43[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data43[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data43[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data43[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data43[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data43[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data43[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data43[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data43[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data43[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data43[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data43[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data43[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data43[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data43[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(data43[8]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x144[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x144[31]_i_1_n_0 ));
  FDRE \slv_reg_0x144_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_216_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x144_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x144_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_217_in),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_218_in),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x144_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x144_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x144_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x144_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x144_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x144_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_216_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x144_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x144_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x144_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x144_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x144_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x144_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x144_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x144_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x144_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x144_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_216_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x144_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x144_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_216_in[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_216_in[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_216_in[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_216_in[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_216_in[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_216_in[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x144_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x14[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x14[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \slv_reg_0x14[31]_i_2 
       (.I0(sel0[0]),
        .I1(\slv_reg_0x40[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .O(\slv_reg_0x14[31]_i_2_n_0 ));
  FDRE \slv_reg_0x14_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x14_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x14_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x14_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x14_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x14_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x14_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x14_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x14_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x14_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x14_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x14_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x14_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x14_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x14_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x14_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x14_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x14_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x14_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x14_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x14_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x14_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x14_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x14_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x14_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x14_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x14_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x14_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x14_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x14_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x14_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x14_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x14_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x154[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x154[31]_i_1_n_0 ));
  FDRE \slv_reg_0x154_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x154_reg[0]_0 ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x154_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x154_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x154_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x154_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x154_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x154_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x154_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x154_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x154_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x154_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x154_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x154_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x154_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x154_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x154_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x154_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x154_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x154_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x154_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x154_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x154_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x154_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x154_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x154_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x154_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x154_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x154_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x154_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x154_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x154_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x154_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x158[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x158[31]_i_1_n_0 ));
  FDRE \slv_reg_0x158_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x158_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x158_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x158_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x158_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x158_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x158_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x158_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x158_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x158_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x158_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x158_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x158_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x158_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x158_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x158_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x158_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x158_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x158_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x158_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x158_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x158_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x158_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x158_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x158_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x158_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x158_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x158_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x158_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x158_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x158_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x158_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x158_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x1C[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x1C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x1C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(src_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x1C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x1C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x1C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x1C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x1C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x1C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x1C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x1C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x1C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x1C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x1C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x1C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x1C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x1C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x1C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x1C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x1C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x1C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x1C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x1C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x1C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x1C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x1C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x1C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x1C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x1C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x1C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x1C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(src_in[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x1C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x1C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_reg_0x200[31]_i_1 
       (.I0(\slv_reg_0x200[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .O(\slv_reg_0x200[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \slv_reg_0x200[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(\slv_reg_0x80[31]_i_2_n_0 ),
        .O(\slv_reg_0x200[31]_i_2_n_0 ));
  FDRE \slv_reg_0x200_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x200_reg[16]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x200_reg[16]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x200_reg[16]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x200_reg[16]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x200_reg[16]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x200_reg[16]_0 [10]),
        .R(p_0_in));
  FDSE \slv_reg_0x200_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x200_reg[16]_0 [11]),
        .S(p_0_in));
  FDRE \slv_reg_0x200_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x200_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x200_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x200_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x200_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x200_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x200_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x200_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x200_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x200_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x200_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x200_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x200_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x200_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x200_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x200_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x200_reg[16]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x200_reg[16]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x200_reg[16]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x200_reg[16]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x200_reg[16]_0 [4]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x208[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x208[31]_i_1_n_0 ));
  FDRE \slv_reg_0x208_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x208_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x208_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x208_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x208_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x208_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x208_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x208_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x208_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x208_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x208_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x208_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x208_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x208_reg[31]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x208_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x208_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x208_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x208_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x208_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x208_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x208_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x208_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x208_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x208_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x208_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x208_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x208_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x208_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x208_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x208_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x208_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x208_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x208_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x214[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x214[31]_i_1_n_0 ));
  FDRE \slv_reg_0x214_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x214_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x214_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x214_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x214_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x214_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x214_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x214_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x214_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x214_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x214_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x214_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x214_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x214_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x214_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x214_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x214_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x214_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x214_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x214_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x214_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x214_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x214_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x214_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x214_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x214_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x214_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x214_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x214_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x214_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x214_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x214_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x214_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x218[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x218[31]_i_1_n_0 ));
  FDRE \slv_reg_0x218_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x218_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x218_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x218_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x218_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x218_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x218_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x218_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x218_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x218_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x218_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x218_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x218_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x218_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x218_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x218_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x218_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x218_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x218_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x218_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x218_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x218_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x218_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x218_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x218_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x218_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x218_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x218_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x218_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x218_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x218_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x218_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x218_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x24[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x24[31]_i_1_n_0 ));
  FDRE \slv_reg_0x24_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(src_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x24_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x24_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x24_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x24_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x24_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x24_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x24_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x24_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x24_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x24_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x24_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x24_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x24_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x24_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x24_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x24_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x24_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x24_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x24_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x24_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x24_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x24_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x24_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x24_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x24_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x24_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x24_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x24_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(src_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x24_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x24_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x2C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x2C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x2C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(Q),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x2C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x2C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x2C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x2C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x2C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x2C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x2C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x2C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x2C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x2C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x2C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x2C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x2C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x2C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x2C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x2C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x2C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x2C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x2C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x2C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x2C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x2C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x2C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x2C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x2C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x2C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x2C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x2C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x2C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x2C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x2C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x300[31]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x300[31]_i_1_n_0 ));
  FDRE \slv_reg_0x300_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x300_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x300_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x300_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x300_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x300_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x300_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x300_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x300_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x300_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x300_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x300_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x300_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x300_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x300_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x300_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x300_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x300_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x300_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x300_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x300_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x300_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x300_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x300_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x300_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x300_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x300_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x300_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x300_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x300_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x300_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x300_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x300_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x308[31]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x308[31]_i_1_n_0 ));
  FDRE \slv_reg_0x308_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_223_in[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_223_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_223_in[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_223_in[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(p_223_in[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(p_223_in[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(p_223_in[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(p_223_in[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(p_223_in[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(p_223_in[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(p_223_in[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(p_223_in[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(p_223_in[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(p_223_in[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(p_223_in[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(p_223_in[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(p_223_in[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(p_223_in[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(p_223_in[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(p_223_in[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_223_in[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(p_223_in[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_223_in[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_223_in[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_223_in[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_223_in[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_223_in[9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x30C[31]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x200[31]_i_2_n_0 ),
        .O(\slv_reg_0x30C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[32]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[33]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[34]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[35]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[36]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x30[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x30[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x30_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x30_reg[2]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x30_reg[2]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x30_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x30_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x38[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x38[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \slv_reg_0x38[31]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(\slv_reg_0x40[31]_i_3_n_0 ),
        .O(\slv_reg_0x38[31]_i_2_n_0 ));
  FDRE \slv_reg_0x38_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x38_reg[18]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x38_reg[18]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x38_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x38_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x38_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x38_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x38_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x38_reg[18]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x38_reg[18]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x38_reg[18]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x38_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x38_reg[18]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x38_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x38_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x38_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x38_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x38_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x38_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x38_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x38_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x38_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x38_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x38_reg[18]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x38_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x38_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x38_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x38_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x38_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x38_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x38_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x38_reg[18]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x38_reg[18]_0 [4]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00200000)) 
    \slv_reg_0x3C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x3C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x3C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x3C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x3C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x3C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x3C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x3C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x3C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x3C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x3C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x3C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x3C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x3C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x3C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x3C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x3C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x3C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x3C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x3C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x3C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x3C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x3C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x3C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x3C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x3C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x3C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x3C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x3C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x3C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x3C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x3C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x3C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x3C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x3C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h2000)) 
    \slv_reg_0x40[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(\slv_reg_0x40[31]_i_2_n_0 ),
        .I3(\slv_reg_0x40[31]_i_3_n_0 ),
        .O(\slv_reg_0x40[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \slv_reg_0x40[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[6]),
        .I3(sel0[2]),
        .O(\slv_reg_0x40[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg_0x40[31]_i_3 
       (.I0(sel0[5]),
        .I1(axi_awready_reg_0),
        .I2(axi_wready_reg_0),
        .I3(vid_phy_axi4lite_wvalid),
        .I4(vid_phy_axi4lite_awvalid),
        .I5(sel0[7]),
        .O(\slv_reg_0x40[31]_i_3_n_0 ));
  FDRE \slv_reg_0x40_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x40_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x40_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x40_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x40_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x40_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x40_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x40_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x40_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x40_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x40_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x40_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x40_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x40_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x40_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x40_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x40_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x40_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x40_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x40_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x40_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x40_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x40_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x40_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x40_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x40_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x40_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x40_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x40_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x40_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x40_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x40_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x40_reg[31]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x44[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x44[31]_i_1_n_0 ));
  FDRE \slv_reg_0x44_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x44_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x44_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x44_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x44_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x44_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x44_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x44_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x44_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x44_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x44_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x44_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x44_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x44_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x44_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x44_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x44_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x44_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x44_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x44_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x44_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x44_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x44_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x44_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x44_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x44_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x44_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x44_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x44_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x44_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x44_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x44_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x44_reg[31]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x48[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x48[31]_i_1_n_0 ));
  FDRE \slv_reg_0x48_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x48_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x48_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x48_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x48_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x48_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x48_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x48_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x48_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x48_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x48_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x48_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x48_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x48_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x48_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x48_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x48_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x48_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x48_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x48_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x48_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x48_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x48_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x48_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x48_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x48_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x48_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x48_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x48_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x48_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x48_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x48_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x48_reg[31]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slv_reg_0x4C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x4C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x4C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x4C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x4C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x4C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x4C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x4C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x4C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x4C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x4C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x4C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x4C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x4C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x4C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x4C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x4C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x4C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x4C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x4C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x4C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x4C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x4C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x4C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x4C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x4C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x4C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x4C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x4C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x4C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x4C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x4C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x4C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x4C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x4C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg_0x60[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(\slv_reg_0x40[31]_i_2_n_0 ),
        .I3(\slv_reg_0x40[31]_i_3_n_0 ),
        .O(\slv_reg_0x60[31]_i_1_n_0 ));
  FDRE \slv_reg_0x60_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x60_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x60_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x60_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x60_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x60_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x60_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x60_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x60_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x60_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x60_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x60_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x60_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x60_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x60_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x60_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x60_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x60_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x60_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x60_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x60_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x60_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x60_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x60_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x60_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x60_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x60_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x60_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x60_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x60_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x60_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x60_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x60_reg[31]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x68[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x38[31]_i_2_n_0 ),
        .O(\slv_reg_0x68[31]_i_1_n_0 ));
  FDRE \slv_reg_0x68_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x68_reg[17]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x68_reg[17]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x68_reg[17]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x68_reg[17]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x68_reg[17]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x68_reg[17]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x68_reg[17]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x68_reg[17]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x68_reg[17]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x68_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x68_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x68_reg[17]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x68_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x68_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x68_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x68_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x68_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x68_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x68_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x68_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x68_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x68_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x68_reg[17]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x68_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x68_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x68_reg[17]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x68_reg[17]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x68_reg[17]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x68_reg[17]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x68_reg[17]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x68_reg[17]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x68_reg[17]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h10000000)) 
    \slv_reg_0x6C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x6C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x6C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x6C_reg[17]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x6C_reg[17]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x6C_reg[17]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x6C_reg[17]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x6C_reg[17]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x6C_reg[17]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x6C_reg[17]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x6C_reg[17]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x6C_reg[17]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x6C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x6C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x6C_reg[17]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x6C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x6C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x6C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x6C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x6C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x6C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x6C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x6C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x6C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x6C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x6C_reg[17]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x6C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x6C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x6C_reg[17]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x6C_reg[17]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x6C_reg[17]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x6C_reg[17]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x6C_reg[17]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x6C_reg[17]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x6C_reg[17]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x70[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x10[31]_i_2_n_0 ),
        .O(\slv_reg_0x70[31]_i_1_n_0 ));
  FDRE \slv_reg_0x70_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x70_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x70_reg[22]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x70_reg[22]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x70_reg[22]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x70_reg[22]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x70_reg[22]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x70_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x70_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x70_reg[22]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x70_reg[22]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x70_reg[22]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x70_reg[22]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x70_reg[22]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x70_reg[22]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x70_reg[22]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x70_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x70_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x70_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x70_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x70_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x70_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x70_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x70_reg[22]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x70_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x70_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x70_reg[22]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x70_reg[22]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x70_reg[22]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x70_reg[22]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x70_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x70_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x70_reg[22]_0 [6]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x74[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0x14[31]_i_2_n_0 ),
        .O(\slv_reg_0x74[31]_i_1_n_0 ));
  FDRE \slv_reg_0x74_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x74_reg[1]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x74_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x74_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x74_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x74_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x74_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x74_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x74_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x74_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x74_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x74_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x74_reg[1]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x74_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x74_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x74_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x74_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x74_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x74_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x74_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x74_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x74_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x74_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x74_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x74_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x74_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x74_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x74_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x74_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x74_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x74_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x74_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x74_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg_0x7C[31]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0x7C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x7C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x7C_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x7C_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x7C_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x7C_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x7C_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x7C_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x7C_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x7C_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x7C_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x7C_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x7C_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x7C_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x7C_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x7C_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x7C_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x7C_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x7C_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x7C_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x7C_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x7C_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x7C_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x7C_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x7C_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x7C_reg[31]_0 [30]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x7C_reg[31]_0 [31]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x7C_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x7C_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x7C_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x7C_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x7C_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x7C_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x7C_reg[31]_0 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \slv_reg_0x80[31]_i_1 
       (.I0(\slv_reg_0x80[31]_i_2_n_0 ),
        .I1(sel0[7]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x40[31]_i_2_n_0 ),
        .O(\slv_reg_0x80[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg_0x80[31]_i_2 
       (.I0(axi_awready_reg_0),
        .I1(axi_wready_reg_0),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(\slv_reg_0x80[31]_i_2_n_0 ));
  FDRE \slv_reg_0x80_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x80_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x80_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x80_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x80_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x80_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x80_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x80_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x80_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x80_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x80_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x80_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x80_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x80_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x80_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x80_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x80_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x80_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x80_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x80_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x80_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x80_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x80_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x80_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x80_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x80_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x80_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x80_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x80_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x80_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x80_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x80_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x80_reg[15]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \slv_reg_0xC[31]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[6]),
        .I4(\slv_reg_0xC[31]_i_2_n_0 ),
        .O(\slv_reg_0xC[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \slv_reg_0xC[31]_i_2 
       (.I0(sel0[0]),
        .I1(\slv_reg_0x40[31]_i_3_n_0 ),
        .I2(sel0[1]),
        .O(\slv_reg_0xC[31]_i_2_n_0 ));
  FDRE \slv_reg_0xC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0xC_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0xC_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0xC_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0xC_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0xC_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0xC_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0xC_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0xC_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0xC_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0xC_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0xC_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0xC_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0xC_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0xC_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0xC_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0xC_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0xC_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0xC_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0xC_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0xC_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0xC_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0xC_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0xC_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0xC_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0xC_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0xC_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0xC_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0xC_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0xC_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0xC_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0xC_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0xC_reg_n_0_[9] ),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_i_1 
       (.I0(\slv_reg_0x138_reg_n_0_[0] ),
        .O(D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_interrupts vid_phy_controller_interrupts_inst
       (.D({imr[31:30],imr[10:9],imr[7:0]}),
        .Q({\slv_reg_0x11C_reg_n_0_[31] ,p_2_in12_in,\slv_reg_0x11C_reg_n_0_[9] ,\slv_reg_0x11C_reg_n_0_[7] ,p_0_in10_in,\slv_reg_0x11C_reg_n_0_[5] ,\slv_reg_0x11C_reg_n_0_[4] ,\slv_reg_0x11C_reg_n_0_[3] ,\slv_reg_0x11C_reg_n_0_[2] ,\slv_reg_0x11C_reg_n_0_[1] ,\slv_reg_0x11C_reg_n_0_[0] }),
        .\axi_rdata[0]_i_6_0 (i_reg_clkdet_run),
        .\axi_rdata[1]_i_2_0 (i_reg_clkdet_tx_tmr_clr_reg_0),
        .\axi_rdata[2]_i_4_0 (\axi_rdata[2]_i_21_n_0 ),
        .\axi_rdata[2]_i_4_1 (\axi_rdata[3]_i_21_n_0 ),
        .\axi_rdata[31]_i_3_0 ({data38[31:30],data38[7:2],\slv_reg_0x120_reg[10]_0 [0],p_3_in[0]}),
        .\axi_rdata[31]_i_3_1 ({\slv_reg_0x138_reg_n_0_[31] ,\slv_reg_0x138_reg_n_0_[30] ,\slv_reg_0x138_reg_n_0_[9] ,\slv_reg_0x138_reg_n_0_[7] ,\slv_reg_0x138_reg_n_0_[6] ,\slv_reg_0x138_reg_n_0_[5] ,\slv_reg_0x138_reg_n_0_[4] }),
        .\axi_rdata_reg[0] (\axi_rdata[0]_i_2_n_0 ),
        .\axi_rdata_reg[0]_0 (\axi_rdata[0]_i_3_n_0 ),
        .\axi_rdata_reg[0]_1 (\axi_rdata[0]_i_4_n_0 ),
        .\axi_rdata_reg[0]_2 (\axi_rdata[0]_i_5_n_0 ),
        .\axi_rdata_reg[0]_3 (\axi_rdata[0]_i_7_n_0 ),
        .\axi_rdata_reg[0]_4 (\axi_rdata[0]_i_9_n_0 ),
        .\axi_rdata_reg[0]_5 (\axi_rdata[0]_i_10_n_0 ),
        .\axi_rdata_reg[0]_6 (\axi_rdata[0]_i_11_n_0 ),
        .\axi_rdata_reg[0]_7 (\axi_rdata[0]_i_12_n_0 ),
        .\axi_rdata_reg[0]_8 (\axi_rdata[0]_i_13_n_0 ),
        .\axi_rdata_reg[1] (\axi_rdata[1]_i_3_n_0 ),
        .\axi_rdata_reg[1]_0 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_rdata_reg[1]_1 (\axi_rdata[1]_i_5_n_0 ),
        .\axi_rdata_reg[1]_2 (\axi_rdata[1]_i_6_n_0 ),
        .\axi_rdata_reg[1]_3 (\axi_rdata[21]_i_3_n_0 ),
        .\axi_rdata_reg[1]_4 (\axi_rdata[1]_i_7_n_0 ),
        .\axi_rdata_reg[1]_5 (\axi_rdata[1]_i_9_n_0 ),
        .\axi_rdata_reg[1]_6 (\axi_rdata[1]_i_10_n_0 ),
        .\axi_rdata_reg[2] (\axi_rdata[2]_i_2_n_0 ),
        .\axi_rdata_reg[2]_0 (\axi_rdata[2]_i_3_n_0 ),
        .\axi_rdata_reg[2]_1 (\axi_rdata[2]_i_5_n_0 ),
        .\axi_rdata_reg[2]_2 (\axi_rdata[2]_i_6_n_0 ),
        .\axi_rdata_reg[2]_3 (\axi_rdata[2]_i_20_n_0 ),
        .\axi_rdata_reg[30] (\axi_rdata[30]_i_3_n_0 ),
        .\axi_rdata_reg[30]_0 (\axi_rdata[30]_i_4_n_0 ),
        .\axi_rdata_reg[30]_1 (\axi_rdata[30]_i_5_n_0 ),
        .\axi_rdata_reg[30]_2 (\axi_rdata[30]_i_6_n_0 ),
        .\axi_rdata_reg[30]_3 (\axi_rdata[30]_i_7_n_0 ),
        .\axi_rdata_reg[30]_4 (\axi_rdata[30]_i_9_n_0 ),
        .\axi_rdata_reg[30]_5 (\axi_rdata[30]_i_10_n_0 ),
        .\axi_rdata_reg[31] ({\slv_reg_0x30C_reg_n_0_[31] ,\slv_reg_0x30C_reg_n_0_[30] ,p_223_in[36],p_223_in[34:33]}),
        .\axi_rdata_reg[31]_0 (\axi_rdata[31]_i_4_n_0 ),
        .\axi_rdata_reg[31]_1 (\axi_rdata[31]_i_5_n_0 ),
        .\axi_rdata_reg[31]_2 (\axi_rdata[31]_i_6_n_0 ),
        .\axi_rdata_reg[31]_3 (\axi_rdata[31]_i_7_n_0 ),
        .\axi_rdata_reg[31]_4 (\axi_rdata[31]_i_8_n_0 ),
        .\axi_rdata_reg[31]_5 (\axi_rdata[31]_i_10_n_0 ),
        .\axi_rdata_reg[31]_6 (\axi_rdata[31]_i_11_n_0 ),
        .\axi_rdata_reg[3] (\axi_rdata[3]_i_2_n_0 ),
        .\axi_rdata_reg[3]_0 (\axi_rdata[3]_i_4_n_0 ),
        .\axi_rdata_reg[3]_1 (\axi_rdata[3]_i_5_n_0 ),
        .\axi_rdata_reg[3]_2 (\axi_rdata[3]_i_6_n_0 ),
        .\axi_rdata_reg[3]_3 (\axi_rdata[5]_i_8_n_0 ),
        .\axi_rdata_reg[3]_4 (\axi_rdata[21]_i_8_n_0 ),
        .\axi_rdata_reg[3]_5 (\axi_rdata[13]_i_9_n_0 ),
        .\axi_rdata_reg[3]_6 (i_reg_clkdet_tx_freq_rst_reg_0),
        .\axi_rdata_reg[4] (\axi_rdata[4]_i_2_n_0 ),
        .\axi_rdata_reg[4]_0 (\axi_rdata[4]_i_3_n_0 ),
        .\axi_rdata_reg[4]_1 (\axi_rdata[4]_i_4_n_0 ),
        .\axi_rdata_reg[4]_2 (\axi_rdata[31]_i_20_n_0 ),
        .\axi_rdata_reg[4]_3 ({p_223_in[4],p_223_in[2]}),
        .\axi_rdata_reg[4]_4 (\axi_rdata[4]_i_19_n_0 ),
        .\axi_rdata_reg[5] (\axi_rdata[5]_i_2_n_0 ),
        .\axi_rdata_reg[5]_0 (\axi_rdata[5]_i_4_n_0 ),
        .\axi_rdata_reg[5]_1 (\axi_rdata[5]_i_5_n_0 ),
        .\axi_rdata_reg[5]_2 (\axi_rdata[5]_i_6_n_0 ),
        .\axi_rdata_reg[5]_3 (\axi_rdata[21]_i_7_n_0 ),
        .\axi_rdata_reg[6] (\axi_rdata[6]_i_3_n_0 ),
        .\axi_rdata_reg[6]_0 (\axi_rdata[6]_i_4_n_0 ),
        .\axi_rdata_reg[6]_1 (\axi_rdata[6]_i_5_n_0 ),
        .\axi_rdata_reg[6]_2 (\axi_rdata[6]_i_6_n_0 ),
        .\axi_rdata_reg[6]_3 (\axi_rdata[6]_i_7_n_0 ),
        .\axi_rdata_reg[6]_4 (\axi_rdata[6]_i_9_n_0 ),
        .\axi_rdata_reg[6]_5 (\axi_rdata[6]_i_10_n_0 ),
        .\axi_rdata_reg[6]_6 (\axi_rdata[6]_i_11_n_0 ),
        .\axi_rdata_reg[6]_7 (\axi_rdata[6]_i_12_n_0 ),
        .\axi_rdata_reg[7] (\axi_rdata[7]_i_3_n_0 ),
        .\axi_rdata_reg[7]_0 (\axi_rdata[7]_i_4_n_0 ),
        .\axi_rdata_reg[7]_1 (\axi_rdata[7]_i_5_n_0 ),
        .\axi_rdata_reg[7]_2 (\axi_rdata[7]_i_6_n_0 ),
        .\axi_rdata_reg[7]_3 (\axi_rdata[7]_i_7_n_0 ),
        .\axi_rdata_reg[7]_4 (\axi_rdata[7]_i_9_n_0 ),
        .\axi_rdata_reg[7]_5 (\axi_rdata[7]_i_10_n_0 ),
        .\axi_rdata_reg[7]_6 (\axi_rdata[7]_i_11_n_0 ),
        .\axi_rdata_reg[7]_7 (\axi_rdata[7]_i_12_n_0 ),
        .\axi_rdata_reg[9] (\axi_rdata[9]_i_2_n_0 ),
        .\axi_rdata_reg[9]_0 (\axi_rdata[9]_i_3_n_0 ),
        .\axi_rdata_reg[9]_1 (\axi_rdata[9]_i_4_n_0 ),
        .\axi_rdata_reg[9]_2 (\axi_rdata[9]_i_6_n_0 ),
        .\axi_rdata_reg[9]_3 (\axi_rdata[9]_i_7_n_0 ),
        .\axi_rdata_reg[9]_4 (\axi_rdata[9]_i_15_n_0 ),
        .\axi_rdata_reg[9]_5 (\axi_rdata[9]_i_16_n_0 ),
        .\axi_rdata_reg[9]_6 (\axi_rdata[9]_i_17_n_0 ),
        .\axi_rdata_reg[9]_7 (\axi_rdata[9]_i_18_n_0 ),
        .\axi_rdata_reg[9]_8 (\axi_rdata[9]_i_19_n_0 ),
        .clkdet_rx_freq_event_updated_q(clkdet_rx_freq_event_updated_q),
        .clkdet_rx_timer_event_updated_q(clkdet_rx_timer_event_updated_q),
        .clkdet_tx_freq_event_updated_q(clkdet_tx_freq_event_updated_q),
        .clkdet_tx_timer_event_updated_q(clkdet_tx_timer_event_updated_q),
        .dest_out(dest_out),
        .gt_status_cpll_lock_updated_q(gt_status_cpll_lock_updated_q),
        .gt_status_qpll1_lock_updated_q(gt_status_qpll1_lock_updated_q),
        .gt_status_qpll_lock_updated_q(gt_status_qpll_lock_updated_q),
        .gt_status_rx_resetdone_updated_q(gt_status_rx_resetdone_updated_q),
        .gt_status_tx_alignment_updated_q(gt_status_tx_alignment_updated_q),
        .gt_status_tx_resetdone_updated_q(gt_status_tx_resetdone_updated_q),
        .irq(irq),
        .mmcm_tx_usrclk_lock_event_updated_q(mmcm_tx_usrclk_lock_event_updated_q),
        .r_clkdet_mask_rx_timer_event_updated_reg_0({\slv_reg_0x110_reg_n_0_[31] ,\slv_reg_0x110_reg_n_0_[30] ,\slv_reg_0x110_reg_n_0_[10] ,\slv_reg_0x110_reg_n_0_[9] ,\slv_reg_0x110_reg_n_0_[7] ,\slv_reg_0x110_reg_n_0_[6] ,\slv_reg_0x110_reg_n_0_[5] ,\slv_reg_0x110_reg_n_0_[4] ,\slv_reg_0x110_reg_n_0_[3] ,\slv_reg_0x110_reg_n_0_[2] ,\slv_reg_0x110_reg_n_0_[1] ,\slv_reg_0x110_reg_n_0_[0] }),
        .r_clkdet_mask_rx_timer_event_updated_reg_1({\slv_reg_0x114_reg_n_0_[31] ,\slv_reg_0x114_reg_n_0_[30] ,\slv_reg_0x114_reg_n_0_[10] ,\slv_reg_0x114_reg_n_0_[9] ,\slv_reg_0x114_reg_n_0_[7] ,\slv_reg_0x114_reg_n_0_[6] ,\slv_reg_0x114_reg_n_0_[5] ,\slv_reg_0x114_reg_n_0_[4] ,\slv_reg_0x114_reg_n_0_[3] ,\slv_reg_0x114_reg_n_0_[2] ,\slv_reg_0x114_reg_n_0_[1] ,\slv_reg_0x114_reg_n_0_[0] }),
        .r_clkdet_status_rx_freq_event_updated_sticky_reg_0(clkdet_rx_freq_event_updated_q_reg_0),
        .r_clkdet_status_rx_timer_event_updated_sticky_reg_0(clkdet_rx_timer_event_updated_q_reg_0),
        .r_clkdet_status_tx_freq_event_updated_sticky_reg_0(clkdet_tx_freq_event_updated_q_reg_0),
        .r_clkdet_status_tx_timer_event_updated_sticky_reg_0(clkdet_tx_timer_event_updated_q_reg_0),
        .r_gt_status_cpll_lock_updated_sticky_reg_0(gt_status_cpll_lock_updated_q_reg_0),
        .r_gt_status_qpll1_lock_updated_sticky_reg_0(gt_status_qpll1_lock_updated_q_reg_0),
        .r_gt_status_qpll_lock_updated_sticky_reg_0(gt_status_qpll_lock_updated_q_reg_0),
        .r_gt_status_rx_resetdone_updated_sticky_reg_0(gt_status_rx_resetdone_updated_q_reg_0),
        .r_gt_status_tx_alignment_updated_sticky_reg_0(gt_status_tx_alignment_updated_q_reg_0),
        .\slv_reg_0x30C_reg[31] ({reg_data_out__0[31:30],reg_data_out__0[9],reg_data_out__0[7:0]}),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_aresetn_0(p_0_in),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata),
        .wr_en_2_idr(wr_en_2_idr),
        .wr_en_2_ier(wr_en_2_ier),
        .wr_en_2_isr(wr_en_2_isr));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    wr_en_2_idr_i_1
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(wr_en_2_isr_i_2_n_0),
        .O(slv_reg_0x114));
  FDRE wr_en_2_idr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x114),
        .Q(wr_en_2_idr),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    wr_en_2_ier_i_1
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[5]),
        .I3(sel0[7]),
        .I4(wr_en_2_isr_i_2_n_0),
        .O(slv_reg_0x110));
  FDRE wr_en_2_ier_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x110),
        .Q(wr_en_2_ier),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    wr_en_2_isr_i_1
       (.I0(sel0[5]),
        .I1(sel0[7]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(wr_en_2_isr_i_2_n_0),
        .O(slv_reg_0x11C));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    wr_en_2_isr_i_2
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[3]),
        .O(wr_en_2_isr_i_2_n_0));
  FDRE wr_en_2_isr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x11C),
        .Q(wr_en_2_isr),
        .R(i_reg_clkdet_rx_tmr_ld));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h8)) 
    xpm_array_single_qpll0lock_b0_inst_i_1
       (.I0(\syncstages_ff_reg[0] ),
        .I1(\slv_reg_0x10_reg[31]_0 [15]),
        .O(\syncstages_ff_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h2)) 
    xpm_array_single_qpll1lock_b0_inst_i_1
       (.I0(\syncstages_ff_reg[0] ),
        .I1(\slv_reg_0x10_reg[31]_0 [15]),
        .O(\syncstages_ff_reg[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi
   (dest_out,
    \syncstages_ff_reg[2][17] ,
    DRP_Txn_Avail_Toggle_q,
    drp_state,
    DEN,
    DWE,
    DRP_Status_Rdy_reg_0,
    Q,
    \DRPDI_reg[15]_0 ,
    p_0_in,
    vid_phy_axi4lite_aclk,
    p_1_in,
    DO,
    drp_txn_available_del_reg_0,
    vid_phy_axi4lite_aresetn,
    DRDY,
    vid_phy_axi4lite_rready,
    DRP_Rsp_Rd_Toggle_reg_0,
    DRP_Rsp_Rd_Toggle_reg_1,
    \DRP_Config_Reg_reg[31]_0 );
  output [0:0]dest_out;
  output [16:0]\syncstages_ff_reg[2][17] ;
  output DRP_Txn_Avail_Toggle_q;
  output [2:0]drp_state;
  output DEN;
  output DWE;
  output DRP_Status_Rdy_reg_0;
  output [6:0]Q;
  output [15:0]\DRPDI_reg[15]_0 ;
  input p_0_in;
  input vid_phy_axi4lite_aclk;
  input [0:0]p_1_in;
  input [15:0]DO;
  input [0:0]drp_txn_available_del_reg_0;
  input vid_phy_axi4lite_aresetn;
  input DRDY;
  input vid_phy_axi4lite_rready;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input DRP_Rsp_Rd_Toggle_reg_1;
  input [26:0]\DRP_Config_Reg_reg[31]_0 ;

  wire DEN;
  wire [15:0]DO;
  wire DRDY;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [26:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle;
  wire DRP_Rsp_Rd_Toggle_i_1_n_0;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Rsp_Rd_Toggle_reg_1;
  wire DRP_Status_Rdy_i_1_n_0;
  wire DRP_Status_Rdy_reg_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DWE;
  wire [6:0]Q;
  wire RST;
  wire [0:0]dest_out;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire drp_txn_available_del;
  wire [0:0]drp_txn_available_del_reg_0;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire p_1_in0_in;
  wire p_1_in_0;
  wire [16:0]\syncstages_ff_reg[2][17] ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_rready;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:7]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_32),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_31),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_30),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_29),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_28),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_27),
        .O(\DRPADDR[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_26),
        .O(\DRPADDR[6]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1
       (.I0(RST),
        .I1(dest_out),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(DEN),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in_0),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(DWE),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    DRP_Rsp_Rd_Toggle_i_1
       (.I0(DRP_Status_Rdy_reg_0),
        .I1(vid_phy_axi4lite_rready),
        .I2(DRP_Rsp_Rd_Toggle_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_reg_1),
        .I4(DRP_Rsp_Rd_Toggle),
        .O(DRP_Rsp_Rd_Toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_i_1_n_0),
        .Q(DRP_Rsp_Rd_Toggle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55100000)) 
    DRP_Status_Rdy_i_1
       (.I0(drp_txn_available_del_reg_0),
        .I1(DRP_Status_sync_rdy_del),
        .I2(DRP_Status_sync),
        .I3(DRP_Status_Rdy_reg_0),
        .I4(vid_phy_axi4lite_aresetn),
        .O(DRP_Status_Rdy_i_1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1_n_0),
        .Q(DRP_Status_Rdy_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(DRDY),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state[1]),
        .I1(dest_out),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1 
       (.I0(DRDY),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(dest_out),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(dest_out),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1 
       (.I0(DRDY),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_del_reg_0),
        .Q(drp_txn_available_del),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__5 xpm_handshake_DRP_Config_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({dest_out,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in_0,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:7],xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(1'b0),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__5 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],\syncstages_ff_reg[2][17] [16],DRP_Status_sync,\syncstages_ff_reg[2][17] [15:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(DRP_Rsp_Rd_Toggle));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(vid_phy_axi4lite_aclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_drp_control_hdmi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0
   (src_in,
    DRP_Status_common,
    drpen_common_in,
    drpwe_common_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    DRPDO,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_common_out,
    \DRP_Config_Reg_reg[31]_0 );
  output src_in;
  output [17:0]DRP_Status_common;
  output drpen_common_in;
  output drpwe_common_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]DRPDO;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input drprdy_common_out;
  input [29:0]\DRP_Config_Reg_reg[31]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire [15:0]DRPDO;
  wire DRPEN_i_1__3_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__3_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__3_n_0 ;
  wire [17:0]DRP_Status_common;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__3_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__3_n_0 ;
  wire \drp_state[1]_i_1__3_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__3
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_common_in),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_common_in),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__3
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_common[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__3_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__3_n_0),
        .Q(DRP_Status_common[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__3 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__3_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__3_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__3
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__3_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__3 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__3 
       (.I0(drprdy_common_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__3 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__3 
       (.I0(drprdy_common_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__3_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(\drp_state[0]_i_1__3_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(1'b0),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_common[17],DRP_Status_sync,DRP_Status_common[15:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_drp_control_hdmi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__1
   (src_in,
    DRP_Status_b0gt0,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[31]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt0;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[31]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__0_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__0_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__0_n_0 ;
  wire [17:0]DRP_Status_b0gt0;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__0_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1__0_n_0 ;
  wire \drp_state[2]_i_1__0_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__0
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__0
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt0[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__0_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__0_n_0),
        .Q(DRP_Status_b0gt0[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__0 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__0_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__0_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__0
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__0_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__0 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__0 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__0 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__0 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__0_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__0_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__6 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(1'b0),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__6 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt0[17],DRP_Status_sync,DRP_Status_b0gt0[15:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_drp_control_hdmi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__2
   (src_in,
    DRP_Status_b0gt1,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[31]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt1;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[31]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__1_n_0 ;
  wire [17:0]DRP_Status_b0gt1;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__1_n_0 ;
  wire \drp_state[1]_i_1__1_n_0 ;
  wire \drp_state[2]_i_1__1_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__1
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt1[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__1_n_0),
        .Q(DRP_Status_b0gt1[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__1 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__1 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(\drp_state[0]_i_1__1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__7 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(1'b0),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__7 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt1[17],DRP_Status_sync,DRP_Status_b0gt1[15:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_drp_control_hdmi" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_drp_control_hdmi__parameterized0__xdcDup__3
   (src_in,
    DRP_Status_b0gt2,
    drpen_in,
    drpwe_in,
    \DRPADDR_reg[9]_0 ,
    \DRPDI_reg[15]_0 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    DRP_Rsp_Rd_Toggle_reg_0,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \DRP_Config_Reg_reg[31]_0 );
  output src_in;
  output [17:0]DRP_Status_b0gt2;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\DRPADDR_reg[9]_0 ;
  output [15:0]\DRPDI_reg[15]_0 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input DRP_Rsp_Rd_Toggle_reg_0;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\DRP_Config_Reg_reg[31]_0 ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire [9:0]\DRPADDR_reg[9]_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]\DRPDI_reg[15]_0 ;
  wire DRPEN_i_1__2_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Status_Rdy_i_1__2_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__2_n_0 ;
  wire [17:0]DRP_Status_b0gt2;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__2_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__2_n_0 ;
  wire \drp_state[1]_i_1__2_n_0 ;
  wire \drp_state[2]_i_1__2_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRPADDR_reg[9]_0 [9]),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [10]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [11]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [12]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [13]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [14]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [15]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRPDI_reg[15]_0 [9]),
        .R(DRPEN_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__2
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\DRP_Config_Reg_reg[31]_0 [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Rsp_Rd_Toggle_reg_0),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404440)) 
    DRP_Status_Rdy_i_1__2
       (.I0(Q),
        .I1(vid_phy_axi4lite_aresetn),
        .I2(DRP_Status_b0gt2[16]),
        .I3(DRP_Status_sync),
        .I4(DRP_Status_sync_rdy_del),
        .O(DRP_Status_Rdy_i_1__2_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__2_n_0),
        .Q(DRP_Status_b0gt2[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__2 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__2_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__2_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__2
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__2_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__2 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__2_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(\drp_state[0]_i_1__2_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__2_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__8 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(1'b0),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__8 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt2[17],DRP_Status_sync,DRP_Status_b0gt2[15:0]}),
        .src_clk(1'b0),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(1'b0),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_interrupts
   (vid_phy_axi4lite_aresetn_0,
    irq,
    D,
    \slv_reg_0x30C_reg[31] ,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    dest_out,
    gt_status_tx_resetdone_updated_q,
    wr_en_2_isr,
    Q,
    r_gt_status_rx_resetdone_updated_sticky_reg_0,
    gt_status_rx_resetdone_updated_q,
    r_gt_status_cpll_lock_updated_sticky_reg_0,
    gt_status_cpll_lock_updated_q,
    r_gt_status_qpll_lock_updated_sticky_reg_0,
    gt_status_qpll_lock_updated_q,
    r_gt_status_tx_alignment_updated_sticky_reg_0,
    gt_status_tx_alignment_updated_q,
    r_gt_status_qpll1_lock_updated_sticky_reg_0,
    gt_status_qpll1_lock_updated_q,
    clkdet_tx_freq_event_updated_q,
    r_clkdet_status_tx_freq_event_updated_sticky_reg_0,
    clkdet_rx_freq_event_updated_q,
    r_clkdet_status_rx_freq_event_updated_sticky_reg_0,
    mmcm_tx_usrclk_lock_event_updated_q,
    vid_phy_status_sb_tx_tdata,
    clkdet_tx_timer_event_updated_q,
    r_clkdet_status_tx_timer_event_updated_sticky_reg_0,
    clkdet_rx_timer_event_updated_q,
    r_clkdet_status_rx_timer_event_updated_sticky_reg_0,
    \axi_rdata_reg[1] ,
    \axi_rdata_reg[1]_0 ,
    \axi_rdata_reg[1]_1 ,
    \axi_rdata_reg[1]_2 ,
    \axi_rdata_reg[1]_3 ,
    \axi_rdata_reg[31] ,
    \axi_rdata_reg[1]_4 ,
    \axi_rdata_reg[1]_5 ,
    \axi_rdata_reg[1]_6 ,
    \axi_rdata_reg[0] ,
    \axi_rdata_reg[0]_0 ,
    \axi_rdata_reg[0]_1 ,
    \axi_rdata_reg[0]_2 ,
    \axi_rdata_reg[0]_3 ,
    \axi_rdata_reg[0]_4 ,
    \axi_rdata_reg[0]_5 ,
    \axi_rdata_reg[0]_6 ,
    \axi_rdata_reg[0]_7 ,
    \axi_rdata_reg[0]_8 ,
    \axi_rdata_reg[2] ,
    \axi_rdata_reg[2]_0 ,
    \axi_rdata_reg[2]_1 ,
    \axi_rdata_reg[2]_2 ,
    \axi_rdata_reg[4] ,
    \axi_rdata_reg[4]_0 ,
    \axi_rdata_reg[4]_1 ,
    \axi_rdata_reg[5] ,
    \axi_rdata_reg[5]_0 ,
    \axi_rdata_reg[5]_1 ,
    \axi_rdata_reg[5]_2 ,
    \axi_rdata_reg[3] ,
    \axi_rdata_reg[3]_0 ,
    \axi_rdata_reg[3]_1 ,
    \axi_rdata_reg[3]_2 ,
    \axi_rdata_reg[4]_2 ,
    \axi_rdata_reg[4]_3 ,
    \axi_rdata_reg[4]_4 ,
    \axi_rdata_reg[6] ,
    \axi_rdata_reg[6]_0 ,
    \axi_rdata_reg[6]_1 ,
    \axi_rdata_reg[6]_2 ,
    \axi_rdata_reg[6]_3 ,
    \axi_rdata_reg[6]_4 ,
    \axi_rdata_reg[6]_5 ,
    \axi_rdata_reg[6]_6 ,
    \axi_rdata_reg[6]_7 ,
    \axi_rdata_reg[7] ,
    \axi_rdata_reg[7]_0 ,
    \axi_rdata_reg[7]_1 ,
    \axi_rdata_reg[7]_2 ,
    \axi_rdata_reg[7]_3 ,
    \axi_rdata_reg[7]_4 ,
    \axi_rdata_reg[7]_5 ,
    \axi_rdata_reg[7]_6 ,
    \axi_rdata_reg[7]_7 ,
    \axi_rdata_reg[9] ,
    \axi_rdata_reg[9]_0 ,
    \axi_rdata_reg[9]_1 ,
    \axi_rdata_reg[9]_2 ,
    \axi_rdata_reg[9]_3 ,
    \axi_rdata_reg[9]_4 ,
    \axi_rdata_reg[9]_5 ,
    \axi_rdata_reg[9]_6 ,
    \axi_rdata_reg[9]_7 ,
    \axi_rdata_reg[9]_8 ,
    \axi_rdata_reg[30] ,
    \axi_rdata_reg[30]_0 ,
    \axi_rdata_reg[30]_1 ,
    \axi_rdata_reg[30]_2 ,
    \axi_rdata_reg[30]_3 ,
    \axi_rdata_reg[30]_4 ,
    \axi_rdata_reg[30]_5 ,
    \axi_rdata_reg[31]_0 ,
    \axi_rdata_reg[31]_1 ,
    \axi_rdata_reg[31]_2 ,
    \axi_rdata_reg[31]_3 ,
    \axi_rdata_reg[31]_4 ,
    \axi_rdata_reg[31]_5 ,
    \axi_rdata_reg[31]_6 ,
    \axi_rdata_reg[2]_3 ,
    \axi_rdata_reg[3]_3 ,
    \axi_rdata_reg[3]_4 ,
    \axi_rdata[31]_i_3_0 ,
    \axi_rdata[0]_i_6_0 ,
    \axi_rdata_reg[3]_5 ,
    \axi_rdata[1]_i_2_0 ,
    \axi_rdata[2]_i_4_0 ,
    \axi_rdata[2]_i_4_1 ,
    \axi_rdata_reg[3]_6 ,
    \axi_rdata_reg[5]_3 ,
    \axi_rdata[31]_i_3_1 ,
    r_clkdet_mask_rx_timer_event_updated_reg_0,
    wr_en_2_ier,
    r_clkdet_mask_rx_timer_event_updated_reg_1,
    wr_en_2_idr);
  output vid_phy_axi4lite_aresetn_0;
  output irq;
  output [11:0]D;
  output [10:0]\slv_reg_0x30C_reg[31] ;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input dest_out;
  input gt_status_tx_resetdone_updated_q;
  input wr_en_2_isr;
  input [10:0]Q;
  input r_gt_status_rx_resetdone_updated_sticky_reg_0;
  input gt_status_rx_resetdone_updated_q;
  input r_gt_status_cpll_lock_updated_sticky_reg_0;
  input gt_status_cpll_lock_updated_q;
  input r_gt_status_qpll_lock_updated_sticky_reg_0;
  input gt_status_qpll_lock_updated_q;
  input r_gt_status_tx_alignment_updated_sticky_reg_0;
  input gt_status_tx_alignment_updated_q;
  input r_gt_status_qpll1_lock_updated_sticky_reg_0;
  input gt_status_qpll1_lock_updated_q;
  input clkdet_tx_freq_event_updated_q;
  input r_clkdet_status_tx_freq_event_updated_sticky_reg_0;
  input clkdet_rx_freq_event_updated_q;
  input r_clkdet_status_rx_freq_event_updated_sticky_reg_0;
  input mmcm_tx_usrclk_lock_event_updated_q;
  input [0:0]vid_phy_status_sb_tx_tdata;
  input clkdet_tx_timer_event_updated_q;
  input r_clkdet_status_tx_timer_event_updated_sticky_reg_0;
  input clkdet_rx_timer_event_updated_q;
  input r_clkdet_status_rx_timer_event_updated_sticky_reg_0;
  input \axi_rdata_reg[1] ;
  input \axi_rdata_reg[1]_0 ;
  input \axi_rdata_reg[1]_1 ;
  input \axi_rdata_reg[1]_2 ;
  input \axi_rdata_reg[1]_3 ;
  input [4:0]\axi_rdata_reg[31] ;
  input \axi_rdata_reg[1]_4 ;
  input \axi_rdata_reg[1]_5 ;
  input \axi_rdata_reg[1]_6 ;
  input \axi_rdata_reg[0] ;
  input \axi_rdata_reg[0]_0 ;
  input \axi_rdata_reg[0]_1 ;
  input \axi_rdata_reg[0]_2 ;
  input \axi_rdata_reg[0]_3 ;
  input \axi_rdata_reg[0]_4 ;
  input \axi_rdata_reg[0]_5 ;
  input \axi_rdata_reg[0]_6 ;
  input \axi_rdata_reg[0]_7 ;
  input \axi_rdata_reg[0]_8 ;
  input \axi_rdata_reg[2] ;
  input \axi_rdata_reg[2]_0 ;
  input \axi_rdata_reg[2]_1 ;
  input \axi_rdata_reg[2]_2 ;
  input \axi_rdata_reg[4] ;
  input \axi_rdata_reg[4]_0 ;
  input \axi_rdata_reg[4]_1 ;
  input \axi_rdata_reg[5] ;
  input \axi_rdata_reg[5]_0 ;
  input \axi_rdata_reg[5]_1 ;
  input \axi_rdata_reg[5]_2 ;
  input \axi_rdata_reg[3] ;
  input \axi_rdata_reg[3]_0 ;
  input \axi_rdata_reg[3]_1 ;
  input \axi_rdata_reg[3]_2 ;
  input \axi_rdata_reg[4]_2 ;
  input [1:0]\axi_rdata_reg[4]_3 ;
  input \axi_rdata_reg[4]_4 ;
  input \axi_rdata_reg[6] ;
  input \axi_rdata_reg[6]_0 ;
  input \axi_rdata_reg[6]_1 ;
  input \axi_rdata_reg[6]_2 ;
  input \axi_rdata_reg[6]_3 ;
  input \axi_rdata_reg[6]_4 ;
  input \axi_rdata_reg[6]_5 ;
  input \axi_rdata_reg[6]_6 ;
  input \axi_rdata_reg[6]_7 ;
  input \axi_rdata_reg[7] ;
  input \axi_rdata_reg[7]_0 ;
  input \axi_rdata_reg[7]_1 ;
  input \axi_rdata_reg[7]_2 ;
  input \axi_rdata_reg[7]_3 ;
  input \axi_rdata_reg[7]_4 ;
  input \axi_rdata_reg[7]_5 ;
  input \axi_rdata_reg[7]_6 ;
  input \axi_rdata_reg[7]_7 ;
  input \axi_rdata_reg[9] ;
  input \axi_rdata_reg[9]_0 ;
  input \axi_rdata_reg[9]_1 ;
  input \axi_rdata_reg[9]_2 ;
  input \axi_rdata_reg[9]_3 ;
  input \axi_rdata_reg[9]_4 ;
  input \axi_rdata_reg[9]_5 ;
  input \axi_rdata_reg[9]_6 ;
  input \axi_rdata_reg[9]_7 ;
  input \axi_rdata_reg[9]_8 ;
  input \axi_rdata_reg[30] ;
  input \axi_rdata_reg[30]_0 ;
  input \axi_rdata_reg[30]_1 ;
  input \axi_rdata_reg[30]_2 ;
  input \axi_rdata_reg[30]_3 ;
  input \axi_rdata_reg[30]_4 ;
  input \axi_rdata_reg[30]_5 ;
  input \axi_rdata_reg[31]_0 ;
  input \axi_rdata_reg[31]_1 ;
  input \axi_rdata_reg[31]_2 ;
  input \axi_rdata_reg[31]_3 ;
  input \axi_rdata_reg[31]_4 ;
  input \axi_rdata_reg[31]_5 ;
  input \axi_rdata_reg[31]_6 ;
  input \axi_rdata_reg[2]_3 ;
  input \axi_rdata_reg[3]_3 ;
  input \axi_rdata_reg[3]_4 ;
  input [9:0]\axi_rdata[31]_i_3_0 ;
  input \axi_rdata[0]_i_6_0 ;
  input \axi_rdata_reg[3]_5 ;
  input \axi_rdata[1]_i_2_0 ;
  input \axi_rdata[2]_i_4_0 ;
  input \axi_rdata[2]_i_4_1 ;
  input \axi_rdata_reg[3]_6 ;
  input \axi_rdata_reg[5]_3 ;
  input [6:0]\axi_rdata[31]_i_3_1 ;
  input [11:0]r_clkdet_mask_rx_timer_event_updated_reg_0;
  input wr_en_2_ier;
  input [11:0]r_clkdet_mask_rx_timer_event_updated_reg_1;
  input wr_en_2_idr;

  wire [11:0]D;
  wire [10:0]Q;
  wire \axi_rdata[0]_i_6_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[1]_i_2_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_4_0 ;
  wire \axi_rdata[2]_i_4_1 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire [9:0]\axi_rdata[31]_i_3_0 ;
  wire [6:0]\axi_rdata[31]_i_3_1 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_8_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata_reg[0] ;
  wire \axi_rdata_reg[0]_0 ;
  wire \axi_rdata_reg[0]_1 ;
  wire \axi_rdata_reg[0]_2 ;
  wire \axi_rdata_reg[0]_3 ;
  wire \axi_rdata_reg[0]_4 ;
  wire \axi_rdata_reg[0]_5 ;
  wire \axi_rdata_reg[0]_6 ;
  wire \axi_rdata_reg[0]_7 ;
  wire \axi_rdata_reg[0]_8 ;
  wire \axi_rdata_reg[1] ;
  wire \axi_rdata_reg[1]_0 ;
  wire \axi_rdata_reg[1]_1 ;
  wire \axi_rdata_reg[1]_2 ;
  wire \axi_rdata_reg[1]_3 ;
  wire \axi_rdata_reg[1]_4 ;
  wire \axi_rdata_reg[1]_5 ;
  wire \axi_rdata_reg[1]_6 ;
  wire \axi_rdata_reg[2] ;
  wire \axi_rdata_reg[2]_0 ;
  wire \axi_rdata_reg[2]_1 ;
  wire \axi_rdata_reg[2]_2 ;
  wire \axi_rdata_reg[2]_3 ;
  wire \axi_rdata_reg[30] ;
  wire \axi_rdata_reg[30]_0 ;
  wire \axi_rdata_reg[30]_1 ;
  wire \axi_rdata_reg[30]_2 ;
  wire \axi_rdata_reg[30]_3 ;
  wire \axi_rdata_reg[30]_4 ;
  wire \axi_rdata_reg[30]_5 ;
  wire [4:0]\axi_rdata_reg[31] ;
  wire \axi_rdata_reg[31]_0 ;
  wire \axi_rdata_reg[31]_1 ;
  wire \axi_rdata_reg[31]_2 ;
  wire \axi_rdata_reg[31]_3 ;
  wire \axi_rdata_reg[31]_4 ;
  wire \axi_rdata_reg[31]_5 ;
  wire \axi_rdata_reg[31]_6 ;
  wire \axi_rdata_reg[3] ;
  wire \axi_rdata_reg[3]_0 ;
  wire \axi_rdata_reg[3]_1 ;
  wire \axi_rdata_reg[3]_2 ;
  wire \axi_rdata_reg[3]_3 ;
  wire \axi_rdata_reg[3]_4 ;
  wire \axi_rdata_reg[3]_5 ;
  wire \axi_rdata_reg[3]_6 ;
  wire \axi_rdata_reg[4] ;
  wire \axi_rdata_reg[4]_0 ;
  wire \axi_rdata_reg[4]_1 ;
  wire \axi_rdata_reg[4]_2 ;
  wire [1:0]\axi_rdata_reg[4]_3 ;
  wire \axi_rdata_reg[4]_4 ;
  wire \axi_rdata_reg[5] ;
  wire \axi_rdata_reg[5]_0 ;
  wire \axi_rdata_reg[5]_1 ;
  wire \axi_rdata_reg[5]_2 ;
  wire \axi_rdata_reg[5]_3 ;
  wire \axi_rdata_reg[6] ;
  wire \axi_rdata_reg[6]_0 ;
  wire \axi_rdata_reg[6]_1 ;
  wire \axi_rdata_reg[6]_2 ;
  wire \axi_rdata_reg[6]_3 ;
  wire \axi_rdata_reg[6]_4 ;
  wire \axi_rdata_reg[6]_5 ;
  wire \axi_rdata_reg[6]_6 ;
  wire \axi_rdata_reg[6]_7 ;
  wire \axi_rdata_reg[7] ;
  wire \axi_rdata_reg[7]_0 ;
  wire \axi_rdata_reg[7]_1 ;
  wire \axi_rdata_reg[7]_2 ;
  wire \axi_rdata_reg[7]_3 ;
  wire \axi_rdata_reg[7]_4 ;
  wire \axi_rdata_reg[7]_5 ;
  wire \axi_rdata_reg[7]_6 ;
  wire \axi_rdata_reg[7]_7 ;
  wire \axi_rdata_reg[9] ;
  wire \axi_rdata_reg[9]_0 ;
  wire \axi_rdata_reg[9]_1 ;
  wire \axi_rdata_reg[9]_2 ;
  wire \axi_rdata_reg[9]_3 ;
  wire \axi_rdata_reg[9]_4 ;
  wire \axi_rdata_reg[9]_5 ;
  wire \axi_rdata_reg[9]_6 ;
  wire \axi_rdata_reg[9]_7 ;
  wire \axi_rdata_reg[9]_8 ;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_timer_event_updated_q;
  wire dest_out;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire irq;
  wire irq0;
  wire irq_i_2_n_0;
  wire irq_i_3_n_0;
  wire irq_i_4_n_0;
  wire irq_i_5_n_0;
  wire [31:0]isr_read;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire r_clkdet_mask_rx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_rx_timer_event_updated_i_1_n_0;
  wire [11:0]r_clkdet_mask_rx_timer_event_updated_reg_0;
  wire [11:0]r_clkdet_mask_rx_timer_event_updated_reg_1;
  wire r_clkdet_mask_tx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_timer_event_updated_i_1_n_0;
  wire r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_rx_freq_event_updated_sticky_reg_0;
  wire r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_rx_timer_event_updated_sticky_reg_0;
  wire r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_freq_event_updated_sticky_reg_0;
  wire r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_timer_event_updated_sticky_reg_0;
  wire r_gt_mask_cpll_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll1_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll_lock_updated_i_1_n_0;
  wire r_gt_mask_rx_resetdone_updated_i_1_n_0;
  wire r_gt_mask_tx_alignment_updated_i_1_n_0;
  wire r_gt_mask_tx_resetdone_updated_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_reg_0;
  wire r_gt_status_qpll1_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll1_lock_updated_sticky_reg_0;
  wire r_gt_status_qpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll_lock_updated_sticky_reg_0;
  wire r_gt_status_rx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_rx_resetdone_updated_sticky_reg_0;
  wire r_gt_status_tx_alignment_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_alignment_updated_sticky_reg_0;
  wire r_gt_status_tx_resetdone_updated_sticky_i_1_n_0;
  wire r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0;
  wire [10:0]\slv_reg_0x30C_reg[31] ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_aresetn_0;
  wire [0:0]vid_phy_status_sb_tx_tdata;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .O(vid_phy_axi4lite_aresetn_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0] ),
        .I1(\axi_rdata_reg[0]_0 ),
        .I2(\axi_rdata_reg[0]_1 ),
        .I3(\axi_rdata_reg[0]_2 ),
        .I4(\axi_rdata[0]_i_6_n_0 ),
        .I5(\axi_rdata_reg[0]_3 ),
        .O(\slv_reg_0x30C_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[0]_i_6 
       (.I0(\axi_rdata[0]_i_8_n_0 ),
        .I1(\axi_rdata_reg[0]_4 ),
        .I2(\axi_rdata_reg[0]_5 ),
        .I3(\axi_rdata_reg[0]_6 ),
        .I4(\axi_rdata_reg[0]_7 ),
        .I5(\axi_rdata_reg[0]_8 ),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[0]_i_8 
       (.I0(\axi_rdata_reg[3]_3 ),
        .I1(isr_read[0]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [0]),
        .I4(\axi_rdata[0]_i_6_0 ),
        .I5(\axi_rdata_reg[3]_5 ),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1] ),
        .I2(\axi_rdata_reg[1]_0 ),
        .I3(\axi_rdata_reg[1]_1 ),
        .I4(\axi_rdata_reg[1]_2 ),
        .O(\slv_reg_0x30C_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_rdata_reg[1]_3 ),
        .I1(\axi_rdata_reg[31] [0]),
        .I2(\axi_rdata_reg[1]_4 ),
        .I3(\axi_rdata[1]_i_8_n_0 ),
        .I4(\axi_rdata_reg[1]_5 ),
        .I5(\axi_rdata_reg[1]_6 ),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[1]_i_8 
       (.I0(\axi_rdata_reg[3]_3 ),
        .I1(isr_read[1]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [1]),
        .I4(\axi_rdata[1]_i_2_0 ),
        .I5(\axi_rdata_reg[3]_5 ),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2] ),
        .I1(\axi_rdata_reg[2]_0 ),
        .I2(\axi_rdata[2]_i_4_n_0 ),
        .I3(\axi_rdata_reg[2]_1 ),
        .I4(\axi_rdata_reg[2]_2 ),
        .O(\slv_reg_0x30C_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[2]_i_19 
       (.I0(\axi_rdata_reg[3]_3 ),
        .I1(isr_read[2]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [2]),
        .I4(\axi_rdata[2]_i_4_0 ),
        .I5(\axi_rdata[2]_i_4_1 ),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_rdata[2]_i_19_n_0 ),
        .I1(\axi_rdata_reg[1]_3 ),
        .I2(\axi_rdata_reg[31] [1]),
        .I3(\axi_rdata_reg[2]_3 ),
        .I4(\axi_rdata_reg[4]_2 ),
        .I5(\axi_rdata_reg[4]_3 [0]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30] ),
        .I2(\axi_rdata_reg[30]_0 ),
        .I3(\axi_rdata_reg[30]_1 ),
        .I4(\axi_rdata_reg[30]_2 ),
        .O(\slv_reg_0x30C_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[30]_i_2 
       (.I0(\axi_rdata_reg[1]_3 ),
        .I1(\axi_rdata_reg[31] [3]),
        .I2(\axi_rdata_reg[30]_3 ),
        .I3(\axi_rdata[30]_i_8_n_0 ),
        .I4(\axi_rdata_reg[30]_4 ),
        .I5(\axi_rdata_reg[30]_5 ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[30]_i_8 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [5]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [8]),
        .I4(isr_read[30]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(\axi_rdata_reg[31]_0 ),
        .I2(\axi_rdata_reg[31]_1 ),
        .I3(\axi_rdata_reg[31]_2 ),
        .I4(\axi_rdata_reg[31]_3 ),
        .O(\slv_reg_0x30C_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \axi_rdata[31]_i_3 
       (.I0(\axi_rdata_reg[1]_3 ),
        .I1(\axi_rdata_reg[31] [4]),
        .I2(\axi_rdata_reg[31]_4 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(\axi_rdata_reg[31]_5 ),
        .I5(\axi_rdata_reg[31]_6 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[31]_i_9 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [6]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [9]),
        .I4(isr_read[31]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3] ),
        .I1(\axi_rdata[3]_i_3_n_0 ),
        .I2(\axi_rdata_reg[3]_0 ),
        .I3(\axi_rdata_reg[3]_1 ),
        .I4(\axi_rdata_reg[3]_2 ),
        .O(\slv_reg_0x30C_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[3]_i_3 
       (.I0(\axi_rdata_reg[3]_3 ),
        .I1(isr_read[3]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [3]),
        .I4(\axi_rdata_reg[3]_6 ),
        .I5(\axi_rdata_reg[3]_5 ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4] ),
        .I1(\axi_rdata_reg[4]_0 ),
        .I2(\axi_rdata_reg[4]_1 ),
        .I3(\axi_rdata[4]_i_5_n_0 ),
        .O(\slv_reg_0x30C_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[4]_i_18 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [0]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [4]),
        .I4(isr_read[4]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata_reg[4]_2 ),
        .I1(\axi_rdata_reg[4]_3 [1]),
        .I2(\axi_rdata_reg[1]_3 ),
        .I3(\axi_rdata_reg[31] [2]),
        .I4(\axi_rdata[4]_i_18_n_0 ),
        .I5(\axi_rdata_reg[4]_4 ),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5] ),
        .I1(\axi_rdata[5]_i_3_n_0 ),
        .I2(\axi_rdata_reg[5]_0 ),
        .I3(\axi_rdata_reg[5]_1 ),
        .I4(\axi_rdata_reg[5]_2 ),
        .O(\slv_reg_0x30C_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [1]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [5]),
        .I4(isr_read[5]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6] ),
        .I2(\axi_rdata_reg[6]_0 ),
        .I3(\axi_rdata_reg[6]_1 ),
        .I4(\axi_rdata_reg[6]_2 ),
        .O(\slv_reg_0x30C_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_rdata_reg[6]_3 ),
        .I1(\axi_rdata[6]_i_8_n_0 ),
        .I2(\axi_rdata_reg[6]_4 ),
        .I3(\axi_rdata_reg[6]_5 ),
        .I4(\axi_rdata_reg[6]_6 ),
        .I5(\axi_rdata_reg[6]_7 ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[6]_i_8 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [2]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [6]),
        .I4(isr_read[6]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7] ),
        .I2(\axi_rdata_reg[7]_0 ),
        .I3(\axi_rdata_reg[7]_1 ),
        .I4(\axi_rdata_reg[7]_2 ),
        .O(\slv_reg_0x30C_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_rdata_reg[7]_3 ),
        .I1(\axi_rdata[7]_i_8_n_0 ),
        .I2(\axi_rdata_reg[7]_4 ),
        .I3(\axi_rdata_reg[7]_5 ),
        .I4(\axi_rdata_reg[7]_6 ),
        .I5(\axi_rdata_reg[7]_7 ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[7]_i_8 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [3]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(\axi_rdata[31]_i_3_0 [7]),
        .I4(isr_read[7]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9] ),
        .I1(\axi_rdata_reg[9]_0 ),
        .I2(\axi_rdata_reg[9]_1 ),
        .I3(\axi_rdata[9]_i_5_n_0 ),
        .I4(\axi_rdata_reg[9]_2 ),
        .I5(\axi_rdata_reg[9]_3 ),
        .O(\slv_reg_0x30C_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \axi_rdata[9]_i_14 
       (.I0(\axi_rdata_reg[5]_3 ),
        .I1(\axi_rdata[31]_i_3_1 [4]),
        .I2(\axi_rdata_reg[3]_4 ),
        .I3(vid_phy_status_sb_tx_tdata),
        .I4(isr_read[9]),
        .I5(\axi_rdata_reg[3]_3 ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_rdata[9]_i_5 
       (.I0(\axi_rdata[9]_i_14_n_0 ),
        .I1(\axi_rdata_reg[9]_4 ),
        .I2(\axi_rdata_reg[9]_5 ),
        .I3(\axi_rdata_reg[9]_6 ),
        .I4(\axi_rdata_reg[9]_7 ),
        .I5(\axi_rdata_reg[9]_8 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    irq_i_1
       (.I0(irq_i_2_n_0),
        .I1(irq_i_3_n_0),
        .I2(irq_i_4_n_0),
        .I3(irq_i_5_n_0),
        .O(irq0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    irq_i_2
       (.I0(isr_read[7]),
        .I1(D[7]),
        .I2(isr_read[6]),
        .I3(D[6]),
        .I4(D[5]),
        .I5(isr_read[5]),
        .O(irq_i_2_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    irq_i_3
       (.I0(isr_read[31]),
        .I1(D[11]),
        .I2(isr_read[30]),
        .I3(D[10]),
        .I4(D[8]),
        .I5(isr_read[9]),
        .O(irq_i_3_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_4
       (.I0(D[0]),
        .I1(isr_read[0]),
        .I2(D[1]),
        .I3(isr_read[1]),
        .O(irq_i_4_n_0));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    irq_i_5
       (.I0(isr_read[4]),
        .I1(D[4]),
        .I2(isr_read[3]),
        .I3(D[3]),
        .I4(D[2]),
        .I5(isr_read[2]),
        .O(irq_i_5_n_0));
  FDRE irq_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(irq0),
        .Q(irq),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_freq_event_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[7]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[7]),
        .I3(wr_en_2_idr),
        .I4(D[7]),
        .O(r_clkdet_mask_rx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_freq_event_updated_i_1_n_0),
        .Q(D[7]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_timer_event_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[11]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[11]),
        .I3(wr_en_2_idr),
        .I4(D[11]),
        .O(r_clkdet_mask_rx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_timer_event_updated_i_1_n_0),
        .Q(D[11]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_freq_event_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[6]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[6]),
        .I3(wr_en_2_idr),
        .I4(D[6]),
        .O(r_clkdet_mask_tx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_freq_event_updated_i_1_n_0),
        .Q(D[6]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_timer_event_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[10]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[10]),
        .I3(wr_en_2_idr),
        .I4(D[10]),
        .O(r_clkdet_mask_tx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_timer_event_updated_i_1_n_0),
        .Q(D[10]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    r_clkdet_status_rx_freq_event_updated_sticky_i_1
       (.I0(isr_read[7]),
        .I1(wr_en_2_isr),
        .I2(Q[7]),
        .I3(clkdet_rx_freq_event_updated_q),
        .I4(r_clkdet_status_rx_freq_event_updated_sticky_reg_0),
        .O(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[7]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    r_clkdet_status_rx_timer_event_updated_sticky_i_1
       (.I0(isr_read[31]),
        .I1(wr_en_2_isr),
        .I2(Q[10]),
        .I3(clkdet_rx_timer_event_updated_q),
        .I4(r_clkdet_status_rx_timer_event_updated_sticky_reg_0),
        .O(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[31]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    r_clkdet_status_tx_freq_event_updated_sticky_i_1
       (.I0(isr_read[6]),
        .I1(wr_en_2_isr),
        .I2(Q[6]),
        .I3(clkdet_tx_freq_event_updated_q),
        .I4(r_clkdet_status_tx_freq_event_updated_sticky_reg_0),
        .O(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[6]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    r_clkdet_status_tx_timer_event_updated_sticky_i_1
       (.I0(isr_read[30]),
        .I1(wr_en_2_isr),
        .I2(Q[9]),
        .I3(clkdet_tx_timer_event_updated_q),
        .I4(r_clkdet_status_tx_timer_event_updated_sticky_reg_0),
        .O(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[30]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_cpll_lock_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[2]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[2]),
        .I3(wr_en_2_idr),
        .I4(D[2]),
        .O(r_gt_mask_cpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_cpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_cpll_lock_updated_i_1_n_0),
        .Q(D[2]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll1_lock_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[5]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[5]),
        .I3(wr_en_2_idr),
        .I4(D[5]),
        .O(r_gt_mask_qpll1_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll1_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll1_lock_updated_i_1_n_0),
        .Q(D[5]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll_lock_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[3]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[3]),
        .I3(wr_en_2_idr),
        .I4(D[3]),
        .O(r_gt_mask_qpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll_lock_updated_i_1_n_0),
        .Q(D[3]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_rx_resetdone_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[1]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[1]),
        .I3(wr_en_2_idr),
        .I4(D[1]),
        .O(r_gt_mask_rx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_rx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_rx_resetdone_updated_i_1_n_0),
        .Q(D[1]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_alignment_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[4]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[4]),
        .I3(wr_en_2_idr),
        .I4(D[4]),
        .O(r_gt_mask_tx_alignment_updated_i_1_n_0));
  FDSE r_gt_mask_tx_alignment_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_alignment_updated_i_1_n_0),
        .Q(D[4]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_resetdone_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[0]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[0]),
        .I3(wr_en_2_idr),
        .I4(D[0]),
        .O(r_gt_mask_tx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_tx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_resetdone_updated_i_1_n_0),
        .Q(D[0]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_cpll_lock_updated_sticky_i_1
       (.I0(r_gt_status_cpll_lock_updated_sticky_reg_0),
        .I1(gt_status_cpll_lock_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[2]),
        .I4(isr_read[2]),
        .O(r_gt_status_cpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_cpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_cpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[2]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_qpll1_lock_updated_sticky_i_1
       (.I0(r_gt_status_qpll1_lock_updated_sticky_reg_0),
        .I1(gt_status_qpll1_lock_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[5]),
        .I4(isr_read[5]),
        .O(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll1_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[5]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_qpll_lock_updated_sticky_i_1
       (.I0(r_gt_status_qpll_lock_updated_sticky_reg_0),
        .I1(gt_status_qpll_lock_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[3]),
        .I4(isr_read[3]),
        .O(r_gt_status_qpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[3]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_rx_resetdone_updated_sticky_i_1
       (.I0(r_gt_status_rx_resetdone_updated_sticky_reg_0),
        .I1(gt_status_rx_resetdone_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[1]),
        .I4(isr_read[1]),
        .O(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0));
  FDRE r_gt_status_rx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[1]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_tx_alignment_updated_sticky_i_1
       (.I0(r_gt_status_tx_alignment_updated_sticky_reg_0),
        .I1(gt_status_tx_alignment_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[4]),
        .I4(isr_read[4]),
        .O(r_gt_status_tx_alignment_updated_sticky_i_1_n_0));
  FDRE r_gt_status_tx_alignment_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_alignment_updated_sticky_i_1_n_0),
        .Q(isr_read[4]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h6FFF6666)) 
    r_gt_status_tx_resetdone_updated_sticky_i_1
       (.I0(dest_out),
        .I1(gt_status_tx_resetdone_updated_q),
        .I2(wr_en_2_isr),
        .I3(Q[0]),
        .I4(isr_read[0]),
        .O(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0));
  FDRE r_gt_status_tx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[0]),
        .R(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_rx_usrclk_lock_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[9]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[9]),
        .I3(wr_en_2_idr),
        .I4(D[9]),
        .O(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_rx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0),
        .Q(D[9]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_tx_usrclk_lock_updated_i_1
       (.I0(r_clkdet_mask_rx_timer_event_updated_reg_0[8]),
        .I1(wr_en_2_ier),
        .I2(r_clkdet_mask_rx_timer_event_updated_reg_1[8]),
        .I3(wr_en_2_idr),
        .I4(D[8]),
        .O(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_tx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0),
        .Q(D[8]),
        .S(vid_phy_axi4lite_aresetn_0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1
       (.I0(isr_read[9]),
        .I1(wr_en_2_isr),
        .I2(Q[8]),
        .I3(mmcm_tx_usrclk_lock_event_updated_q),
        .I4(vid_phy_status_sb_tx_tdata),
        .O(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0));
  FDRE r_mmcm_status_tx_usrclk_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[9]),
        .R(vid_phy_axi4lite_aresetn_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0
   (clk_a_del,
    clk_rx_freq_lock,
    vid_phy_axi4lite_aclk);
  output clk_a_del;
  input clk_rx_freq_lock;
  input vid_phy_axi4lite_aclk;

  wire clk_a_del;
  wire clk_rx_freq_lock;
  wire vid_phy_axi4lite_aclk;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_lock),
        .Q(clk_a_del),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_lib_edge_v1_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_0
   (\clk_rx_tmr_reg[10] ,
    clkdet_ctrl_rx_tmr_clr_del_reg,
    vid_phy_axi4lite_aclk,
    Q,
    clkdet_ctrl_rx_tmr_clr_del,
    i_reg_clkdet_run,
    clk_rx_tmr_evt_reg);
  output \clk_rx_tmr_reg[10] ;
  output clkdet_ctrl_rx_tmr_clr_del_reg;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input clkdet_ctrl_rx_tmr_clr_del;
  input i_reg_clkdet_run;
  input clk_rx_tmr_evt_reg;

  wire [31:0]Q;
  wire clk_a_del;
  wire \clk_rx_tmr[31]_i_10_n_0 ;
  wire \clk_rx_tmr[31]_i_11_n_0 ;
  wire \clk_rx_tmr[31]_i_12_n_0 ;
  wire \clk_rx_tmr[31]_i_5_n_0 ;
  wire \clk_rx_tmr[31]_i_6_n_0 ;
  wire \clk_rx_tmr[31]_i_7_n_0 ;
  wire \clk_rx_tmr[31]_i_8_n_0 ;
  wire \clk_rx_tmr[31]_i_9_n_0 ;
  wire clk_rx_tmr_end;
  wire clk_rx_tmr_evt_reg;
  wire \clk_rx_tmr_reg[10] ;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire clkdet_ctrl_rx_tmr_clr_del_reg;
  wire i_reg_clkdet_run;
  wire vid_phy_axi4lite_aclk;

  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT1 #(
    .INIT(2'h1)) 
    clk_a_del_i_1__0
       (.I0(\clk_rx_tmr_reg[10] ),
        .O(clk_rx_tmr_end));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_10 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\clk_rx_tmr[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_11 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[31]),
        .I3(Q[30]),
        .O(\clk_rx_tmr[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_12 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(\clk_rx_tmr[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_4 
       (.I0(\clk_rx_tmr[31]_i_5_n_0 ),
        .I1(\clk_rx_tmr[31]_i_6_n_0 ),
        .I2(\clk_rx_tmr[31]_i_7_n_0 ),
        .I3(\clk_rx_tmr[31]_i_8_n_0 ),
        .O(\clk_rx_tmr_reg[10] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_5 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\clk_rx_tmr[31]_i_9_n_0 ),
        .O(\clk_rx_tmr[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\clk_rx_tmr[31]_i_10_n_0 ),
        .O(\clk_rx_tmr[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_7 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(\clk_rx_tmr[31]_i_11_n_0 ),
        .O(\clk_rx_tmr[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(\clk_rx_tmr[31]_i_12_n_0 ),
        .O(\clk_rx_tmr[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_9 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\clk_rx_tmr[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFF000100)) 
    clk_rx_tmr_evt_i_2
       (.I0(\clk_rx_tmr_reg[10] ),
        .I1(clkdet_ctrl_rx_tmr_clr_del),
        .I2(clk_a_del),
        .I3(i_reg_clkdet_run),
        .I4(clk_rx_tmr_evt_reg),
        .O(clkdet_ctrl_rx_tmr_clr_del_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_lib_edge_v1_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_1
   (clk_a_del_0,
    clk_a_del_reg_0,
    vid_phy_axi4lite_aclk);
  output clk_a_del_0;
  input clk_a_del_reg_0;
  input vid_phy_axi4lite_aclk;

  wire clk_a_del_0;
  wire clk_a_del_reg_0;
  wire vid_phy_axi4lite_aclk;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_a_del_reg_0),
        .Q(clk_a_del_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_14_lib_edge_v1_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vid_phy_controller_v2_2_14_lib_edge_v1_0_2
   (\clk_tx_tmr_reg[10] ,
    clkdet_ctrl_tx_tmr_clr_del_reg,
    vid_phy_axi4lite_aclk,
    Q,
    clkdet_ctrl_tx_tmr_clr_del,
    i_reg_clkdet_run,
    clk_tx_tmr_evt_reg);
  output \clk_tx_tmr_reg[10] ;
  output clkdet_ctrl_tx_tmr_clr_del_reg;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input clkdet_ctrl_tx_tmr_clr_del;
  input i_reg_clkdet_run;
  input clk_tx_tmr_evt_reg;

  wire [31:0]Q;
  wire clk_a_del;
  wire \clk_tx_tmr[31]_i_10_n_0 ;
  wire \clk_tx_tmr[31]_i_11_n_0 ;
  wire \clk_tx_tmr[31]_i_12_n_0 ;
  wire \clk_tx_tmr[31]_i_5_n_0 ;
  wire \clk_tx_tmr[31]_i_6_n_0 ;
  wire \clk_tx_tmr[31]_i_7_n_0 ;
  wire \clk_tx_tmr[31]_i_8_n_0 ;
  wire \clk_tx_tmr[31]_i_9_n_0 ;
  wire clk_tx_tmr_end;
  wire clk_tx_tmr_evt_reg;
  wire \clk_tx_tmr_reg[10] ;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire clkdet_ctrl_tx_tmr_clr_del_reg;
  wire i_reg_clkdet_run;
  wire vid_phy_axi4lite_aclk;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT1 #(
    .INIT(2'h1)) 
    clk_a_del_i_1
       (.I0(\clk_tx_tmr_reg[10] ),
        .O(clk_tx_tmr_end));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_10 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .O(\clk_tx_tmr[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_11 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[31]),
        .I3(Q[30]),
        .O(\clk_tx_tmr[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_12 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(\clk_tx_tmr[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_4 
       (.I0(\clk_tx_tmr[31]_i_5_n_0 ),
        .I1(\clk_tx_tmr[31]_i_6_n_0 ),
        .I2(\clk_tx_tmr[31]_i_7_n_0 ),
        .I3(\clk_tx_tmr[31]_i_8_n_0 ),
        .O(\clk_tx_tmr_reg[10] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_5 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(\clk_tx_tmr[31]_i_9_n_0 ),
        .O(\clk_tx_tmr[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_6 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\clk_tx_tmr[31]_i_10_n_0 ),
        .O(\clk_tx_tmr[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_7 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .I4(\clk_tx_tmr[31]_i_11_n_0 ),
        .O(\clk_tx_tmr[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .I4(\clk_tx_tmr[31]_i_12_n_0 ),
        .O(\clk_tx_tmr[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_9 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .O(\clk_tx_tmr[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFF000100)) 
    clk_tx_tmr_evt_i_2
       (.I0(\clk_tx_tmr_reg[10] ),
        .I1(clkdet_ctrl_tx_tmr_clr_del),
        .I2(clk_a_del),
        .I3(i_reg_clkdet_run),
        .I4(clk_tx_tmr_evt_reg),
        .O(clkdet_ctrl_tx_tmr_clr_del_reg));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* WIDTH = "4" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit[32:16] = src_in[32:16];
  assign async_path_bit[13:0] = src_in[13:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[14]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit[32:16] = src_in[32:16];
  assign async_path_bit[13:12] = src_in[13:12];
  assign async_path_bit[8:0] = src_in[8:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[9]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit[32:16] = src_in[32:16];
  assign async_path_bit[13:0] = src_in[13:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[14]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit[32:16] = src_in[32:16];
  assign async_path_bit[13:0] = src_in[13:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[14]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized0__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit[32:16] = src_in[32:16];
  assign async_path_bit[13:0] = src_in[13:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[14]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit[16:0] = src_in[16:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[22]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit[16:0] = src_in[16:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[22]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit[16:0] = src_in[16:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[22]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit[16:0] = src_in[16:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[22]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit[16:0] = src_in[16:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[22]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign dest_out[17:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(async_path_bit[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(async_path_bit[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(async_path_bit[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(async_path_bit[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(async_path_bit[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(async_path_bit[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(async_path_bit[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(async_path_bit[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(async_path_bit[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(async_path_bit[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(async_path_bit[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(async_path_bit[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(async_path_bit[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(async_path_bit[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(async_path_bit[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(async_path_bit[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(async_path_bit[8]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized2__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit[4:1] = src_in[4:1];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit[4:1] = src_in[4:1];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit[4:1] = src_in[4:1];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(async_path_bit[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized4__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized5__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* RST_ACTIVE_HIGH = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__4
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__5
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__7
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__42
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__43
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__44
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__45
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__46
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__47
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__48
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__49
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__50
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__51
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__52
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__53
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__54
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__55
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__56
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__57
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__58
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__59
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__60
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__61
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__62
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__63
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__64
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__65
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__66
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__67
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__68
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__69
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__70
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__71
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__72
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__73
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__74
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__75
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__76
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__77
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__78
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__79
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__80
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__81
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__82
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__83
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__84
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
