#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  4 15:10:49 2019
# Process ID: 7636
# Current directory: C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/synth_1
# Command line: vivado.exe -log TopLevel_StopWatch_v1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel_StopWatch_v1.tcl
# Log file: C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/synth_1/TopLevel_StopWatch_v1.vds
# Journal file: C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel_StopWatch_v1.tcl -notrace
Command: synth_design -top TopLevel_StopWatch_v1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13168 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 675.660 ; gain = 177.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel_StopWatch_v1' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:17]
	Parameter del bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:4' bound to instance 'Start_Stop' of component 'Button' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Button_toggle' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:36]
	Parameter del bound to: 10 - type: integer 
	Parameter delay bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/Chapter9/debounce.vhd:5' bound to instance 'U1' of component 'debounce' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:46]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/Chapter9/debounce.vhd:12]
	Parameter delay bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/Chapter9/debounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Button_toggle' (2#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:36]
	Parameter del bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:4' bound to instance 'Lap' of component 'Button' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:104]
	Parameter del bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'Button' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:4' bound to instance 'Nulstil' of component 'Button' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Button_pulse' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:12]
	Parameter del bound to: 10 - type: integer 
	Parameter delay bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/Chapter9/debounce.vhd:5' bound to instance 'U1' of component 'debounce' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Button_pulse' (3#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Button.vhd:12]
INFO: [Synth 8-3491] module 'Reset_logik' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Reset_logik.vhd:4' bound to instance 'ResetUr' of component 'Reset_logik' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Reset_logik' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Reset_logik.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reset_logik' (4#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Reset_logik.vhd:11]
INFO: [Synth 8-3491] module 'Watch' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:4' bound to instance 'Uret' of component 'Watch' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Watch_baseret_paa_bcd59' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:18]
	Parameter Max255 bound to: 99 - type: integer 
	Parameter Max10s bound to: 5 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Bcd59_Counter' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:6' bound to instance 'Cnt99' of component 'Bcd59_Counter' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Bcd59_Counter_binaryversion' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:20]
	Parameter Max255 bound to: 99 - type: integer 
	Parameter Max10s bound to: 5 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bcd59_Counter_binaryversion' (5#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:20]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 0 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Bcd59_Counter' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:6' bound to instance 'Cnt1_10' of component 'Bcd59_Counter' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Bcd59_Counter_twodigitbcdversion' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 0 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Count10s_reg was removed.  [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Bcd59_Counter_twodigitbcdversion' (6#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 5 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Bcd59_Counter' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:6' bound to instance 'CntSec' of component 'Bcd59_Counter' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Bcd59_Counter_twodigitbcdversion__parameterized0' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 5 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bcd59_Counter_twodigitbcdversion__parameterized0' (6#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 5 - type: integer 
	Parameter Max1s bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'Bcd59_Counter' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:6' bound to instance 'CntMin' of component 'Bcd59_Counter' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:48]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 2 - type: integer 
	Parameter Max1s bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Bcd59_Counter' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:6' bound to instance 'CntHour' of component 'Bcd59_Counter' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Bcd59_Counter_twodigitbcdversion__parameterized1' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
	Parameter Max255 bound to: 255 - type: integer 
	Parameter Max10s bound to: 2 - type: integer 
	Parameter Max1s bound to: 3 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register Count1s_reg in module Bcd59_Counter_twodigitbcdversion__parameterized1. This is not a recommended register style for Xilinx devices  [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Bcd59_Counter_twodigitbcdversion__parameterized1' (6#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Bcd59_Counter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Watch_baseret_paa_bcd59' (7#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/new/Watch.vhd:18]
INFO: [Synth 8-3491] module 'Tenth_sec' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Tenth_sec.vhd:5' bound to instance 'Tiendel_sek' of component 'Tenth_sec' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'Tenth_sec' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Tenth_sec.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Tenth_sec' (8#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Tenth_sec.vhd:10]
INFO: [Synth 8-3491] module 'Lap_Time_Latch' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:4' bound to instance 'Mellemtid' of component 'Lap_Time_Latch' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Lap_Time_Latch' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Lap_Time_Latch' (9#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:14]
INFO: [Synth 8-3491] module 'Blink_Blank_Logic' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Blink_Blank_Logic.vhd:4' bound to instance 'BBLogik' of component 'Blink_Blank_Logic' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:139]
INFO: [Synth 8-638] synthesizing module 'Blink_Blank_Logic' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Blink_Blank_Logic.vhd:13]
WARNING: [Synth 8-3848] Net Blanks in module/entity Blink_Blank_Logic does not have driver. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Blink_Blank_Logic.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Blink_Blank_Logic' (10#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Blink_Blank_Logic.vhd:13]
INFO: [Synth 8-3491] module 'MuxDisplay' declared at 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/MuxDisplay.vhd:7' bound to instance 'Display' of component 'MuxDisplay' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:147]
INFO: [Synth 8-638] synthesizing module 'MuxDisplay' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/MuxDisplay.vhd:19]
WARNING: [Synth 8-614] signal 'blanks' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/MuxDisplay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MuxDisplay' (11#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/MuxDisplay.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'TopLevel_StopWatch_v1' (12#1) [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/imports/imports/Downloads/TopLevel_StopWatch_v1.vhd:17]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Blanks[3]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Blanks[2]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Blanks[1]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Blanks[0]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[7]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[6]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[5]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[4]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[3]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[2]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[1]
WARNING: [Synth 8-3331] design Blink_Blank_Logic has unconnected port Minutter[0]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[15]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[14]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[13]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[12]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[11]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 740.477 ; gain = 242.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 740.477 ; gain = 242.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 740.477 ; gain = 242.723
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnC_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnU_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnL_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnR_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'btnD_IBUF'. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/constrs_1/imports/Downloads/Basys-3-Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_StopWatch_v1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_StopWatch_v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 860.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 860.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'X_reg[1:0]' into 'Xi_reg[1:0]' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/MuxDisplay.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'S1_10ledOut_reg' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'SecOut_reg' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:20]
WARNING: [Synth 8-327] inferring latch for variable 'MinOut_reg' [C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.srcs/sources_1/new/Lap_Time_Latch.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Button_toggle 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Button_pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Bcd59_Counter_binaryversion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
Module Bcd59_Counter_twodigitbcdversion 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module Bcd59_Counter_twodigitbcdversion__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Bcd59_Counter_twodigitbcdversion__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Blink_Blank_Logic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module MuxDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[15]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[14]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[13]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[12]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[11]
WARNING: [Synth 8-3331] design TopLevel_StopWatch_v1 has unconnected port led[10]
INFO: [Synth 8-3886] merging instance 'Mellemtid/SecOut_reg[7]' (LD) to 'Mellemtid/MinOut_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mellemtid/MinOut_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Mellemtid/MinOut_reg[7]) is unused and will be removed from module TopLevel_StopWatch_v1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 860.520 ; gain = 362.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Display/Scale1023_reg[9]' (FDE) to 'Display/Clk_1Hz_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 860.773 ; gain = 363.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     7|
|4     |LUT2   |    18|
|5     |LUT3   |    20|
|6     |LUT4   |    35|
|7     |LUT5   |    17|
|8     |LUT6   |    16|
|9     |FDCE   |    25|
|10    |FDRE   |    52|
|11    |FDSE   |     1|
|12    |LD     |    24|
|13    |IBUF   |     4|
|14    |OBUF   |    22|
|15    |OBUFT  |     6|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------------------------------------------+------+
|      |Instance     |Module                                             |Cells |
+------+-------------+---------------------------------------------------+------+
|1     |top          |                                                   |   254|
|2     |  Display    |MuxDisplay                                         |    57|
|3     |  Lap        |Button_toggle                                      |    19|
|4     |    U1       |debounce_3                                         |    17|
|5     |  Mellemtid  |Lap_Time_Latch                                     |    35|
|6     |  Nulstil    |Button_pulse                                       |    17|
|7     |    U1       |debounce_2                                         |    17|
|8     |  Start_Stop |Button_toggle_0                                    |    18|
|9     |    U1       |debounce                                           |    17|
|10    |  Uret       |Watch_baseret_paa_bcd59                            |    74|
|11    |    Cnt1_10  |Bcd59_Counter_twodigitbcdversion                   |    19|
|12    |    Cnt99    |Bcd59_Counter_binaryversion                        |    22|
|13    |    CntMin   |Bcd59_Counter_twodigitbcdversion__parameterized0   |    15|
|14    |    CntSec   |Bcd59_Counter_twodigitbcdversion__parameterized0_1 |    18|
+------+-------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 865.563 ; gain = 247.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 865.563 ; gain = 367.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LD => LDCE (inverted pins: G): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 72 Warnings, 41 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 879.184 ; gain = 585.313
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Stopwatch_V1_Lab4/Stopwatch_ver1.runs/synth_1/TopLevel_StopWatch_v1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_StopWatch_v1_utilization_synth.rpt -pb TopLevel_StopWatch_v1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 15:11:31 2019...
