
---------- Begin Simulation Statistics ----------
final_tick                                58656042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 914616                       # Number of bytes of host memory used
host_seconds                                  1628.76                       # Real time elapsed on the host
host_tick_rate                               36012699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.058656                       # Number of seconds simulated
sim_ticks                                 58656042500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 144947849                       # number of cc regfile reads
system.cpu.cc_regfile_writes                153679021                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 89632699                       # Number of Instructions Simulated
system.cpu.committedInsts::total            189632699                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  165593003                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              328683819                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.173121                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.308809                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.618628                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2393372                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2140120                       # number of floating regfile writes
system.cpu.idleCycles                           41652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               921588                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10123077                       # Number of branches executed
system.cpu.iew.exec_branches::1              18274501                       # Number of branches executed
system.cpu.iew.exec_branches::total          28397578                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.858367                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25991275                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  45156215                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              71147490                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9992534                       # Number of stores executed
system.cpu.iew.exec_stores::1                17023226                       # Number of stores executed
system.cpu.iew.exec_stores::total            27015760                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                15111100                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              45940680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                281                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28419101                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           354201563                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15998741                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           28132989                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       44131730                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            594506                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             335321001                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   9478                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10474                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 837922                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 26600                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          11668                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       399049                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         522539                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              236995465                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              199297347                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          436292812                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165502613                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  169547873                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              335050486                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.577688                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.599208                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.587519                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              136909520                       # num instructions producing a value
system.cpu.iew.wb_producers::1              119420636                       # num instructions producing a value
system.cpu.iew.wb_producers::total          256330156                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.410789                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.445272                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.856061                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165542179                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   169604014                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               335146193                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                543365922                       # number of integer regfile reads
system.cpu.int_regfile_writes               282339336                       # number of integer regfile writes
system.cpu.ipc::0                            0.852427                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.764053                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.616480                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3652348      2.20%      2.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130039794     78.37%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5572461      3.36%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184171      0.11%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              112206      0.07%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   94      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  893      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  497      0.00%     84.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178124      0.11%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16125036      9.72%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9713599      5.85%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27274      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         319743      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165926399                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            901199      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             122975902     72.31%     72.84% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               245661      0.14%     72.99% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1228      0.00%     72.99% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              294640      0.17%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  889      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1795      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  231      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               98303      0.06%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.22% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           83958      0.05%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          104735      0.06%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             26694979     15.70%     89.03% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            15772017      9.27%     98.30% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1583214      0.93%     99.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1299295      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              170058082                       # Type of FU issued
system.cpu.iq.FU_type::total                335984481      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                12971490                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17122792                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4005115                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4655526                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 80080307                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 77196059                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            157276366                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.238345                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.229761                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.468106                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               101280512     64.40%     64.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6452569      4.10%     68.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    5732      0.00%     68.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1234990      0.79%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    360      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2992      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      1      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    199      0.00%     69.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 37446      0.02%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     69.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             45740      0.03%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     69.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            154465      0.10%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                2      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     69.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               12015415      7.64%     77.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              33111786     21.05%     98.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1006661      0.64%     98.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          1927446      1.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              632994558                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1091772298                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    331045371                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         375075328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  354200667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 335984481                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 896                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25517635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           5120585                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            475                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     49362029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     117270434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.865040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.332132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2289656      1.95%      1.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17487563     14.91%     16.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27723476     23.64%     40.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32031749     27.31%     67.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            24562003     20.94%     88.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            10617613      9.05%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2301964      1.96%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              244422      0.21%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               11988      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       117270434                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.864023                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            322007                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           982728                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16820884                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10506974                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3179213                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2170982                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             29119796                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            17912127                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               119396537                       # number of misc regfile reads
system.cpu.numCycles                        117312086                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       481544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       964700                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   189632699                       # Number of instructions simulated
sim_ops                                     328683819                       # Number of ops (including micro ops) simulated
host_inst_rate                                 116428                       # Simulator instruction rate (inst/s)
host_op_rate                                   201800                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32107592                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22735270                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1046613                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21554180                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                21117341                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.973298                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2859704                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          961804                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             678593                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           283211                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        59453                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24156835                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            825207                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    117252768                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.803207                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.500808                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23066820     19.67%     19.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        22659303     19.33%     39.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        18517526     15.79%     54.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        14662425     12.50%     67.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12487209     10.65%     77.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6555100      5.59%     83.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4593032      3.92%     87.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2971163      2.53%     89.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        11740190     10.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    117252768                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          89632699                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     189632699                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           165593003                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       328683819                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 44291309                       # Number of memory references committed
system.cpu.commit.memRefs::total             69802488                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   27379510                       # Number of loads committed
system.cpu.commit.loads::total               42947820                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                17975909                       # Number of branches committed
system.cpu.commit.branches::total            28021561                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 3345931                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3924838                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                164523583                       # Number of committed integer instructions.
system.cpu.commit.integer::total            323958029                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2505592                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2613259                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       602799      0.36%      0.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    119909597     72.41%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       244526      0.15%     72.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     72.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       270916      0.16%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.09% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        97754      0.06%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        83957      0.05%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        89048      0.05%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     25884047     15.63%     88.88% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     15624156      9.44%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1495463      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1287643      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    165593003                       # Class of committed instruction
system.cpu.commit.committedInstType::total    328683819      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      11740190                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     68829717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         68829717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     68832296                       # number of overall hits
system.cpu.dcache.overall_hits::total        68832296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        55715                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          55715                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        55721                       # number of overall misses
system.cpu.dcache.overall_misses::total         55721                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    698769999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    698769999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    698769999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    698769999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     68885432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     68885432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     68888017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     68888017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000809                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000809                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000809                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000809                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12541.864830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12541.864830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12540.514330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12540.514330                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1924                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             297                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.478114                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47131                       # number of writebacks
system.cpu.dcache.writebacks::total             47131                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7508                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7508                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7508                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        48207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        48213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        48213                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577211000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    577211000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000700                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000700                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000700                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11972.597341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11972.597341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11972.102960                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11972.102960                       # average overall mshr miss latency
system.cpu.dcache.replacements                  47131                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42012886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42012886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16055                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    179377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    179377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42028941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42028941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11172.687636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11172.687636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7490                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     97941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     97941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11435.084647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11435.084647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26816831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26816831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    519392499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    519392499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26856491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26856491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001477                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13096.129576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13096.129576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39642                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    479221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    479221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12088.731648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12088.731648                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2579                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2585                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2585                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002321                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002321                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        48000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        48000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002321                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002321                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.782190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            68880537                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48155                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1430.392213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.782190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1014                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         137824189                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        137824189                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 88626394                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              47276138                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  81151805                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              16648609                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 837922                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             20479544                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                222404                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              358523282                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4546614                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    44173452                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27019056                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         47532                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         21448                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             909965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      214414823                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32107592                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24655638                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     115905418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1059434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       4299                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                16456                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  64867734                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 36938                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     5999                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          117270434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.165668                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.891725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 16099624     13.73%     13.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 14253149     12.15%     25.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 13481537     11.50%     37.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12611403     10.75%     48.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11934827     10.18%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 48889894     41.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            117270434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.273694                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.827730                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     64427409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64427409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64427409                       # number of overall hits
system.cpu.icache.overall_hits::total        64427409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       439999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         439999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       439999                       # number of overall misses
system.cpu.icache.overall_misses::total        439999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3799261765                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3799261765                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3799261765                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3799261765                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64867408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64867408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64867408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64867408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8634.705454                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8634.705454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8634.705454                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8634.705454                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       182614                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          816                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             11131                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.405893                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       434397                       # number of writebacks
system.cpu.icache.writebacks::total            434397                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5040                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5040                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5040                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5040                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       434959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       434959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       434959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       434959                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3524718313                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3524718313                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3524718313                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3524718313                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8103.564504                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8103.564504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8103.564504                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8103.564504                       # average overall mshr miss latency
system.cpu.icache.replacements                 434397                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     64427409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64427409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       439999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        439999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3799261765                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3799261765                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64867408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64867408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8634.705454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8634.705454                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5040                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       434959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       434959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3524718313                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3524718313                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8103.564504                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8103.564504                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.924264                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64862368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            434959                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            149.122947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.924264                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997899                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         130169775                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        130169775                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    64873888                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         46054                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       44777                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1252568                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   61                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1999                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 564105                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  699                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1986037                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1740280                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  992                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                9669                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1000315                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                69088                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    144                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  58656042500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 837922                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                101002489                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25193763                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            484                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  87206683                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20299527                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              355508150                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1352205                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                543185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               14634276                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1541812                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1206806                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           465434063                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   862124465                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                576652549                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2601643                       # Number of floating rename lookups
system.cpu.rename.committedMaps             430448434                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 34985468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  35024194                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1137298850                       # The number of ROB reads
system.cpu.rob.writes                       709093942                       # The number of ROB writes
system.cpu.thread0.numInsts                  89632699                       # Number of Instructions committed
system.cpu.thread0.numOps                   165593003                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               431623                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                45782                       # number of demand (read+write) hits
system.l2.demand_hits::total                   477405                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              431623                       # number of overall hits
system.l2.overall_hits::.cpu.data               45782                       # number of overall hits
system.l2.overall_hits::total                  477405                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3257                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2373                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3257                       # number of overall misses
system.l2.overall_misses::.cpu.data              2373                       # number of overall misses
system.l2.overall_misses::total                  5630                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    233557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    205656500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        439214000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    233557500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    205656500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       439214000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           434880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            48155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               483035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          434880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           48155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              483035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.049278                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.049278                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71709.395149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86665.191740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78013.143872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71709.395149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86665.191740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78013.143872                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  79                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 79                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40128                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    214015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    177779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    391795000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    214015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    177779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2061779837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2453574837                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.047638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.047638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083075                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65709.395149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77497.602441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70580.976401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65709.395149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77497.602441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59628.650172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61143.711050                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        45784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            45784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        45784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        45784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       435713                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           435713                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       435713                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       435713                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34577                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34577                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2061779837                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2061779837                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59628.650172                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59628.650172                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               58                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   58                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             37608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37608                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1979                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    174208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174208000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.049991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.049991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88028.297120                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88028.297120                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1902                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    148776500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    148776500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.048046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.048046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78221.083070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78221.083070                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         431623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             431623                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    233557500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    233557500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       434880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         434880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71709.395149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71709.395149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    214015500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214015500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007489                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65709.395149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65709.395149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31448500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31448500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.045985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79818.527919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79818.527919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29003000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.045752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045752                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73987.244898                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73987.244898                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  270219                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              270228                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    6                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 22076                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39633.547692                       # Cycle average of tags in use
system.l2.tags.total_refs                      999088                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.897528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3197.572649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2262.178457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34173.796585                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.521451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.604760                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34577                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5551                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.527603                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.084702                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15473568                       # Number of tag accesses
system.l2.tags.data_accesses                 15473568                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000706000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               92444                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40128                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40128                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40128                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2568192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   38293369000                       # Total gap between requests
system.mem_ctrls.avgGap                     954280.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       208448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       146816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2212928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3553734.468192258384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2502998.731972072739                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 37727195.795727267861                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3257                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2294                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34577                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     93131623                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     91889432                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    985848374                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28594.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40056.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28511.68                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       208448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       146816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2212928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2568192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       208448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3257                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2294                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34577                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3553734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2502999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     37727196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43783929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3553734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3553734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3553734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2502999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     37727196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        43783929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40128                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2460                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               418469429                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200640000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1170869429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10428.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29178.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36397                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.70                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   688.338783                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   465.103739                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.169943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          618     16.56%     16.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          380     10.18%     26.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          198      5.31%     32.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          143      3.83%     35.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          112      3.00%     38.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           68      1.82%     40.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      1.37%     42.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.58%     43.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2102     56.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2568192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.783929                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.34                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12080880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6421140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      140907900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4630083120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1389587610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21353741280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   27532821930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.394469                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  55495981084                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1958580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1201481416                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14558460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7738005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145606020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4630083120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1608459060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21169428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   27575873145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.128430                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55018269793                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1958580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1679192707                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38226                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1902                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1902                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        80256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        80256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  80256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2568192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2568192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2568192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40128                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40128                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63502364                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          209847341                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            443527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       435744                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39175                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              58                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             58                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        434959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8568                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1304236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       143557                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1447793                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     55633728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6098304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61732032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39254                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           522347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 522170     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    177      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             522347                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58656042500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          963878000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         652442492                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          72264494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
