{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1415513664425 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "chip 5ASTMD3E3F31I3 " "Selected device 5ASTMD3E3F31I3 for design \"chip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415513665077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415513665172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415513665172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415513668835 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1415513672515 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415513674482 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 30 " "No exact pin location assignment(s) for 2 pins of 30 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1415513675482 ""}
{ "Critical Warning" "WHSSI_PMA_DIRECT_REQUIREMENT" "" "PMA direct channel(s) detected and needs to be constrained based on the guidelines in Arria V Device Handbook Volume 3: Transceiver chapter" {  } {  } 1 11087 "PMA direct channel(s) detected and needs to be constrained based on the guidelines in Arria V Device Handbook Volume 3: Transceiver chapter" 0 0 "Fitter" 0 -1 1415513703091 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "4 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 4 XCVR PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Quartus II" 0 -1 1415513703110 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst " "Avalon Memory Map block qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Quartus II" 0 -1 1415513703110 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Quartus II" 0 -1 1415513703110 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst " "Avalon Memory Map block qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.av_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Quartus II" 0 -1 1415513703110 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! XCVR PHY IP component blocks" 0 0 "Fitter" 0 -1 1415513703110 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "TXP_10G_BASE_R TXP_10G_BASE_R(n) " "differential I/O pin \"TXP_10G_BASE_R\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TXP_10G_BASE_R(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { TXP_10G_BASE_R } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXP_10G_BASE_R" } { 0 "TXP_10G_BASE_R(n)" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 8 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXP_10G_BASE_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2781 9684 10422 0} { 0 { 0 ""} 0 3439 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { TXP_10G_BASE_R(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXP_10G_BASE_R(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "TXP_10G_BASE_R_2 TXP_10G_BASE_R_2(n) " "differential I/O pin \"TXP_10G_BASE_R_2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"TXP_10G_BASE_R_2(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { TXP_10G_BASE_R_2 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXP_10G_BASE_R_2" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXP_10G_BASE_R_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2783 9684 10422 0} { 0 { 0 ""} 0 114865 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { TXP_10G_BASE_R_2(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXP_10G_BASE_R_2(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "REFCLK REFCLK(n) " "differential I/O pin \"REFCLK\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"REFCLK(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { REFCLK } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "REFCLK" } { 0 "REFCLK(n)" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 4 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REFCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2778 9684 10422 0} { 0 { 0 ""} 0 3437 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { REFCLK(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REFCLK(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLK_100MHZ CLK_100MHZ(n) " "differential I/O pin \"CLK_100MHZ\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLK_100MHZ(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { CLK_100MHZ } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_100MHZ" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2779 9684 10422 0} { 0 { 0 ""} 0 114867 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { CLK_100MHZ(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_100MHZ(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "RXP_10G_BASE_R RXP_10G_BASE_R(n) " "differential I/O pin \"RXP_10G_BASE_R\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RXP_10G_BASE_R(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { RXP_10G_BASE_R } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXP_10G_BASE_R" } { 0 "RXP_10G_BASE_R(n)" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 7 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXP_10G_BASE_R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2780 9684 10422 0} { 0 { 0 ""} 0 3438 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { RXP_10G_BASE_R(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXP_10G_BASE_R(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "RXP_10G_BASE_R_2 RXP_10G_BASE_R_2(n) " "differential I/O pin \"RXP_10G_BASE_R_2\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"RXP_10G_BASE_R_2(n)\"." {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { RXP_10G_BASE_R_2 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXP_10G_BASE_R_2" } } } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 10 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXP_10G_BASE_R_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 0 { 0 ""} 0 2782 9684 10422 0} { 0 { 0 ""} 0 114868 9684 10422 0}  }  } } { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { RXP_10G_BASE_R_2(n) } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RXP_10G_BASE_R_2(n) } "NODE_NAME" } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Quartus II" 0 -1 1415513703383 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1415513703383 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1415513705635 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X183_Y19_N0 " "PLL(s) placed in location FRACTIONALPLL_X183_Y19_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1415513707516 ""} { "Info" "ICCLK_PLL_NAME" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1415513707516 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1415513707516 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_RETURN_PATH_WARNING" "FRACTIONALPLL_X183_Y19_N0 " "Feedback return path used by PLL(s) in location FRACTIONALPLL_X183_Y19_N0 is not of the recommended type" { { "Info" "ICCLK_PLL_NAME" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1415513707518 ""} { "Info" "ICCLK_PLL_NAME" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL " "PLL qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1415513707518 ""}  } {  } 0 12392 "Feedback return path used by PLL(s) in location %1!s! is not of the recommended type" 0 0 "Fitter" 0 -1 1415513707518 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (2 global, 2 periphery) " "Promoted 4 clocks (2 global, 2 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 1451 periphery CLKCTRL_X183_Y39_N3 " "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 with 1451 fanout uses periphery clock CLKCTRL_X183_Y39_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 5 90 34 183 68 " "Node drives Periphery Clock Region 5 from (90, 34) to (183, 68)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1415513707568 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1415513707568 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 1451 periphery CLKCTRL_X183_Y34_N3 " "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|clkdivrx\[0\]~CLKENA0 with 1451 fanout uses periphery clock CLKCTRL_X183_Y34_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 4 90 0 183 33 " "Node drives Periphery Clock Region 4 from (90, 0) to (183, 33)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1415513707568 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1415513707568 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|rx_usr_clk~CLKENA0 15740 global CLKCTRL_G7 " "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|rx_usr_clk~CLKENA0 with 15740 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1415513707568 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "REFCLK~input~FITTER_INSERTEDCLKENA0 2 global CLKCTRL_G8 " "REFCLK~input~FITTER_INSERTEDCLKENA0 with 2 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1415513707568 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1415513707568 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_100MHZ~inputCLKENA0 6567 global CLKCTRL_G1 " "CLK_100MHZ~inputCLKENA0 with 6567 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1415513707568 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1415513707568 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415513709572 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_csr_common " "Entity alt_xcvr_csr_common" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_10gbaser_phy_1588_latency " "Entity altera_10gbaser_phy_1588_latency" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_registers *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n*\] " "set_false_path -to \[get_registers *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "av_xcvr_10gbaser_nr " "Entity av_xcvr_10gbaser_nr" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_block_lock\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_hi_ber\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *av_xcvr_10gbaser_nr*sync_rx_data_ready\[2\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_indexed_read_only_reg " "Entity csr_indexed_read_only_reg" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[1\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_indexed_read_only_reg*sreg\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "csr_pcs10gbaser " "Entity csr_pcs10gbaser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*altshift_taps*porta_datain_reg*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *csr_pcs10gbaser*sync_rclr_*_cnt\[3\]*\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_pkp1 " "Entity dcfifo_pkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_tkp1 " "Entity dcfifo_tkp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "stratixv_10gbaser_1588_ppm_counter " "Entity stratixv_10gbaser_1588_ppm_counter" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *stratixv_10gbaser_1588_ppm_counter*cntr_a\] -to \[get_registers *bitsync2_1588*sync_regs\[*\]\] " "set_false_path -from \[get_registers *stratixv_10gbaser_1588_ppm_counter*cntr_a\] -to \[get_registers *bitsync2_1588*sync_regs\[*\]\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415513717004 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1415513717004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *stratixv_10gbaser_1588_ppm_counter*sync_rst_b_n* could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513717679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513717680 ""}  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513717680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *stratixv_10gbaser_1588_ppm_counter*cntr_a register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *stratixv_10gbaser_1588_ppm_counter*cntr_a could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513718265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *bitsync2_1588*sync_regs\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *bitsync2_1588*sync_regs\[*\] could not be matched with a register" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513718288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718288 ""}  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513718288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" {  } { { "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/14.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513718288 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_sysctrl/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_sysctrl/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513718289 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_dc_fifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513718484 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513718485 ""}
{ "Info" "ISTA_SDC_FOUND" "CHIP.sdc " "Reading SDC File: 'CHIP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513718638 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.193 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.193 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 4 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 8 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 16 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdr1t\} -divide_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 64 -multiply_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin\} -divide_by 33 -multiply_by 32 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\} \{ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|clkdivrx\[0\]~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000 " "set_max_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000 " "set_min_delay -to \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|avmm_interface_insts\[0\].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718830 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1415513718830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 21 *altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at CHIP.sdc(21): *altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513718918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock CHIP.sdc 21 Argument -source is an empty collection " "Ignored create_generated_clock at CHIP.sdc(21): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name pll_mac_clk -source \[get_pins -compatibility_mode \{*altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name pll_mac_clk -source \[get_pins -compatibility_mode \{*altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718918 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513718918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 22 *siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout pin " "Ignored filter at CHIP.sdc(22): *siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout could not be matched with a pin" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513718997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock CHIP.sdc 22 Argument -source is an empty collection " "Ignored create_generated_clock at CHIP.sdc(22): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name pma_tx_clk -source \[get_pins -compatibility_mode \{*siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout\}\] " "create_generated_clock -name pma_tx_clk -source \[get_pins -compatibility_mode \{*siv_alt_pma\|pma_direct\|auto_generated\|transmit_pcs0\|clkout\}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513718997 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513718997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1415513718998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 29 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(29): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513718999 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 29 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(29): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -setup 0.1 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -setup 0.1" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719000 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 30 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(30): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 30 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(30): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -setup 0.08 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -setup 0.08" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719001 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 31 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(31): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -hold 0.1 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\}\] -to REFCLK -hold 0.1" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719002 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty CHIP.sdc 32 Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements " "Ignored set_clock_uncertainty at CHIP.sdc(32): Argument -from with value \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -hold 0.08 " "set_clock_uncertainty -from \[get_clocks \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}\] -to REFCLK -hold 0.08" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719003 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 37 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(37): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 40 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(40): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(45): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(45): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(45): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(45): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 45 *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(45): *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 45 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(45): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719046 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(45): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(46): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(46): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(46): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 46 *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(46): *siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 46 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(46): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|rx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719088 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(46): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(47): *pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(47): *siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout clock " "Ignored filter at CHIP.sdc(47): *siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at CHIP.sdc(47): system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 47 *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(47): *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 47 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(47): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_pma_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719125 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(47): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 48 *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(48): *siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 48 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(48): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*clk_reset_ctrl\|tx_usr_rstn\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719157 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719157 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(48): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 49 *siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(49): *siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 49 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(49): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*rx_analog_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719188 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(49): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719188 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CHIP.sdc 50 *siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit clock or keeper or register or port or pin or cell or partition " "Ignored filter at CHIP.sdc(50): *siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 50 Argument <from> is not an object ID " "Ignored set_false_path at CHIP.sdc(50): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\] " "set_false_path -from \{*siv_10gbaser_xcvr*rx_digital_rst_lego\|rinit\} -to \[get_clocks \{\{*siv_alt_pma\|*pma_direct\|auto_generated\|receive_pcs*\|clkout\} \{*siv_alt_pma\|*pma_direct\|auto_generated\|transmit_pcs*\|clkout\}  \{*pll_siv_xgmii_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{system_pll_u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \}\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719218 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path CHIP.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at CHIP.sdc(50): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719218 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_mon/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_mon/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719219 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_gen/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avalon_gen/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719220 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jtag_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719221 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719223 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719295 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719296 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc " "Reading SDC File: 'qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415513719356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 40 *altera_10gbaser_phy_rx_fifo*octet_del_num* register " "Ignored filter at alt_10gbaser_phy.sdc(40): *altera_10gbaser_phy_rx_fifo*octet_del_num* could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719516 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 40 *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\] register " "Ignored filter at alt_10gbaser_phy.sdc(40): *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\] could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *altera_10gbaser_phy_rx_fifo*octet_del_num*\] -to \[get_registers *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\]\] " "set_false_path -from  \[get_registers *altera_10gbaser_phy_rx_fifo*octet_del_num*\] -to \[get_registers *altera_10gbaser_phy_rx_fifo*sync_del_en_rdclk*sync_regs\[0\]\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719553 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(40): Argument <to> is an empty collection" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719553 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_10gbaser_phy.sdc 42 *pcs_map*mux_pcs_status* register " "Ignored filter at alt_10gbaser_phy.sdc(42): *pcs_map*mux_pcs_status* could not be matched with a register" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415513719605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*blk_lock_*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*blk_lock_*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719605 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*data_out_valid*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*data_out_valid*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719631 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*errblk_cnt*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*errblk_cnt*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719658 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*ber_count*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*ber_count*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719685 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*hi_ber*\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*hi_ber*\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719709 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_10gbaser_phy.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at alt_10gbaser_phy.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *pcs_10g_top_0*async_fifo_fpga*\|wr_full\] -to \[get_registers *pcs_map*mux_pcs_status*\] " "set_false_path -from  \[get_registers *pcs_10g_top_0*async_fifo_fpga*\|wr_full\] -to \[get_registers *pcs_map*mux_pcs_status*\]" {  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415513719740 ""}  } { { "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_phy.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415513719740 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA70" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153 " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[2\]  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA153" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID " "From: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|refclkin  to: qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout " "Cell: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_REFCLK_SELECT  from: plliqclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415513720498 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1415513720498 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1415513721252 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout with master clock period: 1.551 found on PLL node: ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721265 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103 " "Clock: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 1.551 found on PLL node: ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 3.103" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721265 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1415513721265 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1415513721353 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 24 clocks " "Found 24 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000   CLK_100MHZ " "  10.000   CLK_100MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "   1.551 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.193 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.176 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   6.176 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.387 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.387 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.096 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.096 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.387 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.387 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.775 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   0.775 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   1.551 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.102 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   3.102 ETH10G_TOP_2\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout " "   1.551 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.193 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes " "   0.193 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.176 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b " "   6.176 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_rx_pma\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.387 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.387 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.096 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.096 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.387 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.387 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.775 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   0.775 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   1.551 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.102 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   3.102 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|inst_av_pma\|av_tx_pma\|tx_pma_insts\[0\].av_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.096 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr " "   0.096 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av_inst\|gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.599 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\] " "   1.599 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.198 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk " "   3.198 ETH10G_TOP\|eth_10g_design_example_0\|altera_10gbaser\|av_xcvr_10gbaser_nr_inst\|ch\[0\].av_xcvr_10gbaser_native_inst\|gen_fpll.altera_pll_156M~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.551       REFCLK " "   1.551       REFCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415513721359 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1415513721359 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415513723812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415513724066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415513724084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415513724171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415513724452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415513724642 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415513724642 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415513724729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415513734022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "887 EC " "Packed 887 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415513734121 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415513734121 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:05 " "Fitter preparation operations ending: elapsed time is 00:01:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415513736877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415513801168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:58 " "Fitter placement preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415513860075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415513860679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415514132300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:32 " "Fitter placement operations ending: elapsed time is 00:04:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415514132301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415514146184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 1.5% " "1e+04 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1415514295238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X73_Y57 X84_Y68 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X73_Y57 to location X84_Y68" {  } { { "loc" "" { Generic "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X73_Y57 to location X84_Y68"} { { 11 { 0 ""} 73 57 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415514320423 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415514320423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:47:43 " "Fitter routing operations ending: elapsed time is 00:47:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415517063446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415517065804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415517065804 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "126.12 " "Total time spent on timing analysis during the Fitter is 126.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415517249672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415517284716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415517377505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415517383735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415517419722 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:04:22 " "Fitter post-fit operations ending: elapsed time is 00:04:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415517536803 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415517544207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.fit.smsg " "Generated suppressed messages file D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415517558828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3545 " "Peak virtual memory: 3545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415517593220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 02:19:53 2014 " "Processing ended: Sun Nov 09 02:19:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415517593220 ""} { "Info" "IQEXE_ELAPSED_TIME" "01:05:31 " "Elapsed time: 01:05:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415517593220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:57:26 " "Total CPU time (on all processors): 00:57:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415517593220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415517593220 ""}
