{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742181661624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742181661624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 17 00:21:01 2025 " "Processing started: Mon Mar 17 00:21:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742181661624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181661624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoT4BB6 -c ProjetoT4BB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoT4BB6 -c ProjetoT4BB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181661624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742181662418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742181662418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16x4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_16x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4 " "Found entity 1: rom_16x4" {  } { { "rom_16x4.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/rom_16x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16x4_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom16x4_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4_v2 " "Found entity 1: rom_16x4_v2" {  } { { "rom16x4_v2.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/rom16x4_v2.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "registrador_4.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_top_level " "Found entity 1: projeto_top_level" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_n " "Found entity 1: mux2x1_n" {  } { { "mux2x1_n.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/mux2x1_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/mux2x1.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_timeout_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_timeout_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_timeout_tb " "Found entity 1: circuito_exp6_timeout_tb" {  } { { "circuito_exp6_timeout_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_timeout_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_erro_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_erro_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_erro_tb " "Found entity 1: circuito_exp6_erro_tb" {  } { { "circuito_exp6_erro_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_erro_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp6_acerto_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_exp6_acerto_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp6_acerto_tb " "Found entity 1: circuito_exp6_acerto_tb" {  } { { "circuito_exp6_acerto_tb.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/circuito_exp6_acerto_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file matrix_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_controller " "Found entity 1: matrix_controller" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742181668917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_zeraSM projeto_top_level.v(99) " "Verilog HDL Implicit Net warning at projeto_top_level.v(99): created implicit net for \"s_zeraSM\"" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_registraSM projeto_top_level.v(100) " "Verilog HDL Implicit Net warning at projeto_top_level.v(100): created implicit net for \"s_registraSM\"" {  } { { "projeto_top_level.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_top_level " "Elaborating entity \"projeto_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742181668959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "projeto_top_level.v" "FD" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/projeto_top_level.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contadorJ " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contadorJ\"" {  } { { "fluxo_dados.v" "contadorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registradorJ " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registradorJ\"" {  } { { "fluxo_dados.v" "registradorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparadorJ " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparadorJ\"" {  } { { "fluxo_dados.v" "comparadorJ" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detector\"" {  } { { "fluxo_dados.v" "detector" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4 fluxo_dados:FD\|rom_16x4:memoria0 " "Elaborating entity \"rom_16x4\" for hierarchy \"fluxo_dados:FD\|rom_16x4:memoria0\"" {  } { { "fluxo_dados.v" "memoria0" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4_v2 fluxo_dados:FD\|rom_16x4_v2:memoria1 " "Elaborating entity \"rom_16x4_v2\" for hierarchy \"fluxo_dados:FD\|rom_16x4_v2:memoria1\"" {  } { { "fluxo_dados.v" "memoria1" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_n fluxo_dados:FD\|mux2x1_n:seletorMemoria " "Elaborating entity \"mux2x1_n\" for hierarchy \"fluxo_dados:FD\|mux2x1_n:seletorMemoria\"" {  } { { "fluxo_dados.v" "seletorMemoria" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorS " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorS\"" {  } { { "fluxo_dados.v" "contadorS" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 fluxo_dados:FD\|mux2x1:mux " "Elaborating entity \"mux2x1\" for hierarchy \"fluxo_dados:FD\|mux2x1:mux\"" {  } { { "fluxo_dados.v" "mux" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:timer_leds " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:timer_leds\"" {  } { { "fluxo_dados.v" "timer_leds" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:cont_timeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:cont_timeout\"" {  } { { "fluxo_dados.v" "cont_timeout" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_controller fluxo_dados:FD\|matrix_controller:display_controller " "Elaborating entity \"matrix_controller\" for hierarchy \"fluxo_dados:FD\|matrix_controller:display_controller\"" {  } { { "fluxo_dados.v" "display_controller" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668975 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[7\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[7\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "matrix_controller.v(20) " "Constant driver at matrix_controller.v(20)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 20 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[6\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[6\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[5\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[5\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[4\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[4\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[3\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[3\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[2\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[2\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[1\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[1\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[2\]\[0\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[2\]\[0\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[7\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[7\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[6\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[6\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[5\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[5\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[4\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[4\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[3\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[3\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[2\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[2\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[1\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[1\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[7\]\[0\]\[0\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[7\]\[0\]\[0\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[6\]\[2\]\[7\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[6\]\[2\]\[7\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "display_buffer\[6\]\[2\]\[6\] matrix_controller.v(33) " "Can't resolve multiple constant drivers for net \"display_buffer\[6\]\[2\]\[6\]\" at matrix_controller.v(33)" {  } { { "matrix_controller.v" "" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/matrix_controller.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181668988 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fluxo_dados:FD\|matrix_controller:display_controller " "Can't elaborate user hierarchy \"fluxo_dados:FD\|matrix_controller:display_controller\"" {  } { { "fluxo_dados.v" "display_controller" { Text "D:/Coding/Verilog/LabDig/Projeto/Quartus/fluxo_dados.v" 228 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742181668989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742181669057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 17 00:21:09 2025 " "Processing ended: Mon Mar 17 00:21:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742181669057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742181669057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742181669057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742181669057 ""}
