{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 03:14:02 2021 " "Info: Processing started: Sat May 29 03:14:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c CLOCK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c CLOCK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } } { "e:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74160:sec0\|9 register 74160:hour1\|8 255.1 MHz 3.92 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 255.1 MHz between source register \"74160:sec0\|9\" and destination register \"74160:hour1\|8\" (period= 3.92 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.698 ns + Longest register register " "Info: + Longest register to register delay is 3.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:sec0\|9 1 REG LCFF_X8_Y6_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N1; Fanout = 7; REG Node = '74160:sec0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.275 ns) 1.082 ns inst7~0 2 COMB LCCOMB_X8_Y7_N0 6 " "Info: 2: + IC(0.807 ns) + CELL(0.275 ns) = 1.082 ns; Loc. = LCCOMB_X8_Y7_N0; Fanout = 6; COMB Node = 'inst7~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { 74160:sec0|9 inst7~0 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -264 1136 1200 -184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.275 ns) 1.824 ns inst43~1 3 COMB LCCOMB_X8_Y7_N12 9 " "Info: 3: + IC(0.467 ns) + CELL(0.275 ns) = 1.824 ns; Loc. = LCCOMB_X8_Y7_N12; Fanout = 9; COMB Node = 'inst43~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { inst7~0 inst43~1 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -256 208 256 -192 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.235 ns inst37 4 COMB LCCOMB_X8_Y7_N30 6 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 2.235 ns; Loc. = LCCOMB_X8_Y7_N30; Fanout = 6; COMB Node = 'inst37'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { inst43~1 inst37 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -176 200 248 -112 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 2.660 ns 74160:hour1\|11~0 5 COMB LCCOMB_X8_Y7_N16 3 " "Info: 5: + IC(0.275 ns) + CELL(0.150 ns) = 2.660 ns; Loc. = LCCOMB_X8_Y7_N16; Fanout = 3; COMB Node = '74160:hour1\|11~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { inst37 74160:hour1|11~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 3.205 ns 74160:hour1\|12~0 6 COMB LCCOMB_X8_Y7_N28 1 " "Info: 6: + IC(0.270 ns) + CELL(0.275 ns) = 3.205 ns; Loc. = LCCOMB_X8_Y7_N28; Fanout = 1; COMB Node = '74160:hour1\|12~0'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { 74160:hour1|11~0 74160:hour1|12~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 3.614 ns 74160:hour1\|12~1 7 COMB LCCOMB_X8_Y7_N20 1 " "Info: 7: + IC(0.259 ns) + CELL(0.150 ns) = 3.614 ns; Loc. = LCCOMB_X8_Y7_N20; Fanout = 1; COMB Node = '74160:hour1\|12~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { 74160:hour1|12~0 74160:hour1|12~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.698 ns 74160:hour1\|8 8 REG LCFF_X8_Y7_N21 3 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 3.698 ns; Loc. = LCFF_X8_Y7_N21; Fanout = 3; REG Node = '74160:hour1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:hour1|12~1 74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 36.75 % ) " "Info: Total cell delay = 1.359 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.339 ns ( 63.25 % ) " "Info: Total interconnect delay = 2.339 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { 74160:sec0|9 inst7~0 inst43~1 inst37 74160:hour1|11~0 74160:hour1|12~0 74160:hour1|12~1 74160:hour1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { 74160:sec0|9 {} inst7~0 {} inst43~1 {} inst37 {} 74160:hour1|11~0 {} 74160:hour1|12~0 {} 74160:hour1|12~1 {} 74160:hour1|8 {} } { 0.000ns 0.807ns 0.467ns 0.261ns 0.275ns 0.270ns 0.259ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.330 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.537 ns) 2.330 ns 74160:hour1\|8 3 REG LCFF_X8_Y7_N21 3 " "Info: 3: + IC(0.682 ns) + CELL(0.537 ns) = 2.330 ns; Loc. = LCFF_X8_Y7_N21; Fanout = 3; REG Node = '74160:hour1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.49 % ) " "Info: Total cell delay = 1.526 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.804 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour1|8 {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.338 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.537 ns) 2.338 ns 74160:sec0\|9 3 REG LCFF_X8_Y6_N1 7 " "Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X8_Y6_N1; Fanout = 7; REG Node = '74160:sec0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.27 % ) " "Info: Total cell delay = 1.526 ns ( 65.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 34.73 % ) " "Info: Total interconnect delay = 0.812 ns ( 34.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour1|8 {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { 74160:sec0|9 inst7~0 inst43~1 inst37 74160:hour1|11~0 74160:hour1|12~0 74160:hour1|12~1 74160:hour1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.698 ns" { 74160:sec0|9 {} inst7~0 {} inst43~1 {} inst37 {} 74160:hour1|11~0 {} 74160:hour1|12~0 {} 74160:hour1|12~1 {} 74160:hour1|8 {} } { 0.000ns 0.807ns 0.467ns 0.261ns 0.275ns 0.270ns 0.259ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl 74160:hour1|8 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour1|8 {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74160:sec1\|7 S1P\[1\] CLK 5.831 ns register " "Info: tsu for register \"74160:sec1\|7\" (data pin = \"S1P\[1\]\", clock pin = \"CLK\") is 5.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.205 ns + Longest pin register " "Info: + Longest pin to register delay is 8.205 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns S1P\[1\] 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'S1P\[1\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1P[1] } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 904 -96 72 920 "S1P\[3..0\]" "" } { 536 988 1080 552 "S1P\[0\]" "" } { 616 981 1080 632 "S1P\[1\]" "" } { 696 987 1080 712 "S1P\[2\]" "" } { 776 988 1080 792 "S1P\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.684 ns) + CELL(0.420 ns) 6.954 ns 74160:sec1\|11~1 2 COMB LCCOMB_X9_Y7_N8 1 " "Info: 2: + IC(5.684 ns) + CELL(0.420 ns) = 6.954 ns; Loc. = LCCOMB_X9_Y7_N8; Fanout = 1; COMB Node = '74160:sec1\|11~1'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.104 ns" { S1P[1] 74160:sec1|11~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.420 ns) 8.121 ns 74160:sec1\|11~2 3 COMB LCCOMB_X8_Y6_N14 1 " "Info: 3: + IC(0.747 ns) + CELL(0.420 ns) = 8.121 ns; Loc. = LCCOMB_X8_Y6_N14; Fanout = 1; COMB Node = '74160:sec1\|11~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { 74160:sec1|11~1 74160:sec1|11~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.205 ns 74160:sec1\|7 4 REG LCFF_X8_Y6_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.205 ns; Loc. = LCFF_X8_Y6_N15; Fanout = 3; REG Node = '74160:sec1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:sec1|11~2 74160:sec1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 21.62 % ) " "Info: Total cell delay = 1.774 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.431 ns ( 78.38 % ) " "Info: Total interconnect delay = 6.431 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.205 ns" { S1P[1] 74160:sec1|11~1 74160:sec1|11~2 74160:sec1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.205 ns" { S1P[1] {} S1P[1]~combout {} 74160:sec1|11~1 {} 74160:sec1|11~2 {} 74160:sec1|7 {} } { 0.000ns 0.000ns 5.684ns 0.747ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.338 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.537 ns) 2.338 ns 74160:sec1\|7 3 REG LCFF_X8_Y6_N15 3 " "Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X8_Y6_N15; Fanout = 3; REG Node = '74160:sec1\|7'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CLK~clkctrl 74160:sec1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.27 % ) " "Info: Total cell delay = 1.526 ns ( 65.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 34.73 % ) " "Info: Total interconnect delay = 0.812 ns ( 34.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|7 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.205 ns" { S1P[1] 74160:sec1|11~1 74160:sec1|11~2 74160:sec1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.205 ns" { S1P[1] {} S1P[1]~combout {} 74160:sec1|11~1 {} 74160:sec1|11~2 {} 74160:sec1|7 {} } { 0.000ns 0.000ns 5.684ns 0.747ns 0.000ns } { 0.000ns 0.850ns 0.420ns 0.420ns 0.084ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec1|7 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec1|7 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK S0\[3\] 74160:sec0\|9 7.207 ns register " "Info: tco from clock \"CLK\" to destination pin \"S0\[3\]\" through register \"74160:sec0\|9\" is 7.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.338 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.537 ns) 2.338 ns 74160:sec0\|9 3 REG LCFF_X8_Y6_N1 7 " "Info: 3: + IC(0.690 ns) + CELL(0.537 ns) = 2.338 ns; Loc. = LCFF_X8_Y6_N1; Fanout = 7; REG Node = '74160:sec0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.27 % ) " "Info: Total cell delay = 1.526 ns ( 65.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.812 ns ( 34.73 % ) " "Info: Total interconnect delay = 0.812 ns ( 34.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.619 ns + Longest register pin " "Info: + Longest register to pin delay is 4.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:sec0\|9 1 REG LCFF_X8_Y6_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N1; Fanout = 7; REG Node = '74160:sec0\|9'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(2.788 ns) 4.619 ns S0\[3\] 2 PIN PIN_129 0 " "Info: 2: + IC(1.831 ns) + CELL(2.788 ns) = 4.619 ns; Loc. = PIN_129; Fanout = 0; PIN Node = 'S0\[3\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { 74160:sec0|9 S0[3] } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 60.36 % ) " "Info: Total cell delay = 2.788 ns ( 60.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 39.64 % ) " "Info: Total interconnect delay = 1.831 ns ( 39.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { 74160:sec0|9 S0[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { 74160:sec0|9 {} S0[3] {} } { 0.000ns 1.831ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { CLK CLK~clkctrl 74160:sec0|9 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.338 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:sec0|9 {} } { 0.000ns 0.000ns 0.122ns 0.690ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { 74160:sec0|9 S0[3] } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { 74160:sec0|9 {} S0[3] {} } { 0.000ns 1.831ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74160:hour0\|6 H0P\[0\] CLK 0.299 ns register " "Info: th for register \"74160:hour0\|6\" (data pin = \"H0P\[0\]\", clock pin = \"CLK\") is 0.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.330 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns CLK~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.537 ns) 2.330 ns 74160:hour0\|6 3 REG LCFF_X7_Y7_N17 3 " "Info: 3: + IC(0.682 ns) + CELL(0.537 ns) = 2.330 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 3; REG Node = '74160:hour0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.219 ns" { CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.49 % ) " "Info: Total cell delay = 1.526 ns ( 65.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.804 ns ( 34.51 % ) " "Info: Total interconnect delay = 0.804 ns ( 34.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.297 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns H0P\[0\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'H0P\[0\]'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[0] } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.366 ns) 2.297 ns 74160:hour0\|6 2 REG LCFF_X7_Y7_N17 3 " "Info: 2: + IC(0.942 ns) + CELL(0.366 ns) = 2.297 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 3; REG Node = '74160:hour0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.308 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.355 ns ( 58.99 % ) " "Info: Total cell delay = 1.355 ns ( 58.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 41.01 % ) " "Info: Total interconnect delay = 0.942 ns ( 41.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { H0P[0] {} H0P[0]~combout {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { CLK CLK~clkctrl 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.330 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.122ns 0.682ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { H0P[0] 74160:hour0|6 } "NODE_NAME" } } { "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.297 ns" { H0P[0] {} H0P[0]~combout {} 74160:hour0|6 {} } { 0.000ns 0.000ns 0.942ns } { 0.000ns 0.989ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 03:14:02 2021 " "Info: Processing ended: Sat May 29 03:14:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
