# do lab3.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab3
# 
# Top level modules:
# 	lab3
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab3_vlg_sample_tst
# -- Compiling module lab3_vlg_check_tst
# -- Compiling module lab3_vlg_vec_tst
# 
# Top level modules:
# 	lab3_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lab3_vlg_vec_tst 
# Loading work.lab3_vlg_vec_tst
# Loading work.lab3
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading work.lab3_vlg_sample_tst
# Loading work.lab3_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port mstl[2] :: @time = 120000.000 ps
#      Expected value = 000
#      Real value = 100
# ERROR! Vector Mismatch for output port sstl[0] :: @time = 120000.000 ps
#      Expected value = 000
#      Real value = 001
# ERROR! Vector Mismatch for output port mstl[1] :: @time = 1840000.000 ps
#      Expected value = 000
#      Real value = 010
# ERROR! Vector Mismatch for output port c_reset :: @time = 2000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port states[1] :: @time = 2000000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port states2[1] :: @time = 2000000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port stt[2] :: @time = 2000000.000 ps
#      Expected value = 0000
#      Real value = 1100
# ERROR! Vector Mismatch for output port stt[3] :: @time = 2000000.000 ps
#      Expected value = 0000
#      Real value = 1100
# ERROR! Vector Mismatch for output port stt[0] :: @time = 2040000.000 ps
#      Expected value = 0000
#      Real value = 1011
# ERROR! Vector Mismatch for output port stt[1] :: @time = 2040000.000 ps
#      Expected value = 0000
#      Real value = 1011
# ERROR! Vector Mismatch for output port ccc :: @time = 2120000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port states[2] :: @time = 2120000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port mstl[0] :: @time = 2160000.000 ps
#      Expected value = 000
#      Real value = 001
# ERROR! Vector Mismatch for output port sstl[2] :: @time = 2160000.000 ps
#      Expected value = 000
#      Real value = 100
# ERROR! Vector Mismatch for output port states2[2] :: @time = 2160000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port timer_reset :: @time = 2160000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port stt1[0] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt1[1] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt1[2] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt1[3] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt2[0] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt2[1] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt2[2] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port stt2[3] :: @time = 2200000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port side_t :: @time = 2360000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port states[3] :: @time = 2360000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port sstl[1] :: @time = 2400000.000 ps
#      Expected value = 000
#      Real value = 010
# ERROR! Vector Mismatch for output port states2[3] :: @time = 2400000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port states[0] :: @time = 2680000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port states2[0] :: @time = 2720000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port main_t :: @time = 3120000.000 ps
#      Expected value = 0
#      Real value = 1
#          31 mismatched vectors : Simulation failed !
# ** Note: $finish    : lab3.vt(819)
#    Time: 10 us  Iteration: 0  Instance: /lab3_vlg_vec_tst/tb_out
