

================================================================
== Vivado HLS Report for 'backoff_vo'
================================================================
* Date:           Thu Nov 19 12:13:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       38| 10.000 ns | 0.380 us |    1|   38|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:254]   --->   Operation 3 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %available_spaces_vo_s, i32 2)" [fyp/edca.c:254]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge, label %1" [fyp/edca.c:254]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%vo_backoff_counter_l = load i10* @vo_backoff_counter, align 2" [fyp/edca.c:255]   --->   Operation 6 'load' 'vo_backoff_counter_l' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.70ns)   --->   "%icmp_ln255 = icmp eq i10 %vo_backoff_counter_l, 0" [fyp/edca.c:255]   --->   Operation 7 'icmp' 'icmp_ln255' <Predicate = (!tmp)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %2, label %3" [fyp/edca.c:255]   --->   Operation 8 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.12ns)   --->   "%add_ln260 = add i10 %vo_backoff_counter_l, -1" [fyp/edca.c:260]   --->   Operation 9 'add' 'add_ln260' <Predicate = (!tmp & !icmp_ln255)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.66ns)   --->   "store i10 %add_ln260, i10* @vo_backoff_counter, align 2" [fyp/edca.c:260]   --->   Operation 10 'store' <Predicate = (!tmp & !icmp_ln255)> <Delay = 1.66>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:261]   --->   Operation 11 'br' <Predicate = (!tmp & !icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (4.14ns)   --->   "%tmp_i = call fastcc zeroext i10 @random_int_gen(i10 zeroext 15) nounwind" [fyp/edca.c:328->fyp/edca.c:257]   --->   Operation 12 'call' 'tmp_i' <Predicate = (!tmp & icmp_ln255)> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i3P(i3* %current_txop_holder, i3 -4) nounwind" [fyp/edca.c:256]   --->   Operation 13 'write' <Predicate = (!tmp & icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (4.14ns)   --->   "%tmp_i = call fastcc zeroext i10 @random_int_gen(i10 zeroext 15) nounwind" [fyp/edca.c:328->fyp/edca.c:257]   --->   Operation 14 'call' 'tmp_i' <Predicate = (!tmp & icmp_ln255)> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (1.66ns)   --->   "store i10 %tmp_i, i10* @vo_backoff_counter, align 2" [fyp/edca.c:328->fyp/edca.c:257]   --->   Operation 15 'store' <Predicate = (!tmp & icmp_ln255)> <Delay = 1.66>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/edca.c:258]   --->   Operation 16 'br' <Predicate = (!tmp & icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:264]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.15ns
The critical path consists of the following:
	'call' operation ('tmp_i', fyp/edca.c:328->fyp/edca.c:257) to 'random_int_gen' [21]  (4.15 ns)

 <State 2>: 5.81ns
The critical path consists of the following:
	'call' operation ('tmp_i', fyp/edca.c:328->fyp/edca.c:257) to 'random_int_gen' [21]  (4.15 ns)
	'store' operation ('store_ln328', fyp/edca.c:328->fyp/edca.c:257) of variable 'tmp_i', fyp/edca.c:328->fyp/edca.c:257 on static variable 'vo_backoff_counter' [22]  (1.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
