// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/28/2023 21:19:34"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hack (
	in,
	addr,
	load,
	clk,
	out);
input 	[15:0] in;
input 	[8:0] addr;
input 	load;
input 	clk;
output 	[15:0] out;

// Design Ports Information
// addr[6]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[1]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[3]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[4]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[5]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[6]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[7]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[8]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[9]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[10]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[11]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[12]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[13]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[14]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out[15]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[0]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[1]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[2]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[3]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[4]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[5]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[6]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[7]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[8]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[9]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[10]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[11]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[12]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[13]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[14]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in[15]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("hack_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[8]~input_o ;
wire \out[0]~output_o ;
wire \out[1]~output_o ;
wire \out[2]~output_o ;
wire \out[3]~output_o ;
wire \out[4]~output_o ;
wire \out[5]~output_o ;
wire \out[6]~output_o ;
wire \out[7]~output_o ;
wire \out[8]~output_o ;
wire \out[9]~output_o ;
wire \out[10]~output_o ;
wire \out[11]~output_o ;
wire \out[12]~output_o ;
wire \out[13]~output_o ;
wire \out[14]~output_o ;
wire \out[15]~output_o ;
wire \addr[1]~input_o ;
wire \addr[0]~input_o ;
wire \clk~input_o ;
wire \in[0]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \load~input_o ;
wire \ram64|Equal0~0_combout ;
wire \ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~0_combout ;
wire \ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~1_combout ;
wire \ram64|Equal0~1_combout ;
wire \ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~4_combout ;
wire \ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~5_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~2_combout ;
wire \ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~3_combout ;
wire \ram64|Mux15~6_combout ;
wire \ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~7_combout ;
wire \ram64|Mux15~8_combout ;
wire \ram64|Mux15~9_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|Equal0~2_combout ;
wire \ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Equal0~3_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~10_combout ;
wire \ram64|Mux15~11_combout ;
wire \ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~12_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~13_combout ;
wire \ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~14_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~15_combout ;
wire \ram64|Mux15~16_combout ;
wire \ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~17_combout ;
wire \ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~18_combout ;
wire \ram64|Mux15~19_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|Equal0~5_combout ;
wire \ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~27_combout ;
wire \ram64|Mux15~28_combout ;
wire \ram64|Equal0~4_combout ;
wire \ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~20_combout ;
wire \ram64|Mux15~21_combout ;
wire \ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~24_combout ;
wire \ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~25_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~22_combout ;
wire \ram64|Mux15~23_combout ;
wire \ram64|Mux15~26_combout ;
wire \ram64|Mux15~29_combout ;
wire \ram64|Mux15~30_combout ;
wire \ram64|Equal0~6_combout ;
wire \ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Equal0~7_combout ;
wire \ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~31_combout ;
wire \ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~32_combout ;
wire \ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~35_combout ;
wire \ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~36_combout ;
wire \ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~33_combout ;
wire \ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~34_combout ;
wire \ram64|Mux15~37_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ;
wire \ram64|Mux15~38_combout ;
wire \ram64|Mux15~39_combout ;
wire \ram64|Mux15~40_combout ;
wire \ram64|Mux15~41_combout ;
wire \in[1]~input_o ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~7_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~8_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~2_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~3_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~4_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~5_combout ;
wire \ram64|Mux14~6_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~0_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~1_combout ;
wire \ram64|Mux14~9_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~38_combout ;
wire \ram64|Mux14~39_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~35_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~36_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~33_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~34_combout ;
wire \ram64|Mux14~37_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~31_combout ;
wire \ram64|Mux14~32_combout ;
wire \ram64|Mux14~40_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~14_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~15_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~12_combout ;
wire \ram64|Mux14~13_combout ;
wire \ram64|Mux14~16_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~17_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~18_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~10_combout ;
wire \ram64|Mux14~11_combout ;
wire \ram64|Mux14~19_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~27_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~28_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~22_combout ;
wire \ram64|Mux14~23_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~24_combout ;
wire \ram64|Mux14~25_combout ;
wire \ram64|Mux14~26_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~20_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ;
wire \ram64|Mux14~21_combout ;
wire \ram64|Mux14~29_combout ;
wire \ram64|Mux14~30_combout ;
wire \ram64|Mux14~41_combout ;
wire \in[2]~input_o ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~7_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~8_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~2_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~3_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~4_combout ;
wire \ram64|Mux13~5_combout ;
wire \ram64|Mux13~6_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~0_combout ;
wire \ram64|Mux13~1_combout ;
wire \ram64|Mux13~9_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~39_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~35_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~36_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~33_combout ;
wire \ram64|Mux13~34_combout ;
wire \ram64|Mux13~37_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~31_combout ;
wire \ram64|Mux13~32_combout ;
wire \ram64|Mux13~40_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~12_combout ;
wire \ram64|Mux13~13_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~14_combout ;
wire \ram64|Mux13~15_combout ;
wire \ram64|Mux13~16_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~10_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~11_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~17_combout ;
wire \ram64|Mux13~18_combout ;
wire \ram64|Mux13~19_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~27_combout ;
wire \ram64|Mux13~28_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~22_combout ;
wire \ram64|Mux13~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~24_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~25_combout ;
wire \ram64|Mux13~26_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~20_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ;
wire \ram64|Mux13~21_combout ;
wire \ram64|Mux13~29_combout ;
wire \ram64|Mux13~30_combout ;
wire \ram64|Mux13~41_combout ;
wire \in[3]~input_o ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~35_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~36_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~33_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~34_combout ;
wire \ram64|Mux12~37_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~38_combout ;
wire \ram64|Mux12~39_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~31_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~32_combout ;
wire \ram64|Mux12~40_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~2_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~3_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~4_combout ;
wire \ram64|Mux12~5_combout ;
wire \ram64|Mux12~6_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~0_combout ;
wire \ram64|Mux12~1_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~7_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~8_combout ;
wire \ram64|Mux12~9_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~17_combout ;
wire \ram64|Mux12~18_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~12_combout ;
wire \ram64|Mux12~13_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~14_combout ;
wire \ram64|Mux12~15_combout ;
wire \ram64|Mux12~16_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~10_combout ;
wire \ram64|Mux12~11_combout ;
wire \ram64|Mux12~19_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~22_combout ;
wire \ram64|Mux12~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~24_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~25_combout ;
wire \ram64|Mux12~26_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~20_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~21_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~27_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ;
wire \ram64|Mux12~28_combout ;
wire \ram64|Mux12~29_combout ;
wire \ram64|Mux12~30_combout ;
wire \ram64|Mux12~41_combout ;
wire \in[4]~input_o ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~2_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~3_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~4_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~5_combout ;
wire \ram64|Mux11~6_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~7_combout ;
wire \ram64|Mux11~8_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~0_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~1_combout ;
wire \ram64|Mux11~9_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~39_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~31_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~32_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~35_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~36_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~33_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~34_combout ;
wire \ram64|Mux11~37_combout ;
wire \ram64|Mux11~40_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~24_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~25_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~22_combout ;
wire \ram64|Mux11~23_combout ;
wire \ram64|Mux11~26_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~20_combout ;
wire \ram64|Mux11~21_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~27_combout ;
wire \ram64|Mux11~28_combout ;
wire \ram64|Mux11~29_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~10_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~11_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~17_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~18_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~12_combout ;
wire \ram64|Mux11~13_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~14_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ;
wire \ram64|Mux11~15_combout ;
wire \ram64|Mux11~16_combout ;
wire \ram64|Mux11~19_combout ;
wire \ram64|Mux11~30_combout ;
wire \ram64|Mux11~41_combout ;
wire \in[5]~input_o ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~17_combout ;
wire \ram64|Mux10~18_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~10_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~11_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~12_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~13_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~14_combout ;
wire \ram64|Mux10~15_combout ;
wire \ram64|Mux10~16_combout ;
wire \ram64|Mux10~19_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~24_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~25_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~22_combout ;
wire \ram64|Mux10~23_combout ;
wire \ram64|Mux10~26_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~20_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~21_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~27_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~28_combout ;
wire \ram64|Mux10~29_combout ;
wire \ram64|Mux10~30_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~35_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~36_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~33_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~34_combout ;
wire \ram64|Mux10~37_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~31_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~32_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~38_combout ;
wire \ram64|Mux10~39_combout ;
wire \ram64|Mux10~40_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~4_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~5_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~2_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~3_combout ;
wire \ram64|Mux10~6_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~7_combout ;
wire \ram64|Mux10~8_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~0_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ;
wire \ram64|Mux10~1_combout ;
wire \ram64|Mux10~9_combout ;
wire \ram64|Mux10~41_combout ;
wire \in[6]~input_o ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~27_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~28_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~20_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~21_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~24_combout ;
wire \ram64|Mux9~25_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~22_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~23_combout ;
wire \ram64|Mux9~26_combout ;
wire \ram64|Mux9~29_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~12_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~13_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~14_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~15_combout ;
wire \ram64|Mux9~16_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~17_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~18_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~10_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~11_combout ;
wire \ram64|Mux9~19_combout ;
wire \ram64|Mux9~30_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~33_combout ;
wire \ram64|Mux9~34_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~35_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~36_combout ;
wire \ram64|Mux9~37_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~38_combout ;
wire \ram64|Mux9~39_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~31_combout ;
wire \ram64|Mux9~32_combout ;
wire \ram64|Mux9~40_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~0_combout ;
wire \ram64|Mux9~1_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~7_combout ;
wire \ram64|Mux9~8_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~4_combout ;
wire \ram64|Mux9~5_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~2_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ;
wire \ram64|Mux9~3_combout ;
wire \ram64|Mux9~6_combout ;
wire \ram64|Mux9~9_combout ;
wire \ram64|Mux9~41_combout ;
wire \in[7]~input_o ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~38_combout ;
wire \ram64|Mux8~39_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~31_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~32_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~35_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~36_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~33_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~34_combout ;
wire \ram64|Mux8~37_combout ;
wire \ram64|Mux8~40_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~10_combout ;
wire \ram64|Mux8~11_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~17_combout ;
wire \ram64|Mux8~18_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~12_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~13_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~14_combout ;
wire \ram64|Mux8~15_combout ;
wire \ram64|Mux8~16_combout ;
wire \ram64|Mux8~19_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~22_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~23_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~24_combout ;
wire \ram64|Mux8~25_combout ;
wire \ram64|Mux8~26_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~20_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~21_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~27_combout ;
wire \ram64|Mux8~28_combout ;
wire \ram64|Mux8~29_combout ;
wire \ram64|Mux8~30_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~0_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~1_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~2_combout ;
wire \ram64|Mux8~3_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~4_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~5_combout ;
wire \ram64|Mux8~6_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ;
wire \ram64|Mux8~7_combout ;
wire \ram64|Mux8~8_combout ;
wire \ram64|Mux8~9_combout ;
wire \ram64|Mux8~41_combout ;
wire \in[8]~input_o ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~38_combout ;
wire \ram64|Mux7~39_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~35_combout ;
wire \ram64|Mux7~36_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~33_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~34_combout ;
wire \ram64|Mux7~37_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~31_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~32_combout ;
wire \ram64|Mux7~40_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~22_combout ;
wire \ram64|Mux7~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~24_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~25_combout ;
wire \ram64|Mux7~26_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~27_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~28_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~20_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~21_combout ;
wire \ram64|Mux7~29_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~10_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~11_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~17_combout ;
wire \ram64|Mux7~18_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~14_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~15_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~12_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~13_combout ;
wire \ram64|Mux7~16_combout ;
wire \ram64|Mux7~19_combout ;
wire \ram64|Mux7~30_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~0_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~1_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~7_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~8_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~2_combout ;
wire \ram64|Mux7~3_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~4_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ;
wire \ram64|Mux7~5_combout ;
wire \ram64|Mux7~6_combout ;
wire \ram64|Mux7~9_combout ;
wire \ram64|Mux7~41_combout ;
wire \in[9]~input_o ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~12_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~13_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~14_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~15_combout ;
wire \ram64|Mux6~16_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~10_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~11_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~17_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~18_combout ;
wire \ram64|Mux6~19_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~20_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~21_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~24_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~25_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~22_combout ;
wire \ram64|Mux6~23_combout ;
wire \ram64|Mux6~26_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~27_combout ;
wire \ram64|Mux6~28_combout ;
wire \ram64|Mux6~29_combout ;
wire \ram64|Mux6~30_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~38_combout ;
wire \ram64|Mux6~39_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~35_combout ;
wire \ram64|Mux6~36_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~33_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~34_combout ;
wire \ram64|Mux6~37_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~31_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~32_combout ;
wire \ram64|Mux6~40_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~2_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~3_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~4_combout ;
wire \ram64|Mux6~5_combout ;
wire \ram64|Mux6~6_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~7_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~8_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~0_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ;
wire \ram64|Mux6~1_combout ;
wire \ram64|Mux6~9_combout ;
wire \ram64|Mux6~41_combout ;
wire \in[10]~input_o ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~39_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~31_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~32_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~33_combout ;
wire \ram64|Mux5~34_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~35_combout ;
wire \ram64|Mux5~36_combout ;
wire \ram64|Mux5~37_combout ;
wire \ram64|Mux5~40_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~2_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~3_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~4_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~5_combout ;
wire \ram64|Mux5~6_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~7_combout ;
wire \ram64|Mux5~8_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~0_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~1_combout ;
wire \ram64|Mux5~9_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~20_combout ;
wire \ram64|Mux5~21_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~27_combout ;
wire \ram64|Mux5~28_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~22_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~24_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~25_combout ;
wire \ram64|Mux5~26_combout ;
wire \ram64|Mux5~29_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~14_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~15_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~12_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~13_combout ;
wire \ram64|Mux5~16_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~17_combout ;
wire \ram64|Mux5~18_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~10_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ;
wire \ram64|Mux5~11_combout ;
wire \ram64|Mux5~19_combout ;
wire \ram64|Mux5~30_combout ;
wire \ram64|Mux5~41_combout ;
wire \in[11]~input_o ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~10_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~11_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~12_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~13_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~14_combout ;
wire \ram64|Mux4~15_combout ;
wire \ram64|Mux4~16_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~17_combout ;
wire \ram64|Mux4~18_combout ;
wire \ram64|Mux4~19_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~24_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~25_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~22_combout ;
wire \ram64|Mux4~23_combout ;
wire \ram64|Mux4~26_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~20_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~21_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~27_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~28_combout ;
wire \ram64|Mux4~29_combout ;
wire \ram64|Mux4~30_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~0_combout ;
wire \ram64|Mux4~1_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~7_combout ;
wire \ram64|Mux4~8_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~4_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~5_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~2_combout ;
wire \ram64|Mux4~3_combout ;
wire \ram64|Mux4~6_combout ;
wire \ram64|Mux4~9_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~38_combout ;
wire \ram64|Mux4~39_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~35_combout ;
wire \ram64|Mux4~36_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~33_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~34_combout ;
wire \ram64|Mux4~37_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ;
wire \ram64|Mux4~31_combout ;
wire \ram64|Mux4~32_combout ;
wire \ram64|Mux4~40_combout ;
wire \ram64|Mux4~41_combout ;
wire \in[12]~input_o ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~24_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~25_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~22_combout ;
wire \ram64|Mux3~23_combout ;
wire \ram64|Mux3~26_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~20_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~21_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~27_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~28_combout ;
wire \ram64|Mux3~29_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~14_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~15_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~12_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~13_combout ;
wire \ram64|Mux3~16_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~10_combout ;
wire \ram64|Mux3~11_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~17_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~18_combout ;
wire \ram64|Mux3~19_combout ;
wire \ram64|Mux3~30_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~35_combout ;
wire \ram64|Mux3~36_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~33_combout ;
wire \ram64|Mux3~34_combout ;
wire \ram64|Mux3~37_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~39_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~31_combout ;
wire \ram64|Mux3~32_combout ;
wire \ram64|Mux3~40_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~7_combout ;
wire \ram64|Mux3~8_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~2_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~3_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~4_combout ;
wire \ram64|Mux3~5_combout ;
wire \ram64|Mux3~6_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~0_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ;
wire \ram64|Mux3~1_combout ;
wire \ram64|Mux3~9_combout ;
wire \ram64|Mux3~41_combout ;
wire \in[13]~input_o ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~4_combout ;
wire \ram64|Mux2~5_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~2_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~3_combout ;
wire \ram64|Mux2~6_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~0_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~1_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~7_combout ;
wire \ram64|Mux2~8_combout ;
wire \ram64|Mux2~9_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~31_combout ;
wire \ram64|Mux2~32_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~39_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~35_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~36_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~33_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~34_combout ;
wire \ram64|Mux2~37_combout ;
wire \ram64|Mux2~40_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~10_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~11_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~17_combout ;
wire \ram64|Mux2~18_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~12_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~13_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~14_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~15_combout ;
wire \ram64|Mux2~16_combout ;
wire \ram64|Mux2~19_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~20_combout ;
wire \ram64|Mux2~21_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~27_combout ;
wire \ram64|Mux2~28_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~22_combout ;
wire \ram64|Mux2~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~24_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ;
wire \ram64|Mux2~25_combout ;
wire \ram64|Mux2~26_combout ;
wire \ram64|Mux2~29_combout ;
wire \ram64|Mux2~30_combout ;
wire \ram64|Mux2~41_combout ;
wire \in[14]~input_o ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~31_combout ;
wire \ram64|Mux1~32_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~38_combout ;
wire \ram64|Mux1~39_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~33_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~34_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~35_combout ;
wire \ram64|Mux1~36_combout ;
wire \ram64|Mux1~37_combout ;
wire \ram64|Mux1~40_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~7_combout ;
wire \ram64|Mux1~8_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~2_combout ;
wire \ram64|Mux1~3_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~4_combout ;
wire \ram64|Mux1~5_combout ;
wire \ram64|Mux1~6_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~0_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~1_combout ;
wire \ram64|Mux1~9_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~27_combout ;
wire \ram64|Mux1~28_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~22_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~24_combout ;
wire \ram64|Mux1~25_combout ;
wire \ram64|Mux1~26_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~20_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~21_combout ;
wire \ram64|Mux1~29_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~10_combout ;
wire \ram64|Mux1~11_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~14_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~15_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~12_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~13_combout ;
wire \ram64|Mux1~16_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ;
wire \ram64|Mux1~17_combout ;
wire \ram64|Mux1~18_combout ;
wire \ram64|Mux1~19_combout ;
wire \ram64|Mux1~30_combout ;
wire \ram64|Mux1~41_combout ;
wire \in[15]~input_o ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~17_combout ;
wire \ram64|Mux0~18_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~12_combout ;
wire \ram64|Mux0~13_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~14_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~15_combout ;
wire \ram64|Mux0~16_combout ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~10_combout ;
wire \ram64|Mux0~11_combout ;
wire \ram64|Mux0~19_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~20_combout ;
wire \ram64|Mux0~21_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~22_combout ;
wire \ram64|Mux0~23_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~24_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~25_combout ;
wire \ram64|Mux0~26_combout ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~27_combout ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~28_combout ;
wire \ram64|Mux0~29_combout ;
wire \ram64|Mux0~30_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~38_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~39_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~33_combout ;
wire \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~34_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~35_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~36_combout ;
wire \ram64|Mux0~37_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~31_combout ;
wire \ram64|Mux0~32_combout ;
wire \ram64|Mux0~40_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~7_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~8_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~0_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~1_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~2_combout ;
wire \ram64|Mux0~3_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~4_combout ;
wire \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ;
wire \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ;
wire \ram64|Mux0~5_combout ;
wire \ram64|Mux0~6_combout ;
wire \ram64|Mux0~9_combout ;
wire \ram64|Mux0~41_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \out[0]~output (
	.i(\ram64|Mux15~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[0]~output .bus_hold = "false";
defparam \out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \out[1]~output (
	.i(\ram64|Mux14~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[1]~output .bus_hold = "false";
defparam \out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \out[2]~output (
	.i(\ram64|Mux13~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[2]~output .bus_hold = "false";
defparam \out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \out[3]~output (
	.i(\ram64|Mux12~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[3]~output .bus_hold = "false";
defparam \out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \out[4]~output (
	.i(\ram64|Mux11~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[4]~output .bus_hold = "false";
defparam \out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \out[5]~output (
	.i(\ram64|Mux10~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[5]~output .bus_hold = "false";
defparam \out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \out[6]~output (
	.i(\ram64|Mux9~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[6]~output .bus_hold = "false";
defparam \out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \out[7]~output (
	.i(\ram64|Mux8~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[7]~output .bus_hold = "false";
defparam \out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \out[8]~output (
	.i(\ram64|Mux7~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[8]~output .bus_hold = "false";
defparam \out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \out[9]~output (
	.i(\ram64|Mux6~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[9]~output .bus_hold = "false";
defparam \out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \out[10]~output (
	.i(\ram64|Mux5~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[10]~output .bus_hold = "false";
defparam \out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \out[11]~output (
	.i(\ram64|Mux4~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[11]~output .bus_hold = "false";
defparam \out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \out[12]~output (
	.i(\ram64|Mux3~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[12]~output .bus_hold = "false";
defparam \out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \out[13]~output (
	.i(\ram64|Mux2~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[13]~output .bus_hold = "false";
defparam \out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \out[14]~output (
	.i(\ram64|Mux1~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[14]~output .bus_hold = "false";
defparam \out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \out[15]~output (
	.i(\ram64|Mux0~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \out[15]~output .bus_hold = "false";
defparam \out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \in[0]~input (
	.i(in[0]),
	.ibar(gnd),
	.o(\in[0]~input_o ));
// synopsys translate_off
defparam \in[0]~input .bus_hold = "false";
defparam \in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \ram64|Equal0~0 (
// Equation(s):
// \ram64|Equal0~0_combout  = (\addr[3]~input_o  & (!\addr[4]~input_o  & (\addr[5]~input_o  & \load~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~0 .lut_mask = 16'h2000;
defparam \ram64|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[0]~2 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (!\addr[0]~input_o  & \ram64|Equal0~0_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[0]~2 .lut_mask = 16'h0100;
defparam \ram64|RAM8to64[5].ram8|registerLoad[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[1]~1 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\addr[0]~input_o  & \ram64|Equal0~0_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[1]~1 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[5].ram8|registerLoad[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \ram64|Mux15~0 (
// Equation(s):
// \ram64|Mux15~0_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[3]~3 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\addr[0]~input_o  & \ram64|Equal0~0_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[3]~3 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[5].ram8|registerLoad[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[2]~0 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (!\addr[0]~input_o  & \ram64|Equal0~0_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[2]~0 .lut_mask = 16'h0400;
defparam \ram64|RAM8to64[5].ram8|registerLoad[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \ram64|Mux15~1 (
// Equation(s):
// \ram64|Mux15~1_combout  = (\addr[1]~input_o  & ((\ram64|Mux15~0_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q )) # (!\ram64|Mux15~0_combout  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux15~0_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux15~0_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~1 .lut_mask = 16'hE6C4;
defparam \ram64|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \ram64|Equal0~1 (
// Equation(s):
// \ram64|Equal0~1_combout  = (!\addr[3]~input_o  & (!\addr[4]~input_o  & (\addr[5]~input_o  & \load~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~1 .lut_mask = 16'h1000;
defparam \ram64|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[0]~6 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~1_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[0]~6 .lut_mask = 16'h0010;
defparam \ram64|RAM8to64[4].ram8|registerLoad[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[1]~5 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~1_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[1]~5 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[4].ram8|registerLoad[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \ram64|Mux15~4 (
// Equation(s):
// \ram64|Mux15~4_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[3]~7 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~1_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[3]~7 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[4].ram8|registerLoad[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[2]~4 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~1_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[2]~4 .lut_mask = 16'h0040;
defparam \ram64|RAM8to64[4].ram8|registerLoad[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneive_lcell_comb \ram64|Mux15~5 (
// Equation(s):
// \ram64|Mux15~5_combout  = (\ram64|Mux15~4_combout  & (((\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q )) # (!\addr[1]~input_o ))) # (!\ram64|Mux15~4_combout  & (\addr[1]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))))

	.dataa(\ram64|Mux15~4_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[6]~1 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~1_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[6]~1 .lut_mask = 16'h0080;
defparam \ram64|RAM8to64[4].ram8|registerLoad[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[4]~2 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~1_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[4]~2 .lut_mask = 16'h0020;
defparam \ram64|RAM8to64[4].ram8|registerLoad[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \ram64|Mux15~2 (
// Equation(s):
// \ram64|Mux15~2_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~2 .lut_mask = 16'hEE50;
defparam \ram64|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[7]~3 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~1_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[7]~3 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[4].ram8|registerLoad[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|registerLoad[5]~0 (
// Equation(s):
// \ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~1_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~1_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|registerLoad[5]~0 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[4].ram8|registerLoad[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cycloneive_lcell_comb \ram64|Mux15~3 (
// Equation(s):
// \ram64|Mux15~3_combout  = (\ram64|Mux15~2_combout  & (((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux15~2_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ))))

	.dataa(\ram64|Mux15~2_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~3 .lut_mask = 16'hE6A2;
defparam \ram64|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \ram64|Mux15~6 (
// Equation(s):
// \ram64|Mux15~6_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o ) # (\ram64|Mux15~3_combout )))) # (!\addr[2]~input_o  & (\ram64|Mux15~5_combout  & (!\addr[3]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux15~5_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~6 .lut_mask = 16'hAEA4;
defparam \ram64|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[5]~4 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~0_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~0_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[5]~4 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[5].ram8|registerLoad[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[7]~7 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~0_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~0_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[7]~7 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[5].ram8|registerLoad[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[4]~6 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~0_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~0_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[4]~6 .lut_mask = 16'h0020;
defparam \ram64|RAM8to64[5].ram8|registerLoad[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|registerLoad[6]~5 (
// Equation(s):
// \ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~0_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~0_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|registerLoad[6]~5 .lut_mask = 16'h0080;
defparam \ram64|RAM8to64[5].ram8|registerLoad[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \ram64|Mux15~7 (
// Equation(s):
// \ram64|Mux15~7_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cycloneive_lcell_comb \ram64|Mux15~8 (
// Equation(s):
// \ram64|Mux15~8_combout  = (\addr[0]~input_o  & ((\ram64|Mux15~7_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux15~7_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~8 .lut_mask = 16'hF388;
defparam \ram64|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \ram64|Mux15~9 (
// Equation(s):
// \ram64|Mux15~9_combout  = (\ram64|Mux15~6_combout  & (((\ram64|Mux15~8_combout ) # (!\addr[3]~input_o )))) # (!\ram64|Mux15~6_combout  & (\ram64|Mux15~1_combout  & (\addr[3]~input_o )))

	.dataa(\ram64|Mux15~1_combout ),
	.datab(\ram64|Mux15~6_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux15~8_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~9 .lut_mask = 16'hEC2C;
defparam \ram64|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \ram64|Equal0~2 (
// Equation(s):
// \ram64|Equal0~2_combout  = (\addr[4]~input_o  & (!\addr[5]~input_o  & (!\addr[3]~input_o  & \load~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~2 .lut_mask = 16'h0200;
defparam \ram64|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[5]~0 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~2_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~2_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[5]~0 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[2].ram8|registerLoad[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \ram64|Equal0~3 (
// Equation(s):
// \ram64|Equal0~3_combout  = (\addr[4]~input_o  & (!\addr[5]~input_o  & (\addr[3]~input_o  & \load~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~3 .lut_mask = 16'h2000;
defparam \ram64|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[5]~1 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout  = (\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[5]~1 .lut_mask = 16'h0800;
defparam \ram64|RAM8to64[3].ram8|registerLoad[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[1]~0 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout  = (!\addr[2]~input_o  & (\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[1]~0 .lut_mask = 16'h0400;
defparam \ram64|RAM8to64[3].ram8|registerLoad[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[1]~1 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout  = (\addr[0]~input_o  & (!\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~2_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[1]~1 .lut_mask = 16'h0200;
defparam \ram64|RAM8to64[2].ram8|registerLoad[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneive_lcell_comb \ram64|Mux15~10 (
// Equation(s):
// \ram64|Mux15~10_combout  = (\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q  & !\addr[2]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~10 .lut_mask = 16'hCCB8;
defparam \ram64|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \ram64|Mux15~11 (
// Equation(s):
// \ram64|Mux15~11_combout  = (\addr[2]~input_o  & ((\ram64|Mux15~10_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~10_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux15~10_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~11 .lut_mask = 16'hF388;
defparam \ram64|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[2]~3 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~2_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~2_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[2]~3 .lut_mask = 16'h0040;
defparam \ram64|RAM8to64[2].ram8|registerLoad[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[6]~2 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~2_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~2_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[6]~2 .lut_mask = 16'h0080;
defparam \ram64|RAM8to64[2].ram8|registerLoad[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N8
cycloneive_lcell_comb \ram64|Mux15~12 (
// Equation(s):
// \ram64|Mux15~12_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~12 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[6]~3 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout  = (!\addr[0]~input_o  & (\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[6]~3 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[3].ram8|registerLoad[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[2]~2 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout  = (!\addr[0]~input_o  & (!\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[2]~2 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[3].ram8|registerLoad[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \ram64|Mux15~13 (
// Equation(s):
// \ram64|Mux15~13_combout  = (\ram64|Mux15~12_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux15~12_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))))

	.dataa(\ram64|Mux15~12_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[0]~5 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout  = (!\addr[0]~input_o  & (!\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~2_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[0]~5 .lut_mask = 16'h0100;
defparam \ram64|RAM8to64[2].ram8|registerLoad[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[4]~4 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~2_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~2_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[4]~4 .lut_mask = 16'h0020;
defparam \ram64|RAM8to64[2].ram8|registerLoad[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N26
cycloneive_lcell_comb \ram64|Mux15~14 (
// Equation(s):
// \ram64|Mux15~14_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[4]~5 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout  = (!\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[4]~5 .lut_mask = 16'h0400;
defparam \ram64|RAM8to64[3].ram8|registerLoad[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[0]~4 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout  = (!\addr[0]~input_o  & (!\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[0]~4 .lut_mask = 16'h0100;
defparam \ram64|RAM8to64[3].ram8|registerLoad[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N0
cycloneive_lcell_comb \ram64|Mux15~15 (
// Equation(s):
// \ram64|Mux15~15_combout  = (\ram64|Mux15~14_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux15~14_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ))))

	.dataa(\ram64|Mux15~14_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~15 .lut_mask = 16'hE6A2;
defparam \ram64|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \ram64|Mux15~16 (
// Equation(s):
// \ram64|Mux15~16_combout  = (\addr[1]~input_o  & ((\ram64|Mux15~13_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \ram64|Mux15~15_combout ))))

	.dataa(\ram64|Mux15~13_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux15~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~16 .lut_mask = 16'hCBC8;
defparam \ram64|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[3]~7 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout  = (\addr[0]~input_o  & (!\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~2_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[3]~7 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[2].ram8|registerLoad[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[3]~6 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout  = (\addr[0]~input_o  & (!\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[3]~6 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[3].ram8|registerLoad[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N26
cycloneive_lcell_comb \ram64|Mux15~17 (
// Equation(s):
// \ram64|Mux15~17_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|registerLoad[7]~7 (
// Equation(s):
// \ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout  = (\addr[0]~input_o  & (\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~3_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~3_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|registerLoad[7]~7 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[3].ram8|registerLoad[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N16
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|registerLoad[7]~6 (
// Equation(s):
// \ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~2_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~2_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|registerLoad[7]~6 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[2].ram8|registerLoad[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \ram64|Mux15~18 (
// Equation(s):
// \ram64|Mux15~18_combout  = (\ram64|Mux15~17_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux15~17_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))))

	.dataa(\ram64|Mux15~17_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~18 .lut_mask = 16'hE6A2;
defparam \ram64|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \ram64|Mux15~19 (
// Equation(s):
// \ram64|Mux15~19_combout  = (\ram64|Mux15~16_combout  & (((\ram64|Mux15~18_combout ) # (!\addr[0]~input_o )))) # (!\ram64|Mux15~16_combout  & (\ram64|Mux15~11_combout  & (\addr[0]~input_o )))

	.dataa(\ram64|Mux15~11_combout ),
	.datab(\ram64|Mux15~16_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux15~18_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~19 .lut_mask = 16'hEC2C;
defparam \ram64|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneive_lcell_comb \ram64|Equal0~5 (
// Equation(s):
// \ram64|Equal0~5_combout  = (\load~input_o  & (!\addr[4]~input_o  & (!\addr[5]~input_o  & \addr[3]~input_o )))

	.dataa(\load~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~5 .lut_mask = 16'h0200;
defparam \ram64|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N24
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[6]~4 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (!\addr[0]~input_o  & \ram64|Equal0~5_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[6]~4 .lut_mask = 16'h0800;
defparam \ram64|RAM8to64[1].ram8|registerLoad[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N6
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[7]~7 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout  = (\ram64|Equal0~5_combout  & (\addr[1]~input_o  & (\addr[2]~input_o  & \addr[0]~input_o )))

	.dataa(\ram64|Equal0~5_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[7]~7 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[1].ram8|registerLoad[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[4]~6 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout  = (\addr[2]~input_o  & (!\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~5_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[4]~6 .lut_mask = 16'h0200;
defparam \ram64|RAM8to64[1].ram8|registerLoad[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N10
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N2
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[5]~5 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\addr[0]~input_o  & \ram64|Equal0~5_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[5]~5 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[1].ram8|registerLoad[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \ram64|Mux15~27 (
// Equation(s):
// \ram64|Mux15~27_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~27 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneive_lcell_comb \ram64|Mux15~28 (
// Equation(s):
// \ram64|Mux15~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux15~27_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~27_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux15~27_combout ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~28 .lut_mask = 16'hF388;
defparam \ram64|Mux15~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \ram64|Equal0~4 (
// Equation(s):
// \ram64|Equal0~4_combout  = (!\addr[4]~input_o  & (!\addr[3]~input_o  & (!\addr[5]~input_o  & \load~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~4 .lut_mask = 16'h0100;
defparam \ram64|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N0
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[6]~0 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~4_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[6]~0 .lut_mask = 16'h0080;
defparam \ram64|RAM8to64[0].ram8|registerLoad[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[7]~3 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout  = (\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~4_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[7]~3 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[0].ram8|registerLoad[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N9
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[4]~2 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~4_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[4]~2 .lut_mask = 16'h0020;
defparam \ram64|RAM8to64[0].ram8|registerLoad[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[5]~1 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout  = (\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~4_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[5]~1 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[0].ram8|registerLoad[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N26
cycloneive_lcell_comb \ram64|Mux15~20 (
// Equation(s):
// \ram64|Mux15~20_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
cycloneive_lcell_comb \ram64|Mux15~21 (
// Equation(s):
// \ram64|Mux15~21_combout  = (\addr[1]~input_o  & ((\ram64|Mux15~20_combout  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~20_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux15~20_combout ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~20_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~21 .lut_mask = 16'hF388;
defparam \ram64|Mux15~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[0]~6 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~4_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[0]~6 .lut_mask = 16'h0010;
defparam \ram64|RAM8to64[0].ram8|registerLoad[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[2]~5 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~4_combout  & !\addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[2]~5 .lut_mask = 16'h0040;
defparam \ram64|RAM8to64[0].ram8|registerLoad[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \ram64|Mux15~24 (
// Equation(s):
// \ram64|Mux15~24_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[3]~7 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout  = (!\addr[2]~input_o  & (\addr[1]~input_o  & (\ram64|Equal0~4_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[3]~7 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[0].ram8|registerLoad[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|registerLoad[1]~4 (
// Equation(s):
// \ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\ram64|Equal0~4_combout  & \addr[0]~input_o )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Equal0~4_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|registerLoad[1]~4 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[0].ram8|registerLoad[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \ram64|Mux15~25 (
// Equation(s):
// \ram64|Mux15~25_combout  = (\addr[0]~input_o  & ((\ram64|Mux15~24_combout  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q )) # (!\ram64|Mux15~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux15~24_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux15~24_combout ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux15~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N24
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N30
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[1]~0 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout  = (!\addr[2]~input_o  & (!\addr[1]~input_o  & (\addr[0]~input_o  & \ram64|Equal0~5_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Equal0~5_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[1]~0 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[1].ram8|registerLoad[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[3]~3 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout  = (\ram64|Equal0~5_combout  & (\addr[1]~input_o  & (!\addr[2]~input_o  & \addr[0]~input_o )))

	.dataa(\ram64|Equal0~5_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[3]~3 .lut_mask = 16'h0800;
defparam \ram64|RAM8to64[1].ram8|registerLoad[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[2]~1 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout  = (\addr[1]~input_o  & (!\addr[2]~input_o  & (\ram64|Equal0~5_combout  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Equal0~5_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[2]~1 .lut_mask = 16'h0020;
defparam \ram64|RAM8to64[1].ram8|registerLoad[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|registerLoad[0]~2 (
// Equation(s):
// \ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout  = (!\addr[1]~input_o  & (!\addr[2]~input_o  & (\ram64|Equal0~5_combout  & !\addr[0]~input_o )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Equal0~5_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|registerLoad[0]~2 .lut_mask = 16'h0010;
defparam \ram64|RAM8to64[1].ram8|registerLoad[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneive_lcell_comb \ram64|Mux15~22 (
// Equation(s):
// \ram64|Mux15~22_combout  = (\addr[1]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & 
// (((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q  & !\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~22 .lut_mask = 16'hCCB8;
defparam \ram64|Mux15~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneive_lcell_comb \ram64|Mux15~23 (
// Equation(s):
// \ram64|Mux15~23_combout  = (\addr[0]~input_o  & ((\ram64|Mux15~22_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~22_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux15~22_combout ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~23 .lut_mask = 16'hF388;
defparam \ram64|Mux15~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N10
cycloneive_lcell_comb \ram64|Mux15~26 (
// Equation(s):
// \ram64|Mux15~26_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o ) # (\ram64|Mux15~23_combout )))) # (!\addr[3]~input_o  & (\ram64|Mux15~25_combout  & (!\addr[2]~input_o )))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux15~25_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux15~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~26 .lut_mask = 16'hAEA4;
defparam \ram64|Mux15~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N30
cycloneive_lcell_comb \ram64|Mux15~29 (
// Equation(s):
// \ram64|Mux15~29_combout  = (\addr[2]~input_o  & ((\ram64|Mux15~26_combout  & (\ram64|Mux15~28_combout )) # (!\ram64|Mux15~26_combout  & ((\ram64|Mux15~21_combout ))))) # (!\addr[2]~input_o  & (((\ram64|Mux15~26_combout ))))

	.dataa(\ram64|Mux15~28_combout ),
	.datab(\ram64|Mux15~21_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux15~26_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~29 .lut_mask = 16'hAFC0;
defparam \ram64|Mux15~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \ram64|Mux15~30 (
// Equation(s):
// \ram64|Mux15~30_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|Mux15~19_combout )) # (!\addr[4]~input_o  & ((\ram64|Mux15~29_combout )))))

	.dataa(\ram64|Mux15~19_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux15~29_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~30 .lut_mask = 16'hEE30;
defparam \ram64|Mux15~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
cycloneive_lcell_comb \ram64|Equal0~6 (
// Equation(s):
// \ram64|Equal0~6_combout  = (\addr[5]~input_o  & (!\addr[3]~input_o  & (\addr[4]~input_o  & \load~input_o )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[4]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~6 .lut_mask = 16'h2000;
defparam \ram64|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[2]~1 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout  = (!\addr[0]~input_o  & (!\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[2]~1 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[6].ram8|registerLoad[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \ram64|Equal0~7 (
// Equation(s):
// \ram64|Equal0~7_combout  = (\addr[4]~input_o  & (\addr[5]~input_o  & (\addr[3]~input_o  & \load~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\load~input_o ),
	.cin(gnd),
	.combout(\ram64|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Equal0~7 .lut_mask = 16'h8000;
defparam \ram64|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[2]~0 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout  = (!\addr[2]~input_o  & (!\addr[0]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[2]~0 .lut_mask = 16'h1000;
defparam \ram64|RAM8to64[7].ram8|registerLoad[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneive_lcell_comb \ram64|Mux15~31 (
// Equation(s):
// \ram64|Mux15~31_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[6]~1 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout  = (\addr[2]~input_o  & (!\addr[0]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[6]~1 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[7].ram8|registerLoad[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[6]~0 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout  = (!\addr[0]~input_o  & (\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[6]~0 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[6].ram8|registerLoad[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \ram64|Mux15~32 (
// Equation(s):
// \ram64|Mux15~32_combout  = (\addr[2]~input_o  & ((\ram64|Mux15~31_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q )) # (!\ram64|Mux15~31_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux15~31_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux15~31_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~32 .lut_mask = 16'hE6C4;
defparam \ram64|Mux15~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[0]~5 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout  = (!\addr[0]~input_o  & (!\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[0]~5 .lut_mask = 16'h0100;
defparam \ram64|RAM8to64[6].ram8|registerLoad[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[0]~4 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout  = (!\addr[2]~input_o  & (!\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[0]~4 .lut_mask = 16'h0100;
defparam \ram64|RAM8to64[7].ram8|registerLoad[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_lcell_comb \ram64|Mux15~35 (
// Equation(s):
// \ram64|Mux15~35_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux15~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[4]~5 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout  = (\addr[2]~input_o  & (!\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[4]~5 .lut_mask = 16'h0200;
defparam \ram64|RAM8to64[7].ram8|registerLoad[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[4]~4 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout  = (!\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[4]~4 .lut_mask = 16'h0400;
defparam \ram64|RAM8to64[6].ram8|registerLoad[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \ram64|Mux15~36 (
// Equation(s):
// \ram64|Mux15~36_combout  = (\addr[2]~input_o  & ((\ram64|Mux15~35_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q )) # (!\ram64|Mux15~35_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux15~35_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux15~35_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~36 .lut_mask = 16'hE6C4;
defparam \ram64|Mux15~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[1]~3 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout  = (\addr[0]~input_o  & (!\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[1]~3 .lut_mask = 16'h0200;
defparam \ram64|RAM8to64[6].ram8|registerLoad[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[5]~2 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout  = (\addr[0]~input_o  & (\addr[2]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[5]~2 .lut_mask = 16'h0800;
defparam \ram64|RAM8to64[6].ram8|registerLoad[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cycloneive_lcell_comb \ram64|Mux15~33 (
// Equation(s):
// \ram64|Mux15~33_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~33 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[1]~2 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout  = (!\addr[2]~input_o  & (\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[1]~2 .lut_mask = 16'h0400;
defparam \ram64|RAM8to64[7].ram8|registerLoad[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[5]~3 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout  = (\addr[2]~input_o  & (\addr[0]~input_o  & (!\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[5]~3 .lut_mask = 16'h0800;
defparam \ram64|RAM8to64[7].ram8|registerLoad[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \ram64|Mux15~34 (
// Equation(s):
// \ram64|Mux15~34_combout  = (\ram64|Mux15~33_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux15~33_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|Mux15~33_combout ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[0].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[0].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~34 .lut_mask = 16'hE4AA;
defparam \ram64|Mux15~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \ram64|Mux15~37 (
// Equation(s):
// \ram64|Mux15~37_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|Mux15~34_combout ))) # (!\addr[0]~input_o  & (\ram64|Mux15~36_combout ))))

	.dataa(\ram64|Mux15~36_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux15~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~37 .lut_mask = 16'hF2C2;
defparam \ram64|Mux15~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N24
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[3]~6 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout  = (!\addr[2]~input_o  & (\addr[0]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[3]~6 .lut_mask = 16'h4000;
defparam \ram64|RAM8to64[7].ram8|registerLoad[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|registerLoad[7]~7 (
// Equation(s):
// \ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout  = (\addr[2]~input_o  & (\addr[0]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~7_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~7_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|registerLoad[7]~7 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[7].ram8|registerLoad[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[3]~7 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout  = (\addr[0]~input_o  & (!\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[3]~7 .lut_mask = 16'h2000;
defparam \ram64|RAM8to64[6].ram8|registerLoad[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout  = \in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|registerLoad[7]~6 (
// Equation(s):
// \ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout  = (\addr[0]~input_o  & (\addr[2]~input_o  & (\addr[1]~input_o  & \ram64|Equal0~6_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Equal0~6_combout ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|registerLoad[7]~6 .lut_mask = 16'h8000;
defparam \ram64|RAM8to64[6].ram8|registerLoad[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \ram64|Mux15~38 (
// Equation(s):
// \ram64|Mux15~38_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux15~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux15~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \ram64|Mux15~39 (
// Equation(s):
// \ram64|Mux15~39_combout  = (\addr[3]~input_o  & ((\ram64|Mux15~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ))) # (!\ram64|Mux15~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux15~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[0].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[0].register1|out~q ),
	.datad(\ram64|Mux15~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~39 .lut_mask = 16'hF388;
defparam \ram64|Mux15~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \ram64|Mux15~40 (
// Equation(s):
// \ram64|Mux15~40_combout  = (\addr[1]~input_o  & ((\ram64|Mux15~37_combout  & ((\ram64|Mux15~39_combout ))) # (!\ram64|Mux15~37_combout  & (\ram64|Mux15~32_combout )))) # (!\addr[1]~input_o  & (((\ram64|Mux15~37_combout ))))

	.dataa(\ram64|Mux15~32_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux15~37_combout ),
	.datad(\ram64|Mux15~39_combout ),
	.cin(gnd),
	.combout(\ram64|Mux15~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~40 .lut_mask = 16'hF838;
defparam \ram64|Mux15~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \ram64|Mux15~41 (
// Equation(s):
// \ram64|Mux15~41_combout  = (\ram64|Mux15~30_combout  & (((\ram64|Mux15~40_combout ) # (!\addr[5]~input_o )))) # (!\ram64|Mux15~30_combout  & (\ram64|Mux15~9_combout  & ((\addr[5]~input_o ))))

	.dataa(\ram64|Mux15~9_combout ),
	.datab(\ram64|Mux15~30_combout ),
	.datac(\ram64|Mux15~40_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux15~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux15~41 .lut_mask = 16'hE2CC;
defparam \ram64|Mux15~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \in[1]~input (
	.i(in[1]),
	.ibar(gnd),
	.o(\in[1]~input_o ));
// synopsys translate_off
defparam \in[1]~input .bus_hold = "false";
defparam \in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \ram64|Mux14~7 (
// Equation(s):
// \ram64|Mux14~7_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~7 .lut_mask = 16'hBA98;
defparam \ram64|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N6
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneive_lcell_comb \ram64|Mux14~8 (
// Equation(s):
// \ram64|Mux14~8_combout  = (\ram64|Mux14~7_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux14~7_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|Mux14~7_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~8 .lut_mask = 16'hE4AA;
defparam \ram64|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \ram64|Mux14~2 (
// Equation(s):
// \ram64|Mux14~2_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneive_lcell_comb \ram64|Mux14~3 (
// Equation(s):
// \ram64|Mux14~3_combout  = (\ram64|Mux14~2_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux14~2_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))))

	.dataa(\ram64|Mux14~2_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~3 .lut_mask = 16'hE6A2;
defparam \ram64|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N4
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \ram64|Mux14~4 (
// Equation(s):
// \ram64|Mux14~4_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \ram64|Mux14~5 (
// Equation(s):
// \ram64|Mux14~5_combout  = (\ram64|Mux14~4_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux14~4_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ))))

	.dataa(\ram64|Mux14~4_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \ram64|Mux14~6 (
// Equation(s):
// \ram64|Mux14~6_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|Mux14~3_combout )) # (!\addr[3]~input_o  & ((\ram64|Mux14~5_combout )))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~3_combout ),
	.datad(\ram64|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~6 .lut_mask = 16'hD9C8;
defparam \ram64|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N12
cycloneive_lcell_comb \ram64|Mux14~0 (
// Equation(s):
// \ram64|Mux14~0_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q )))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~0 .lut_mask = 16'hEE50;
defparam \ram64|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
cycloneive_lcell_comb \ram64|Mux14~1 (
// Equation(s):
// \ram64|Mux14~1_combout  = (\addr[4]~input_o  & ((\ram64|Mux14~0_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q )) # (!\ram64|Mux14~0_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux14~0_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux14~0_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~1 .lut_mask = 16'hE6C4;
defparam \ram64|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \ram64|Mux14~9 (
// Equation(s):
// \ram64|Mux14~9_combout  = (\ram64|Mux14~6_combout  & ((\ram64|Mux14~8_combout ) # ((!\addr[2]~input_o )))) # (!\ram64|Mux14~6_combout  & (((\ram64|Mux14~1_combout  & \addr[2]~input_o ))))

	.dataa(\ram64|Mux14~8_combout ),
	.datab(\ram64|Mux14~6_combout ),
	.datac(\ram64|Mux14~1_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~9 .lut_mask = 16'hB8CC;
defparam \ram64|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N2
cycloneive_lcell_comb \ram64|Mux14~38 (
// Equation(s):
// \ram64|Mux14~38_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \ram64|Mux14~39 (
// Equation(s):
// \ram64|Mux14~39_combout  = (\addr[4]~input_o  & ((\ram64|Mux14~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~38_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux14~38_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~39 .lut_mask = 16'hF588;
defparam \ram64|Mux14~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N22
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
cycloneive_lcell_comb \ram64|Mux14~35 (
// Equation(s):
// \ram64|Mux14~35_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~35 .lut_mask = 16'hAAD8;
defparam \ram64|Mux14~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \ram64|Mux14~36 (
// Equation(s):
// \ram64|Mux14~36_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~35_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q )) # (!\ram64|Mux14~35_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ))))) # (!\addr[5]~input_o  & (\ram64|Mux14~35_combout ))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux14~35_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~36 .lut_mask = 16'hE6C4;
defparam \ram64|Mux14~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
cycloneive_lcell_comb \ram64|Mux14~33 (
// Equation(s):
// \ram64|Mux14~33_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q )))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~33 .lut_mask = 16'hEE50;
defparam \ram64|Mux14~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
cycloneive_lcell_comb \ram64|Mux14~34 (
// Equation(s):
// \ram64|Mux14~34_combout  = (\addr[4]~input_o  & ((\ram64|Mux14~33_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q )) # (!\ram64|Mux14~33_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux14~33_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux14~33_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~34 .lut_mask = 16'hE6C4;
defparam \ram64|Mux14~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \ram64|Mux14~37 (
// Equation(s):
// \ram64|Mux14~37_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|Mux14~34_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\ram64|Mux14~36_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~36_combout ),
	.datad(\ram64|Mux14~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~37 .lut_mask = 16'hBA98;
defparam \ram64|Mux14~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \ram64|Mux14~31 (
// Equation(s):
// \ram64|Mux14~31_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~31 .lut_mask = 16'hEE50;
defparam \ram64|Mux14~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \ram64|Mux14~32 (
// Equation(s):
// \ram64|Mux14~32_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~31_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~31_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux14~31_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~32 .lut_mask = 16'hF588;
defparam \ram64|Mux14~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \ram64|Mux14~40 (
// Equation(s):
// \ram64|Mux14~40_combout  = (\addr[3]~input_o  & ((\ram64|Mux14~37_combout  & (\ram64|Mux14~39_combout )) # (!\ram64|Mux14~37_combout  & ((\ram64|Mux14~32_combout ))))) # (!\addr[3]~input_o  & (((\ram64|Mux14~37_combout ))))

	.dataa(\ram64|Mux14~39_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~37_combout ),
	.datad(\ram64|Mux14~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~40 .lut_mask = 16'hBCB0;
defparam \ram64|Mux14~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N16
cycloneive_lcell_comb \ram64|Mux14~14 (
// Equation(s):
// \ram64|Mux14~14_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N24
cycloneive_lcell_comb \ram64|Mux14~15 (
// Equation(s):
// \ram64|Mux14~15_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~14_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q )) # (!\ram64|Mux14~14_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ))))) # (!\addr[5]~input_o  & (\ram64|Mux14~14_combout ))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux14~14_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~15 .lut_mask = 16'hE6C4;
defparam \ram64|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \ram64|Mux14~12 (
// Equation(s):
// \ram64|Mux14~12_combout  = (\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ) # ((\addr[4]~input_o )))) # (!\addr[5]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q  & !\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~12 .lut_mask = 16'hCCB8;
defparam \ram64|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \ram64|Mux14~13 (
// Equation(s):
// \ram64|Mux14~13_combout  = (\addr[4]~input_o  & ((\ram64|Mux14~12_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~12_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux14~12_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~12_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~13 .lut_mask = 16'hF388;
defparam \ram64|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \ram64|Mux14~16 (
// Equation(s):
// \ram64|Mux14~16_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|Mux14~13_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & (\ram64|Mux14~15_combout )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~15_combout ),
	.datad(\ram64|Mux14~13_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~16 .lut_mask = 16'hBA98;
defparam \ram64|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N14
cycloneive_lcell_comb \ram64|Mux14~17 (
// Equation(s):
// \ram64|Mux14~17_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneive_lcell_comb \ram64|Mux14~18 (
// Equation(s):
// \ram64|Mux14~18_combout  = (\ram64|Mux14~17_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux14~17_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|Mux14~17_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~18 .lut_mask = 16'hE4AA;
defparam \ram64|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N12
cycloneive_lcell_comb \ram64|Mux14~10 (
// Equation(s):
// \ram64|Mux14~10_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~10 .lut_mask = 16'hAAD8;
defparam \ram64|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \ram64|Mux14~11 (
// Equation(s):
// \ram64|Mux14~11_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~10_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~10_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux14~10_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~11 .lut_mask = 16'hF588;
defparam \ram64|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \ram64|Mux14~19 (
// Equation(s):
// \ram64|Mux14~19_combout  = (\ram64|Mux14~16_combout  & (((\ram64|Mux14~18_combout )) # (!\addr[3]~input_o ))) # (!\ram64|Mux14~16_combout  & (\addr[3]~input_o  & ((\ram64|Mux14~11_combout ))))

	.dataa(\ram64|Mux14~16_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~18_combout ),
	.datad(\ram64|Mux14~11_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~19 .lut_mask = 16'hE6A2;
defparam \ram64|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \ram64|Mux14~27 (
// Equation(s):
// \ram64|Mux14~27_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \ram64|Mux14~28 (
// Equation(s):
// \ram64|Mux14~28_combout  = (\ram64|Mux14~27_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux14~27_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ))))

	.dataa(\ram64|Mux14~27_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~28 .lut_mask = 16'hE6A2;
defparam \ram64|Mux14~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneive_lcell_comb \ram64|Mux14~22 (
// Equation(s):
// \ram64|Mux14~22_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~22 .lut_mask = 16'hBA98;
defparam \ram64|Mux14~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneive_lcell_comb \ram64|Mux14~23 (
// Equation(s):
// \ram64|Mux14~23_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~22_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~22_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux14~22_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~23 .lut_mask = 16'hF388;
defparam \ram64|Mux14~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cycloneive_lcell_comb \ram64|Mux14~24 (
// Equation(s):
// \ram64|Mux14~24_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux14~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb \ram64|Mux14~25 (
// Equation(s):
// \ram64|Mux14~25_combout  = (\addr[5]~input_o  & ((\ram64|Mux14~24_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ))) # (!\ram64|Mux14~24_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux14~24_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|Mux14~24_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~25 .lut_mask = 16'hF388;
defparam \ram64|Mux14~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \ram64|Mux14~26 (
// Equation(s):
// \ram64|Mux14~26_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|Mux14~23_combout )) # (!\addr[3]~input_o  & ((\ram64|Mux14~25_combout )))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux14~23_combout ),
	.datad(\ram64|Mux14~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~26 .lut_mask = 16'hD9C8;
defparam \ram64|Mux14~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N6
cycloneive_lcell_comb \ram64|Mux14~20 (
// Equation(s):
// \ram64|Mux14~20_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q )))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~20 .lut_mask = 16'hEE50;
defparam \ram64|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N4
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout  = \in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \ram64|Mux14~21 (
// Equation(s):
// \ram64|Mux14~21_combout  = (\ram64|Mux14~20_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux14~20_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ))))

	.dataa(\ram64|Mux14~20_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[1].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux14~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~21 .lut_mask = 16'hE6A2;
defparam \ram64|Mux14~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \ram64|Mux14~29 (
// Equation(s):
// \ram64|Mux14~29_combout  = (\addr[2]~input_o  & ((\ram64|Mux14~26_combout  & (\ram64|Mux14~28_combout )) # (!\ram64|Mux14~26_combout  & ((\ram64|Mux14~21_combout ))))) # (!\addr[2]~input_o  & (((\ram64|Mux14~26_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux14~28_combout ),
	.datac(\ram64|Mux14~26_combout ),
	.datad(\ram64|Mux14~21_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~29 .lut_mask = 16'hDAD0;
defparam \ram64|Mux14~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \ram64|Mux14~30 (
// Equation(s):
// \ram64|Mux14~30_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|Mux14~19_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & ((\ram64|Mux14~29_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux14~19_combout ),
	.datad(\ram64|Mux14~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux14~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~30 .lut_mask = 16'hB9A8;
defparam \ram64|Mux14~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \ram64|Mux14~41 (
// Equation(s):
// \ram64|Mux14~41_combout  = (\ram64|Mux14~30_combout  & (((\ram64|Mux14~40_combout ) # (!\addr[1]~input_o )))) # (!\ram64|Mux14~30_combout  & (\ram64|Mux14~9_combout  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux14~9_combout ),
	.datab(\ram64|Mux14~40_combout ),
	.datac(\ram64|Mux14~30_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux14~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux14~41 .lut_mask = 16'hCAF0;
defparam \ram64|Mux14~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \in[2]~input (
	.i(in[2]),
	.ibar(gnd),
	.o(\in[2]~input_o ));
// synopsys translate_off
defparam \in[2]~input .bus_hold = "false";
defparam \in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \ram64|Mux13~7 (
// Equation(s):
// \ram64|Mux13~7_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~7 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N2
cycloneive_lcell_comb \ram64|Mux13~8 (
// Equation(s):
// \ram64|Mux13~8_combout  = (\ram64|Mux13~7_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux13~7_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ))))

	.dataa(\ram64|Mux13~7_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~8 .lut_mask = 16'hE6A2;
defparam \ram64|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
cycloneive_lcell_comb \ram64|Mux13~2 (
// Equation(s):
// \ram64|Mux13~2_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_lcell_comb \ram64|Mux13~3 (
// Equation(s):
// \ram64|Mux13~3_combout  = (\ram64|Mux13~2_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux13~2_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ))))

	.dataa(\ram64|Mux13~2_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~3 .lut_mask = 16'hE6A2;
defparam \ram64|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneive_lcell_comb \ram64|Mux13~4 (
// Equation(s):
// \ram64|Mux13~4_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \ram64|Mux13~5 (
// Equation(s):
// \ram64|Mux13~5_combout  = (\addr[5]~input_o  & ((\ram64|Mux13~4_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~4_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux13~4_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~5 .lut_mask = 16'hF388;
defparam \ram64|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_lcell_comb \ram64|Mux13~6 (
// Equation(s):
// \ram64|Mux13~6_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~3_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \ram64|Mux13~5_combout ))))

	.dataa(\ram64|Mux13~3_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux13~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~6 .lut_mask = 16'hCBC8;
defparam \ram64|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneive_lcell_comb \ram64|Mux13~0 (
// Equation(s):
// \ram64|Mux13~0_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cycloneive_lcell_comb \ram64|Mux13~1 (
// Equation(s):
// \ram64|Mux13~1_combout  = (\addr[4]~input_o  & ((\ram64|Mux13~0_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~0_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux13~0_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~1 .lut_mask = 16'hF388;
defparam \ram64|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneive_lcell_comb \ram64|Mux13~9 (
// Equation(s):
// \ram64|Mux13~9_combout  = (\addr[0]~input_o  & ((\ram64|Mux13~6_combout  & (\ram64|Mux13~8_combout )) # (!\ram64|Mux13~6_combout  & ((\ram64|Mux13~1_combout ))))) # (!\addr[0]~input_o  & (((\ram64|Mux13~6_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux13~8_combout ),
	.datac(\ram64|Mux13~6_combout ),
	.datad(\ram64|Mux13~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~9 .lut_mask = 16'hDAD0;
defparam \ram64|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \ram64|Mux13~38 (
// Equation(s):
// \ram64|Mux13~38_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~38 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \ram64|Mux13~39 (
// Equation(s):
// \ram64|Mux13~39_combout  = (\ram64|Mux13~38_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux13~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.datab(\ram64|Mux13~38_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~39 .lut_mask = 16'hE2CC;
defparam \ram64|Mux13~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N26
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \ram64|Mux13~35 (
// Equation(s):
// \ram64|Mux13~35_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \ram64|Mux13~36 (
// Equation(s):
// \ram64|Mux13~36_combout  = (\ram64|Mux13~35_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ) # (!\addr[1]~input_o )))) # (!\ram64|Mux13~35_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q  & ((\addr[1]~input_o ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.datab(\ram64|Mux13~35_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~36 .lut_mask = 16'hE2CC;
defparam \ram64|Mux13~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N16
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N18
cycloneive_lcell_comb \ram64|Mux13~33 (
// Equation(s):
// \ram64|Mux13~33_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~33 .lut_mask = 16'hEE30;
defparam \ram64|Mux13~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \ram64|Mux13~34 (
// Equation(s):
// \ram64|Mux13~34_combout  = (\addr[0]~input_o  & ((\ram64|Mux13~33_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~33_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux13~33_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~33_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~34 .lut_mask = 16'hF388;
defparam \ram64|Mux13~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneive_lcell_comb \ram64|Mux13~37 (
// Equation(s):
// \ram64|Mux13~37_combout  = (\addr[4]~input_o  & (((\ram64|Mux13~34_combout ) # (\addr[5]~input_o )))) # (!\addr[4]~input_o  & (\ram64|Mux13~36_combout  & ((!\addr[5]~input_o ))))

	.dataa(\ram64|Mux13~36_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux13~34_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~37 .lut_mask = 16'hCCE2;
defparam \ram64|Mux13~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \ram64|Mux13~31 (
// Equation(s):
// \ram64|Mux13~31_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~31 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \ram64|Mux13~32 (
// Equation(s):
// \ram64|Mux13~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~31_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~31_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux13~31_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~32 .lut_mask = 16'hF588;
defparam \ram64|Mux13~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneive_lcell_comb \ram64|Mux13~40 (
// Equation(s):
// \ram64|Mux13~40_combout  = (\ram64|Mux13~37_combout  & ((\ram64|Mux13~39_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux13~37_combout  & (((\ram64|Mux13~32_combout  & \addr[5]~input_o ))))

	.dataa(\ram64|Mux13~39_combout ),
	.datab(\ram64|Mux13~37_combout ),
	.datac(\ram64|Mux13~32_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~40 .lut_mask = 16'hB8CC;
defparam \ram64|Mux13~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \ram64|Mux13~12 (
// Equation(s):
// \ram64|Mux13~12_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~12 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \ram64|Mux13~13 (
// Equation(s):
// \ram64|Mux13~13_combout  = (\addr[0]~input_o  & ((\ram64|Mux13~12_combout  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~12_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux13~12_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~12_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~13 .lut_mask = 16'hF388;
defparam \ram64|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N9
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N18
cycloneive_lcell_comb \ram64|Mux13~14 (
// Equation(s):
// \ram64|Mux13~14_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~14 .lut_mask = 16'hEE50;
defparam \ram64|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N0
cycloneive_lcell_comb \ram64|Mux13~15 (
// Equation(s):
// \ram64|Mux13~15_combout  = (\addr[0]~input_o  & ((\ram64|Mux13~14_combout  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~14_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux13~14_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~14_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~15 .lut_mask = 16'hF588;
defparam \ram64|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneive_lcell_comb \ram64|Mux13~16 (
// Equation(s):
// \ram64|Mux13~16_combout  = (\addr[5]~input_o  & ((\ram64|Mux13~13_combout ) # ((\addr[4]~input_o )))) # (!\addr[5]~input_o  & (((\ram64|Mux13~15_combout  & !\addr[4]~input_o ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux13~13_combout ),
	.datac(\ram64|Mux13~15_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~16 .lut_mask = 16'hAAD8;
defparam \ram64|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y2_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N14
cycloneive_lcell_comb \ram64|Mux13~10 (
// Equation(s):
// \ram64|Mux13~10_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~10 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cycloneive_lcell_comb \ram64|Mux13~11 (
// Equation(s):
// \ram64|Mux13~11_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~10_combout  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q )) # (!\ram64|Mux13~10_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux13~10_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux13~10_combout ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~11 .lut_mask = 16'hE6C4;
defparam \ram64|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cycloneive_lcell_comb \ram64|Mux13~17 (
// Equation(s):
// \ram64|Mux13~17_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
cycloneive_lcell_comb \ram64|Mux13~18 (
// Equation(s):
// \ram64|Mux13~18_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~17_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~17_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux13~17_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~18 .lut_mask = 16'hF588;
defparam \ram64|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cycloneive_lcell_comb \ram64|Mux13~19 (
// Equation(s):
// \ram64|Mux13~19_combout  = (\addr[4]~input_o  & ((\ram64|Mux13~16_combout  & ((\ram64|Mux13~18_combout ))) # (!\ram64|Mux13~16_combout  & (\ram64|Mux13~11_combout )))) # (!\addr[4]~input_o  & (\ram64|Mux13~16_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux13~16_combout ),
	.datac(\ram64|Mux13~11_combout ),
	.datad(\ram64|Mux13~18_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~19 .lut_mask = 16'hEC64;
defparam \ram64|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N12
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y2_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N26
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N0
cycloneive_lcell_comb \ram64|Mux13~27 (
// Equation(s):
// \ram64|Mux13~27_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux13~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
cycloneive_lcell_comb \ram64|Mux13~28 (
// Equation(s):
// \ram64|Mux13~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~27_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~27_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux13~27_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~28 .lut_mask = 16'hF588;
defparam \ram64|Mux13~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneive_lcell_comb \ram64|Mux13~22 (
// Equation(s):
// \ram64|Mux13~22_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q )) # (!\addr[0]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q )))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~22 .lut_mask = 16'hEE30;
defparam \ram64|Mux13~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N2
cycloneive_lcell_comb \ram64|Mux13~23 (
// Equation(s):
// \ram64|Mux13~23_combout  = (\addr[1]~input_o  & ((\ram64|Mux13~22_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ))) # (!\ram64|Mux13~22_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux13~22_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|Mux13~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~23 .lut_mask = 16'hF588;
defparam \ram64|Mux13~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \ram64|Mux13~24 (
// Equation(s):
// \ram64|Mux13~24_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux13~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \ram64|Mux13~25 (
// Equation(s):
// \ram64|Mux13~25_combout  = (\ram64|Mux13~24_combout  & (((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux13~24_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ))))

	.dataa(\ram64|Mux13~24_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~25 .lut_mask = 16'hE6A2;
defparam \ram64|Mux13~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_lcell_comb \ram64|Mux13~26 (
// Equation(s):
// \ram64|Mux13~26_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|Mux13~23_combout )) # (!\addr[4]~input_o  & ((\ram64|Mux13~25_combout )))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux13~23_combout ),
	.datad(\ram64|Mux13~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~26 .lut_mask = 16'hD9C8;
defparam \ram64|Mux13~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \ram64|Mux13~20 (
// Equation(s):
// \ram64|Mux13~20_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout  = \in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_lcell_comb \ram64|Mux13~21 (
// Equation(s):
// \ram64|Mux13~21_combout  = (\addr[0]~input_o  & ((\ram64|Mux13~20_combout  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q )) # (!\ram64|Mux13~20_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux13~20_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux13~20_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[2].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[2].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux13~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~21 .lut_mask = 16'hE6C4;
defparam \ram64|Mux13~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneive_lcell_comb \ram64|Mux13~29 (
// Equation(s):
// \ram64|Mux13~29_combout  = (\ram64|Mux13~26_combout  & ((\ram64|Mux13~28_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux13~26_combout  & (((\ram64|Mux13~21_combout  & \addr[5]~input_o ))))

	.dataa(\ram64|Mux13~28_combout ),
	.datab(\ram64|Mux13~26_combout ),
	.datac(\ram64|Mux13~21_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~29 .lut_mask = 16'hB8CC;
defparam \ram64|Mux13~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneive_lcell_comb \ram64|Mux13~30 (
// Equation(s):
// \ram64|Mux13~30_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|Mux13~19_combout )) # (!\addr[2]~input_o  & ((\ram64|Mux13~29_combout )))))

	.dataa(\ram64|Mux13~19_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux13~29_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux13~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~30 .lut_mask = 16'hEE30;
defparam \ram64|Mux13~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cycloneive_lcell_comb \ram64|Mux13~41 (
// Equation(s):
// \ram64|Mux13~41_combout  = (\addr[3]~input_o  & ((\ram64|Mux13~30_combout  & ((\ram64|Mux13~40_combout ))) # (!\ram64|Mux13~30_combout  & (\ram64|Mux13~9_combout )))) # (!\addr[3]~input_o  & (((\ram64|Mux13~30_combout ))))

	.dataa(\ram64|Mux13~9_combout ),
	.datab(\ram64|Mux13~40_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux13~30_combout ),
	.cin(gnd),
	.combout(\ram64|Mux13~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux13~41 .lut_mask = 16'hCFA0;
defparam \ram64|Mux13~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \in[3]~input (
	.i(in[3]),
	.ibar(gnd),
	.o(\in[3]~input_o ));
// synopsys translate_off
defparam \in[3]~input .bus_hold = "false";
defparam \in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y2_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N20
cycloneive_lcell_comb \ram64|Mux12~35 (
// Equation(s):
// \ram64|Mux12~35_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux12~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N6
cycloneive_lcell_comb \ram64|Mux12~36 (
// Equation(s):
// \ram64|Mux12~36_combout  = (\ram64|Mux12~35_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux12~35_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ))))

	.dataa(\ram64|Mux12~35_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~36 .lut_mask = 16'hE6A2;
defparam \ram64|Mux12~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N12
cycloneive_lcell_comb \ram64|Mux12~33 (
// Equation(s):
// \ram64|Mux12~33_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~33 .lut_mask = 16'hEE30;
defparam \ram64|Mux12~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cycloneive_lcell_comb \ram64|Mux12~34 (
// Equation(s):
// \ram64|Mux12~34_combout  = (\addr[0]~input_o  & ((\ram64|Mux12~33_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q )) # (!\ram64|Mux12~33_combout  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux12~33_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux12~33_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~34 .lut_mask = 16'hE6C4;
defparam \ram64|Mux12~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \ram64|Mux12~37 (
// Equation(s):
// \ram64|Mux12~37_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|Mux12~34_combout ))) # (!\addr[3]~input_o  & (\ram64|Mux12~36_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux12~36_combout ),
	.datad(\ram64|Mux12~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~37 .lut_mask = 16'hDC98;
defparam \ram64|Mux12~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \ram64|Mux12~38 (
// Equation(s):
// \ram64|Mux12~38_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux12~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \ram64|Mux12~39 (
// Equation(s):
// \ram64|Mux12~39_combout  = (\addr[1]~input_o  & ((\ram64|Mux12~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux12~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~39 .lut_mask = 16'hF388;
defparam \ram64|Mux12~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \ram64|Mux12~31 (
// Equation(s):
// \ram64|Mux12~31_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux12~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N24
cycloneive_lcell_comb \ram64|Mux12~32 (
// Equation(s):
// \ram64|Mux12~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux12~31_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q )) # (!\ram64|Mux12~31_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux12~31_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux12~31_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~32 .lut_mask = 16'hE6C4;
defparam \ram64|Mux12~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \ram64|Mux12~40 (
// Equation(s):
// \ram64|Mux12~40_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~37_combout  & (\ram64|Mux12~39_combout )) # (!\ram64|Mux12~37_combout  & ((\ram64|Mux12~32_combout ))))) # (!\addr[2]~input_o  & (\ram64|Mux12~37_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux12~37_combout ),
	.datac(\ram64|Mux12~39_combout ),
	.datad(\ram64|Mux12~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~40 .lut_mask = 16'hE6C4;
defparam \ram64|Mux12~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N28
cycloneive_lcell_comb \ram64|Mux12~2 (
// Equation(s):
// \ram64|Mux12~2_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~2 .lut_mask = 16'hEE30;
defparam \ram64|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N20
cycloneive_lcell_comb \ram64|Mux12~3 (
// Equation(s):
// \ram64|Mux12~3_combout  = (\ram64|Mux12~2_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux12~2_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ))))

	.dataa(\ram64|Mux12~2_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~3 .lut_mask = 16'hE6A2;
defparam \ram64|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N12
cycloneive_lcell_comb \ram64|Mux12~4 (
// Equation(s):
// \ram64|Mux12~4_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N14
cycloneive_lcell_comb \ram64|Mux12~5 (
// Equation(s):
// \ram64|Mux12~5_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~4_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~4_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux12~4_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~5 .lut_mask = 16'hF388;
defparam \ram64|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N18
cycloneive_lcell_comb \ram64|Mux12~6 (
// Equation(s):
// \ram64|Mux12~6_combout  = (\addr[1]~input_o  & ((\ram64|Mux12~3_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \ram64|Mux12~5_combout ))))

	.dataa(\ram64|Mux12~3_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux12~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~6 .lut_mask = 16'hCBC8;
defparam \ram64|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cycloneive_lcell_comb \ram64|Mux12~0 (
// Equation(s):
// \ram64|Mux12~0_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~0 .lut_mask = 16'hAAD8;
defparam \ram64|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \ram64|Mux12~1 (
// Equation(s):
// \ram64|Mux12~1_combout  = (\addr[3]~input_o  & ((\ram64|Mux12~0_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~0_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux12~0_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~1 .lut_mask = 16'hF588;
defparam \ram64|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N31
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N30
cycloneive_lcell_comb \ram64|Mux12~7 (
// Equation(s):
// \ram64|Mux12~7_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~7 .lut_mask = 16'hBA98;
defparam \ram64|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \ram64|Mux12~8 (
// Equation(s):
// \ram64|Mux12~8_combout  = (\ram64|Mux12~7_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux12~7_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ))))

	.dataa(\ram64|Mux12~7_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~8 .lut_mask = 16'hE6A2;
defparam \ram64|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \ram64|Mux12~9 (
// Equation(s):
// \ram64|Mux12~9_combout  = (\addr[0]~input_o  & ((\ram64|Mux12~6_combout  & ((\ram64|Mux12~8_combout ))) # (!\ram64|Mux12~6_combout  & (\ram64|Mux12~1_combout )))) # (!\addr[0]~input_o  & (\ram64|Mux12~6_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux12~6_combout ),
	.datac(\ram64|Mux12~1_combout ),
	.datad(\ram64|Mux12~8_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~9 .lut_mask = 16'hEC64;
defparam \ram64|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \ram64|Mux12~17 (
// Equation(s):
// \ram64|Mux12~17_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \ram64|Mux12~18 (
// Equation(s):
// \ram64|Mux12~18_combout  = (\addr[3]~input_o  & ((\ram64|Mux12~17_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~17_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux12~17_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~18 .lut_mask = 16'hF588;
defparam \ram64|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cycloneive_lcell_comb \ram64|Mux12~12 (
// Equation(s):
// \ram64|Mux12~12_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q )))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~12 .lut_mask = 16'hEE30;
defparam \ram64|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \ram64|Mux12~13 (
// Equation(s):
// \ram64|Mux12~13_combout  = (\addr[3]~input_o  & ((\ram64|Mux12~12_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~12_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux12~12_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~12_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~13 .lut_mask = 16'hF588;
defparam \ram64|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb \ram64|Mux12~14 (
// Equation(s):
// \ram64|Mux12~14_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \ram64|Mux12~15 (
// Equation(s):
// \ram64|Mux12~15_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~14_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~14_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux12~14_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~14_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~15 .lut_mask = 16'hF588;
defparam \ram64|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \ram64|Mux12~16 (
// Equation(s):
// \ram64|Mux12~16_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\ram64|Mux12~13_combout )) # (!\addr[0]~input_o  & ((\ram64|Mux12~15_combout )))))

	.dataa(\ram64|Mux12~13_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux12~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~16 .lut_mask = 16'hE3E0;
defparam \ram64|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \ram64|Mux12~10 (
// Equation(s):
// \ram64|Mux12~10_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~10 .lut_mask = 16'hEE50;
defparam \ram64|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneive_lcell_comb \ram64|Mux12~11 (
// Equation(s):
// \ram64|Mux12~11_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~10_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~10_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux12~10_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~11 .lut_mask = 16'hF588;
defparam \ram64|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \ram64|Mux12~19 (
// Equation(s):
// \ram64|Mux12~19_combout  = (\addr[1]~input_o  & ((\ram64|Mux12~16_combout  & (\ram64|Mux12~18_combout )) # (!\ram64|Mux12~16_combout  & ((\ram64|Mux12~11_combout ))))) # (!\addr[1]~input_o  & (((\ram64|Mux12~16_combout ))))

	.dataa(\ram64|Mux12~18_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux12~16_combout ),
	.datad(\ram64|Mux12~11_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~19 .lut_mask = 16'hBCB0;
defparam \ram64|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N2
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N15
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N14
cycloneive_lcell_comb \ram64|Mux12~22 (
// Equation(s):
// \ram64|Mux12~22_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~22 .lut_mask = 16'hAAD8;
defparam \ram64|Mux12~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneive_lcell_comb \ram64|Mux12~23 (
// Equation(s):
// \ram64|Mux12~23_combout  = (\addr[3]~input_o  & ((\ram64|Mux12~22_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ))) # (!\ram64|Mux12~22_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux12~22_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[3].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|Mux12~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~23 .lut_mask = 16'hF588;
defparam \ram64|Mux12~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb \ram64|Mux12~24 (
// Equation(s):
// \ram64|Mux12~24_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~24 .lut_mask = 16'hBA98;
defparam \ram64|Mux12~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \ram64|Mux12~25 (
// Equation(s):
// \ram64|Mux12~25_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~24_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q )) # (!\ram64|Mux12~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux12~24_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux12~24_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux12~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \ram64|Mux12~26 (
// Equation(s):
// \ram64|Mux12~26_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\ram64|Mux12~23_combout )) # (!\addr[0]~input_o  & ((\ram64|Mux12~25_combout )))))

	.dataa(\ram64|Mux12~23_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux12~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~26 .lut_mask = 16'hE3E0;
defparam \ram64|Mux12~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \ram64|Mux12~20 (
// Equation(s):
// \ram64|Mux12~20_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q )))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~20 .lut_mask = 16'hEE30;
defparam \ram64|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \ram64|Mux12~21 (
// Equation(s):
// \ram64|Mux12~21_combout  = (\addr[2]~input_o  & ((\ram64|Mux12~20_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q )) # (!\ram64|Mux12~20_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux12~20_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux12~20_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~21 .lut_mask = 16'hE6C4;
defparam \ram64|Mux12~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
cycloneive_lcell_comb \ram64|Mux12~27 (
// Equation(s):
// \ram64|Mux12~27_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~27 .lut_mask = 16'hCCB8;
defparam \ram64|Mux12~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout  = \in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \ram64|Mux12~28 (
// Equation(s):
// \ram64|Mux12~28_combout  = (\ram64|Mux12~27_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux12~27_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ))))

	.dataa(\ram64|Mux12~27_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[3].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[3].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux12~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~28 .lut_mask = 16'hE6A2;
defparam \ram64|Mux12~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \ram64|Mux12~29 (
// Equation(s):
// \ram64|Mux12~29_combout  = (\ram64|Mux12~26_combout  & (((\ram64|Mux12~28_combout ) # (!\addr[1]~input_o )))) # (!\ram64|Mux12~26_combout  & (\ram64|Mux12~21_combout  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux12~26_combout ),
	.datab(\ram64|Mux12~21_combout ),
	.datac(\ram64|Mux12~28_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux12~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~29 .lut_mask = 16'hE4AA;
defparam \ram64|Mux12~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \ram64|Mux12~30 (
// Equation(s):
// \ram64|Mux12~30_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|Mux12~19_combout )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & ((\ram64|Mux12~29_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux12~19_combout ),
	.datad(\ram64|Mux12~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~30 .lut_mask = 16'hB9A8;
defparam \ram64|Mux12~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \ram64|Mux12~41 (
// Equation(s):
// \ram64|Mux12~41_combout  = (\addr[4]~input_o  & ((\ram64|Mux12~30_combout  & (\ram64|Mux12~40_combout )) # (!\ram64|Mux12~30_combout  & ((\ram64|Mux12~9_combout ))))) # (!\addr[4]~input_o  & (((\ram64|Mux12~30_combout ))))

	.dataa(\ram64|Mux12~40_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux12~9_combout ),
	.datad(\ram64|Mux12~30_combout ),
	.cin(gnd),
	.combout(\ram64|Mux12~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux12~41 .lut_mask = 16'hBBC0;
defparam \ram64|Mux12~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \in[4]~input (
	.i(in[4]),
	.ibar(gnd),
	.o(\in[4]~input_o ));
// synopsys translate_off
defparam \in[4]~input .bus_hold = "false";
defparam \in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y5_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N8
cycloneive_lcell_comb \ram64|Mux11~2 (
// Equation(s):
// \ram64|Mux11~2_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
cycloneive_lcell_comb \ram64|Mux11~3 (
// Equation(s):
// \ram64|Mux11~3_combout  = (\addr[4]~input_o  & ((\ram64|Mux11~2_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~2_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux11~2_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux11~2_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~3 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \ram64|Mux11~4 (
// Equation(s):
// \ram64|Mux11~4_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \ram64|Mux11~5 (
// Equation(s):
// \ram64|Mux11~5_combout  = (\ram64|Mux11~4_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux11~4_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ))))

	.dataa(\ram64|Mux11~4_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \ram64|Mux11~6 (
// Equation(s):
// \ram64|Mux11~6_combout  = (\addr[3]~input_o  & ((\ram64|Mux11~3_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((\ram64|Mux11~5_combout  & !\addr[2]~input_o ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux11~3_combout ),
	.datac(\ram64|Mux11~5_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~6 .lut_mask = 16'hAAD8;
defparam \ram64|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneive_lcell_comb \ram64|Mux11~7 (
// Equation(s):
// \ram64|Mux11~7_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \ram64|Mux11~8 (
// Equation(s):
// \ram64|Mux11~8_combout  = (\addr[5]~input_o  & ((\ram64|Mux11~7_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ))) # (!\ram64|Mux11~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux11~7_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|Mux11~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~8 .lut_mask = 16'hF588;
defparam \ram64|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \ram64|Mux11~0 (
// Equation(s):
// \ram64|Mux11~0_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \ram64|Mux11~1 (
// Equation(s):
// \ram64|Mux11~1_combout  = (\ram64|Mux11~0_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux11~0_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ))))

	.dataa(\ram64|Mux11~0_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~1 .lut_mask = 16'hE6A2;
defparam \ram64|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \ram64|Mux11~9 (
// Equation(s):
// \ram64|Mux11~9_combout  = (\ram64|Mux11~6_combout  & ((\ram64|Mux11~8_combout ) # ((!\addr[2]~input_o )))) # (!\ram64|Mux11~6_combout  & (((\addr[2]~input_o  & \ram64|Mux11~1_combout ))))

	.dataa(\ram64|Mux11~6_combout ),
	.datab(\ram64|Mux11~8_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~9 .lut_mask = 16'hDA8A;
defparam \ram64|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \ram64|Mux11~38 (
// Equation(s):
// \ram64|Mux11~38_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \ram64|Mux11~39 (
// Equation(s):
// \ram64|Mux11~39_combout  = (\ram64|Mux11~38_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux11~38_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ))))

	.dataa(\ram64|Mux11~38_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~39 .lut_mask = 16'hE6A2;
defparam \ram64|Mux11~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N4
cycloneive_lcell_comb \ram64|Mux11~31 (
// Equation(s):
// \ram64|Mux11~31_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~31 .lut_mask = 16'hCCB8;
defparam \ram64|Mux11~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
cycloneive_lcell_comb \ram64|Mux11~32 (
// Equation(s):
// \ram64|Mux11~32_combout  = (\ram64|Mux11~31_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux11~31_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|Mux11~31_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~32 .lut_mask = 16'hE4AA;
defparam \ram64|Mux11~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N0
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \ram64|Mux11~35 (
// Equation(s):
// \ram64|Mux11~35_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~35 .lut_mask = 16'hEE50;
defparam \ram64|Mux11~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \ram64|Mux11~36 (
// Equation(s):
// \ram64|Mux11~36_combout  = (\ram64|Mux11~35_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux11~35_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ))))

	.dataa(\ram64|Mux11~35_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~36 .lut_mask = 16'hE6A2;
defparam \ram64|Mux11~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \ram64|Mux11~33 (
// Equation(s):
// \ram64|Mux11~33_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~33 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \ram64|Mux11~34 (
// Equation(s):
// \ram64|Mux11~34_combout  = (\addr[2]~input_o  & ((\ram64|Mux11~33_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~33_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux11~33_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux11~33_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~34 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \ram64|Mux11~37 (
// Equation(s):
// \ram64|Mux11~37_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|Mux11~34_combout )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & (\ram64|Mux11~36_combout )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux11~36_combout ),
	.datad(\ram64|Mux11~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~37 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \ram64|Mux11~40 (
// Equation(s):
// \ram64|Mux11~40_combout  = (\ram64|Mux11~37_combout  & ((\ram64|Mux11~39_combout ) # ((!\addr[4]~input_o )))) # (!\ram64|Mux11~37_combout  & (((\ram64|Mux11~32_combout  & \addr[4]~input_o ))))

	.dataa(\ram64|Mux11~39_combout ),
	.datab(\ram64|Mux11~32_combout ),
	.datac(\ram64|Mux11~37_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~40 .lut_mask = 16'hACF0;
defparam \ram64|Mux11~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb \ram64|Mux11~24 (
// Equation(s):
// \ram64|Mux11~24_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \ram64|Mux11~25 (
// Equation(s):
// \ram64|Mux11~25_combout  = (\addr[4]~input_o  & ((\ram64|Mux11~24_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~24_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux11~24_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux11~24_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N4
cycloneive_lcell_comb \ram64|Mux11~22 (
// Equation(s):
// \ram64|Mux11~22_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~22 .lut_mask = 16'hEE50;
defparam \ram64|Mux11~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cycloneive_lcell_comb \ram64|Mux11~23 (
// Equation(s):
// \ram64|Mux11~23_combout  = (\addr[5]~input_o  & ((\ram64|Mux11~22_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ))) # (!\ram64|Mux11~22_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux11~22_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|Mux11~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~23 .lut_mask = 16'hF388;
defparam \ram64|Mux11~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \ram64|Mux11~26 (
// Equation(s):
// \ram64|Mux11~26_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o ) # (\ram64|Mux11~23_combout )))) # (!\addr[2]~input_o  & (\ram64|Mux11~25_combout  & (!\addr[3]~input_o )))

	.dataa(\ram64|Mux11~25_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux11~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~26 .lut_mask = 16'hCEC2;
defparam \ram64|Mux11~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneive_lcell_comb \ram64|Mux11~20 (
// Equation(s):
// \ram64|Mux11~20_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~20 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \ram64|Mux11~21 (
// Equation(s):
// \ram64|Mux11~21_combout  = (\addr[4]~input_o  & ((\ram64|Mux11~20_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ))) # (!\ram64|Mux11~20_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux11~20_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|Mux11~20_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~21 .lut_mask = 16'hF388;
defparam \ram64|Mux11~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \ram64|Mux11~27 (
// Equation(s):
// \ram64|Mux11~27_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~27 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \ram64|Mux11~28 (
// Equation(s):
// \ram64|Mux11~28_combout  = (\addr[5]~input_o  & ((\ram64|Mux11~27_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ))) # (!\ram64|Mux11~27_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux11~27_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|Mux11~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~28 .lut_mask = 16'hF388;
defparam \ram64|Mux11~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \ram64|Mux11~29 (
// Equation(s):
// \ram64|Mux11~29_combout  = (\ram64|Mux11~26_combout  & (((\ram64|Mux11~28_combout ) # (!\addr[3]~input_o )))) # (!\ram64|Mux11~26_combout  & (\ram64|Mux11~21_combout  & (\addr[3]~input_o )))

	.dataa(\ram64|Mux11~26_combout ),
	.datab(\ram64|Mux11~21_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux11~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~29 .lut_mask = 16'hEA4A;
defparam \ram64|Mux11~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \ram64|Mux11~10 (
// Equation(s):
// \ram64|Mux11~10_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~10 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
cycloneive_lcell_comb \ram64|Mux11~11 (
// Equation(s):
// \ram64|Mux11~11_combout  = (\addr[4]~input_o  & ((\ram64|Mux11~10_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~10_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux11~10_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux11~10_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~11 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N0
cycloneive_lcell_comb \ram64|Mux11~17 (
// Equation(s):
// \ram64|Mux11~17_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~17 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \ram64|Mux11~18 (
// Equation(s):
// \ram64|Mux11~18_combout  = (\addr[5]~input_o  & ((\ram64|Mux11~17_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~17_combout  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ))))) # (!\addr[5]~input_o  & (\ram64|Mux11~17_combout ))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux11~17_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~18 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N22
cycloneive_lcell_comb \ram64|Mux11~12 (
// Equation(s):
// \ram64|Mux11~12_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~12 .lut_mask = 16'hAAD8;
defparam \ram64|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \ram64|Mux11~13 (
// Equation(s):
// \ram64|Mux11~13_combout  = (\addr[5]~input_o  & ((\ram64|Mux11~12_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ))) # (!\ram64|Mux11~12_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux11~12_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|Mux11~12_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~13 .lut_mask = 16'hF388;
defparam \ram64|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \ram64|Mux11~14 (
// Equation(s):
// \ram64|Mux11~14_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N0
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout  = \in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N6
cycloneive_lcell_comb \ram64|Mux11~15 (
// Equation(s):
// \ram64|Mux11~15_combout  = (\addr[4]~input_o  & ((\ram64|Mux11~14_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q )) # (!\ram64|Mux11~14_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux11~14_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux11~14_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[4].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~15 .lut_mask = 16'hE6C4;
defparam \ram64|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \ram64|Mux11~16 (
// Equation(s):
// \ram64|Mux11~16_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|Mux11~13_combout )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & ((\ram64|Mux11~15_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux11~13_combout ),
	.datad(\ram64|Mux11~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~16 .lut_mask = 16'hB9A8;
defparam \ram64|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \ram64|Mux11~19 (
// Equation(s):
// \ram64|Mux11~19_combout  = (\addr[3]~input_o  & ((\ram64|Mux11~16_combout  & ((\ram64|Mux11~18_combout ))) # (!\ram64|Mux11~16_combout  & (\ram64|Mux11~11_combout )))) # (!\addr[3]~input_o  & (((\ram64|Mux11~16_combout ))))

	.dataa(\ram64|Mux11~11_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux11~18_combout ),
	.datad(\ram64|Mux11~16_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~19 .lut_mask = 16'hF388;
defparam \ram64|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \ram64|Mux11~30 (
// Equation(s):
// \ram64|Mux11~30_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|Mux11~19_combout ))) # (!\addr[1]~input_o  & (\ram64|Mux11~29_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux11~29_combout ),
	.datad(\ram64|Mux11~19_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~30 .lut_mask = 16'hDC98;
defparam \ram64|Mux11~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \ram64|Mux11~41 (
// Equation(s):
// \ram64|Mux11~41_combout  = (\addr[0]~input_o  & ((\ram64|Mux11~30_combout  & ((\ram64|Mux11~40_combout ))) # (!\ram64|Mux11~30_combout  & (\ram64|Mux11~9_combout )))) # (!\addr[0]~input_o  & (((\ram64|Mux11~30_combout ))))

	.dataa(\ram64|Mux11~9_combout ),
	.datab(\ram64|Mux11~40_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux11~30_combout ),
	.cin(gnd),
	.combout(\ram64|Mux11~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux11~41 .lut_mask = 16'hCFA0;
defparam \ram64|Mux11~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \in[5]~input (
	.i(in[5]),
	.ibar(gnd),
	.o(\in[5]~input_o ));
// synopsys translate_off
defparam \in[5]~input .bus_hold = "false";
defparam \in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \ram64|Mux10~17 (
// Equation(s):
// \ram64|Mux10~17_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~17 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
cycloneive_lcell_comb \ram64|Mux10~18 (
// Equation(s):
// \ram64|Mux10~18_combout  = (\addr[4]~input_o  & ((\ram64|Mux10~17_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ))) # (!\ram64|Mux10~17_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux10~17_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|Mux10~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~18 .lut_mask = 16'hF588;
defparam \ram64|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N26
cycloneive_lcell_comb \ram64|Mux10~10 (
// Equation(s):
// \ram64|Mux10~10_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~10 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cycloneive_lcell_comb \ram64|Mux10~11 (
// Equation(s):
// \ram64|Mux10~11_combout  = (\addr[4]~input_o  & ((\ram64|Mux10~10_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q )) # (!\ram64|Mux10~10_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux10~10_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux10~10_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~11 .lut_mask = 16'hE6C4;
defparam \ram64|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N20
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \ram64|Mux10~12 (
// Equation(s):
// \ram64|Mux10~12_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~12 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N0
cycloneive_lcell_comb \ram64|Mux10~13 (
// Equation(s):
// \ram64|Mux10~13_combout  = (\ram64|Mux10~12_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ) # (!\addr[5]~input_o )))) # (!\ram64|Mux10~12_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q  & ((\addr[5]~input_o ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.datab(\ram64|Mux10~12_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~13 .lut_mask = 16'hE2CC;
defparam \ram64|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneive_lcell_comb \ram64|Mux10~14 (
// Equation(s):
// \ram64|Mux10~14_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \ram64|Mux10~15 (
// Equation(s):
// \ram64|Mux10~15_combout  = (\addr[5]~input_o  & ((\ram64|Mux10~14_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ))) # (!\ram64|Mux10~14_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux10~14_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|Mux10~14_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~15 .lut_mask = 16'hF388;
defparam \ram64|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cycloneive_lcell_comb \ram64|Mux10~16 (
// Equation(s):
// \ram64|Mux10~16_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|Mux10~13_combout )) # (!\addr[1]~input_o  & ((\ram64|Mux10~15_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux10~13_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux10~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~16 .lut_mask = 16'hE5E0;
defparam \ram64|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
cycloneive_lcell_comb \ram64|Mux10~19 (
// Equation(s):
// \ram64|Mux10~19_combout  = (\addr[0]~input_o  & ((\ram64|Mux10~16_combout  & (\ram64|Mux10~18_combout )) # (!\ram64|Mux10~16_combout  & ((\ram64|Mux10~11_combout ))))) # (!\addr[0]~input_o  & (((\ram64|Mux10~16_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux10~18_combout ),
	.datac(\ram64|Mux10~11_combout ),
	.datad(\ram64|Mux10~16_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~19 .lut_mask = 16'hDDA0;
defparam \ram64|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N9
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \ram64|Mux10~24 (
// Equation(s):
// \ram64|Mux10~24_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \ram64|Mux10~25 (
// Equation(s):
// \ram64|Mux10~25_combout  = (\addr[0]~input_o  & ((\ram64|Mux10~24_combout  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )) # (!\ram64|Mux10~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux10~24_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux10~24_combout ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux10~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N22
cycloneive_lcell_comb \ram64|Mux10~22 (
// Equation(s):
// \ram64|Mux10~22_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~22 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N10
cycloneive_lcell_comb \ram64|Mux10~23 (
// Equation(s):
// \ram64|Mux10~23_combout  = (\addr[1]~input_o  & ((\ram64|Mux10~22_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ))) # (!\ram64|Mux10~22_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux10~22_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|Mux10~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~23 .lut_mask = 16'hF588;
defparam \ram64|Mux10~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \ram64|Mux10~26 (
// Equation(s):
// \ram64|Mux10~26_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|Mux10~23_combout )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & (\ram64|Mux10~25_combout )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux10~25_combout ),
	.datad(\ram64|Mux10~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~26 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb \ram64|Mux10~20 (
// Equation(s):
// \ram64|Mux10~20_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q )))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~20 .lut_mask = 16'hEE30;
defparam \ram64|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \ram64|Mux10~21 (
// Equation(s):
// \ram64|Mux10~21_combout  = (\addr[0]~input_o  & ((\ram64|Mux10~20_combout  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )) # (!\ram64|Mux10~20_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux10~20_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux10~20_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~21 .lut_mask = 16'hE6C4;
defparam \ram64|Mux10~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N16
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N16
cycloneive_lcell_comb \ram64|Mux10~27 (
// Equation(s):
// \ram64|Mux10~27_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneive_lcell_comb \ram64|Mux10~28 (
// Equation(s):
// \ram64|Mux10~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux10~27_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q )) # (!\ram64|Mux10~27_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux10~27_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux10~27_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~28 .lut_mask = 16'hE6C4;
defparam \ram64|Mux10~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
cycloneive_lcell_comb \ram64|Mux10~29 (
// Equation(s):
// \ram64|Mux10~29_combout  = (\addr[5]~input_o  & ((\ram64|Mux10~26_combout  & ((\ram64|Mux10~28_combout ))) # (!\ram64|Mux10~26_combout  & (\ram64|Mux10~21_combout )))) # (!\addr[5]~input_o  & (\ram64|Mux10~26_combout ))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux10~26_combout ),
	.datac(\ram64|Mux10~21_combout ),
	.datad(\ram64|Mux10~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~29 .lut_mask = 16'hEC64;
defparam \ram64|Mux10~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
cycloneive_lcell_comb \ram64|Mux10~30 (
// Equation(s):
// \ram64|Mux10~30_combout  = (\addr[3]~input_o  & ((\ram64|Mux10~19_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((!\addr[2]~input_o  & \ram64|Mux10~29_combout ))))

	.dataa(\ram64|Mux10~19_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux10~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~30 .lut_mask = 16'hCBC8;
defparam \ram64|Mux10~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \ram64|Mux10~35 (
// Equation(s):
// \ram64|Mux10~35_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \ram64|Mux10~36 (
// Equation(s):
// \ram64|Mux10~36_combout  = (\ram64|Mux10~35_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ) # (!\addr[1]~input_o )))) # (!\ram64|Mux10~35_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux10~35_combout ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~36 .lut_mask = 16'hE4AA;
defparam \ram64|Mux10~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y1_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N14
cycloneive_lcell_comb \ram64|Mux10~33 (
// Equation(s):
// \ram64|Mux10~33_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~33 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \ram64|Mux10~34 (
// Equation(s):
// \ram64|Mux10~34_combout  = (\ram64|Mux10~33_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux10~33_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux10~33_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~34 .lut_mask = 16'hE4AA;
defparam \ram64|Mux10~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \ram64|Mux10~37 (
// Equation(s):
// \ram64|Mux10~37_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|Mux10~34_combout ))) # (!\addr[4]~input_o  & (\ram64|Mux10~36_combout ))))

	.dataa(\ram64|Mux10~36_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux10~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~37 .lut_mask = 16'hF2C2;
defparam \ram64|Mux10~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \ram64|Mux10~31 (
// Equation(s):
// \ram64|Mux10~31_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~31 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneive_lcell_comb \ram64|Mux10~32 (
// Equation(s):
// \ram64|Mux10~32_combout  = (\ram64|Mux10~31_combout  & (((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ) # (!\addr[1]~input_o )))) # (!\ram64|Mux10~31_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux10~31_combout ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~32 .lut_mask = 16'hE4AA;
defparam \ram64|Mux10~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \ram64|Mux10~38 (
// Equation(s):
// \ram64|Mux10~38_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~38 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneive_lcell_comb \ram64|Mux10~39 (
// Equation(s):
// \ram64|Mux10~39_combout  = (\addr[0]~input_o  & ((\ram64|Mux10~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ))) # (!\ram64|Mux10~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux10~38_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|Mux10~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~39 .lut_mask = 16'hF588;
defparam \ram64|Mux10~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneive_lcell_comb \ram64|Mux10~40 (
// Equation(s):
// \ram64|Mux10~40_combout  = (\ram64|Mux10~37_combout  & (((\ram64|Mux10~39_combout ) # (!\addr[5]~input_o )))) # (!\ram64|Mux10~37_combout  & (\ram64|Mux10~32_combout  & ((\addr[5]~input_o ))))

	.dataa(\ram64|Mux10~37_combout ),
	.datab(\ram64|Mux10~32_combout ),
	.datac(\ram64|Mux10~39_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~40 .lut_mask = 16'hE4AA;
defparam \ram64|Mux10~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y2_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N10
cycloneive_lcell_comb \ram64|Mux10~4 (
// Equation(s):
// \ram64|Mux10~4_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N20
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
cycloneive_lcell_comb \ram64|Mux10~5 (
// Equation(s):
// \ram64|Mux10~5_combout  = (\ram64|Mux10~4_combout  & (((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux10~4_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ))))

	.dataa(\ram64|Mux10~4_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \ram64|Mux10~2 (
// Equation(s):
// \ram64|Mux10~2_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~2 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \ram64|Mux10~3 (
// Equation(s):
// \ram64|Mux10~3_combout  = (\ram64|Mux10~2_combout  & (((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux10~2_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.datab(\ram64|Mux10~2_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~3 .lut_mask = 16'hE2CC;
defparam \ram64|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
cycloneive_lcell_comb \ram64|Mux10~6 (
// Equation(s):
// \ram64|Mux10~6_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o ) # (\ram64|Mux10~3_combout )))) # (!\addr[5]~input_o  & (\ram64|Mux10~5_combout  & (!\addr[4]~input_o )))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux10~5_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~6 .lut_mask = 16'hAEA4;
defparam \ram64|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \ram64|Mux10~7 (
// Equation(s):
// \ram64|Mux10~7_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneive_lcell_comb \ram64|Mux10~8 (
// Equation(s):
// \ram64|Mux10~8_combout  = (\addr[1]~input_o  & ((\ram64|Mux10~7_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ))) # (!\ram64|Mux10~7_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux10~7_combout ))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|Mux10~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~8 .lut_mask = 16'hF388;
defparam \ram64|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y2_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N12
cycloneive_lcell_comb \ram64|Mux10~0 (
// Equation(s):
// \ram64|Mux10~0_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N18
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout  = \in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
cycloneive_lcell_comb \ram64|Mux10~1 (
// Equation(s):
// \ram64|Mux10~1_combout  = (\addr[1]~input_o  & ((\ram64|Mux10~0_combout  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q )) # (!\ram64|Mux10~0_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux10~0_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux10~0_combout ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[5].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[5].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~1 .lut_mask = 16'hE6C4;
defparam \ram64|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
cycloneive_lcell_comb \ram64|Mux10~9 (
// Equation(s):
// \ram64|Mux10~9_combout  = (\ram64|Mux10~6_combout  & ((\ram64|Mux10~8_combout ) # ((!\addr[4]~input_o )))) # (!\ram64|Mux10~6_combout  & (((\addr[4]~input_o  & \ram64|Mux10~1_combout ))))

	.dataa(\ram64|Mux10~6_combout ),
	.datab(\ram64|Mux10~8_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux10~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~9 .lut_mask = 16'hDA8A;
defparam \ram64|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
cycloneive_lcell_comb \ram64|Mux10~41 (
// Equation(s):
// \ram64|Mux10~41_combout  = (\ram64|Mux10~30_combout  & (((\ram64|Mux10~40_combout )) # (!\addr[2]~input_o ))) # (!\ram64|Mux10~30_combout  & (\addr[2]~input_o  & ((\ram64|Mux10~9_combout ))))

	.dataa(\ram64|Mux10~30_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux10~40_combout ),
	.datad(\ram64|Mux10~9_combout ),
	.cin(gnd),
	.combout(\ram64|Mux10~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux10~41 .lut_mask = 16'hE6A2;
defparam \ram64|Mux10~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \in[6]~input (
	.i(in[6]),
	.ibar(gnd),
	.o(\in[6]~input_o ));
// synopsys translate_off
defparam \in[6]~input .bus_hold = "false";
defparam \in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N16
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
cycloneive_lcell_comb \ram64|Mux9~27 (
// Equation(s):
// \ram64|Mux9~27_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N12
cycloneive_lcell_comb \ram64|Mux9~28 (
// Equation(s):
// \ram64|Mux9~28_combout  = (\ram64|Mux9~27_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux9~27_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datab(\ram64|Mux9~27_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~28 .lut_mask = 16'hE2CC;
defparam \ram64|Mux9~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \ram64|Mux9~20 (
// Equation(s):
// \ram64|Mux9~20_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
cycloneive_lcell_comb \ram64|Mux9~21 (
// Equation(s):
// \ram64|Mux9~21_combout  = (\ram64|Mux9~20_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux9~20_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ))))

	.dataa(\ram64|Mux9~20_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~21 .lut_mask = 16'hE6A2;
defparam \ram64|Mux9~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N22
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \ram64|Mux9~24 (
// Equation(s):
// \ram64|Mux9~24_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cycloneive_lcell_comb \ram64|Mux9~25 (
// Equation(s):
// \ram64|Mux9~25_combout  = (\addr[2]~input_o  & ((\ram64|Mux9~24_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~24_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux9~24_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~24_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~25 .lut_mask = 16'hF588;
defparam \ram64|Mux9~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \ram64|Mux9~22 (
// Equation(s):
// \ram64|Mux9~22_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~22 .lut_mask = 16'hAAD8;
defparam \ram64|Mux9~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
cycloneive_lcell_comb \ram64|Mux9~23 (
// Equation(s):
// \ram64|Mux9~23_combout  = (\ram64|Mux9~22_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux9~22_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ))))

	.dataa(\ram64|Mux9~22_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~23 .lut_mask = 16'hE6A2;
defparam \ram64|Mux9~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N2
cycloneive_lcell_comb \ram64|Mux9~26 (
// Equation(s):
// \ram64|Mux9~26_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|Mux9~23_combout ))) # (!\addr[0]~input_o  & (\ram64|Mux9~25_combout ))))

	.dataa(\ram64|Mux9~25_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux9~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~26 .lut_mask = 16'hF2C2;
defparam \ram64|Mux9~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N22
cycloneive_lcell_comb \ram64|Mux9~29 (
// Equation(s):
// \ram64|Mux9~29_combout  = (\ram64|Mux9~26_combout  & ((\ram64|Mux9~28_combout ) # ((!\addr[1]~input_o )))) # (!\ram64|Mux9~26_combout  & (((\ram64|Mux9~21_combout  & \addr[1]~input_o ))))

	.dataa(\ram64|Mux9~28_combout ),
	.datab(\ram64|Mux9~21_combout ),
	.datac(\ram64|Mux9~26_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~29 .lut_mask = 16'hACF0;
defparam \ram64|Mux9~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N20
cycloneive_lcell_comb \ram64|Mux9~12 (
// Equation(s):
// \ram64|Mux9~12_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~12 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N10
cycloneive_lcell_comb \ram64|Mux9~13 (
// Equation(s):
// \ram64|Mux9~13_combout  = (\addr[2]~input_o  & ((\ram64|Mux9~12_combout  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q )) # (!\ram64|Mux9~12_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux9~12_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux9~12_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~13 .lut_mask = 16'hE6C4;
defparam \ram64|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N10
cycloneive_lcell_comb \ram64|Mux9~14 (
// Equation(s):
// \ram64|Mux9~14_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~14 .lut_mask = 16'hEE50;
defparam \ram64|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N24
cycloneive_lcell_comb \ram64|Mux9~15 (
// Equation(s):
// \ram64|Mux9~15_combout  = (\ram64|Mux9~14_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux9~14_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ))))

	.dataa(\ram64|Mux9~14_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~15 .lut_mask = 16'hE6A2;
defparam \ram64|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N12
cycloneive_lcell_comb \ram64|Mux9~16 (
// Equation(s):
// \ram64|Mux9~16_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|Mux9~13_combout )) # (!\addr[1]~input_o  & ((\ram64|Mux9~15_combout )))))

	.dataa(\ram64|Mux9~13_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux9~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~16 .lut_mask = 16'hE3E0;
defparam \ram64|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N16
cycloneive_lcell_comb \ram64|Mux9~17 (
// Equation(s):
// \ram64|Mux9~17_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
cycloneive_lcell_comb \ram64|Mux9~18 (
// Equation(s):
// \ram64|Mux9~18_combout  = (\addr[3]~input_o  & ((\ram64|Mux9~17_combout  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q )) # (!\ram64|Mux9~17_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux9~17_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux9~17_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~18 .lut_mask = 16'hE6C4;
defparam \ram64|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cycloneive_lcell_comb \ram64|Mux9~10 (
// Equation(s):
// \ram64|Mux9~10_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~10 .lut_mask = 16'hBA98;
defparam \ram64|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \ram64|Mux9~11 (
// Equation(s):
// \ram64|Mux9~11_combout  = (\ram64|Mux9~10_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux9~10_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.datab(\ram64|Mux9~10_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~11 .lut_mask = 16'hE2CC;
defparam \ram64|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \ram64|Mux9~19 (
// Equation(s):
// \ram64|Mux9~19_combout  = (\ram64|Mux9~16_combout  & ((\ram64|Mux9~18_combout ) # ((!\addr[0]~input_o )))) # (!\ram64|Mux9~16_combout  & (((\addr[0]~input_o  & \ram64|Mux9~11_combout ))))

	.dataa(\ram64|Mux9~16_combout ),
	.datab(\ram64|Mux9~18_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux9~11_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~19 .lut_mask = 16'hDA8A;
defparam \ram64|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \ram64|Mux9~30 (
// Equation(s):
// \ram64|Mux9~30_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o ) # (\ram64|Mux9~19_combout )))) # (!\addr[4]~input_o  & (\ram64|Mux9~29_combout  & (!\addr[5]~input_o )))

	.dataa(\ram64|Mux9~29_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux9~19_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~30 .lut_mask = 16'hCEC2;
defparam \ram64|Mux9~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout  = \in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[6]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneive_lcell_comb \ram64|Mux9~33 (
// Equation(s):
// \ram64|Mux9~33_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~33 .lut_mask = 16'hEE30;
defparam \ram64|Mux9~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \ram64|Mux9~34 (
// Equation(s):
// \ram64|Mux9~34_combout  = (\addr[0]~input_o  & ((\ram64|Mux9~33_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~33_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux9~33_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~33_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~34 .lut_mask = 16'hF588;
defparam \ram64|Mux9~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N28
cycloneive_lcell_comb \ram64|Mux9~35 (
// Equation(s):
// \ram64|Mux9~35_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux9~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~35 .lut_mask = 16'hEE30;
defparam \ram64|Mux9~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
cycloneive_lcell_comb \ram64|Mux9~36 (
// Equation(s):
// \ram64|Mux9~36_combout  = (\addr[0]~input_o  & ((\ram64|Mux9~35_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q )) # (!\ram64|Mux9~35_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux9~35_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux9~35_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~36 .lut_mask = 16'hE6C4;
defparam \ram64|Mux9~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \ram64|Mux9~37 (
// Equation(s):
// \ram64|Mux9~37_combout  = (\addr[3]~input_o  & ((\ram64|Mux9~34_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((!\addr[2]~input_o  & \ram64|Mux9~36_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux9~34_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux9~36_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~37 .lut_mask = 16'hADA8;
defparam \ram64|Mux9~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \ram64|Mux9~38 (
// Equation(s):
// \ram64|Mux9~38_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \ram64|Mux9~39 (
// Equation(s):
// \ram64|Mux9~39_combout  = (\addr[1]~input_o  & ((\ram64|Mux9~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux9~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~39 .lut_mask = 16'hF388;
defparam \ram64|Mux9~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \ram64|Mux9~31 (
// Equation(s):
// \ram64|Mux9~31_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneive_lcell_comb \ram64|Mux9~32 (
// Equation(s):
// \ram64|Mux9~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux9~31_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~31_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux9~31_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~32 .lut_mask = 16'hF588;
defparam \ram64|Mux9~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneive_lcell_comb \ram64|Mux9~40 (
// Equation(s):
// \ram64|Mux9~40_combout  = (\ram64|Mux9~37_combout  & ((\ram64|Mux9~39_combout ) # ((!\addr[2]~input_o )))) # (!\ram64|Mux9~37_combout  & (((\addr[2]~input_o  & \ram64|Mux9~32_combout ))))

	.dataa(\ram64|Mux9~37_combout ),
	.datab(\ram64|Mux9~39_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux9~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~40 .lut_mask = 16'hDA8A;
defparam \ram64|Mux9~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \ram64|Mux9~0 (
// Equation(s):
// \ram64|Mux9~0_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~0 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \ram64|Mux9~1 (
// Equation(s):
// \ram64|Mux9~1_combout  = (\addr[2]~input_o  & ((\ram64|Mux9~0_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~0_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux9~0_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~1 .lut_mask = 16'hF588;
defparam \ram64|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \ram64|Mux9~7 (
// Equation(s):
// \ram64|Mux9~7_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \ram64|Mux9~8 (
// Equation(s):
// \ram64|Mux9~8_combout  = (\addr[3]~input_o  & ((\ram64|Mux9~7_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux9~7_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[6].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~8 .lut_mask = 16'hF388;
defparam \ram64|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb \ram64|Mux9~4 (
// Equation(s):
// \ram64|Mux9~4_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneive_lcell_comb \ram64|Mux9~5 (
// Equation(s):
// \ram64|Mux9~5_combout  = (\addr[2]~input_o  & ((\ram64|Mux9~4_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ))) # (!\ram64|Mux9~4_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux9~4_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~5 .lut_mask = 16'hF388;
defparam \ram64|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \ram64|Mux9~2 (
// Equation(s):
// \ram64|Mux9~2_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~2 .lut_mask = 16'hBA98;
defparam \ram64|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \ram64|Mux9~3 (
// Equation(s):
// \ram64|Mux9~3_combout  = (\addr[3]~input_o  & ((\ram64|Mux9~2_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q )) # (!\ram64|Mux9~2_combout  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux9~2_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux9~2_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[6].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[6].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~3 .lut_mask = 16'hE6C4;
defparam \ram64|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \ram64|Mux9~6 (
// Equation(s):
// \ram64|Mux9~6_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|Mux9~3_combout ))) # (!\addr[0]~input_o  & (\ram64|Mux9~5_combout ))))

	.dataa(\ram64|Mux9~5_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~6 .lut_mask = 16'hF2C2;
defparam \ram64|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneive_lcell_comb \ram64|Mux9~9 (
// Equation(s):
// \ram64|Mux9~9_combout  = (\addr[1]~input_o  & ((\ram64|Mux9~6_combout  & ((\ram64|Mux9~8_combout ))) # (!\ram64|Mux9~6_combout  & (\ram64|Mux9~1_combout )))) # (!\addr[1]~input_o  & (((\ram64|Mux9~6_combout ))))

	.dataa(\ram64|Mux9~1_combout ),
	.datab(\ram64|Mux9~8_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux9~6_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~9 .lut_mask = 16'hCFA0;
defparam \ram64|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneive_lcell_comb \ram64|Mux9~41 (
// Equation(s):
// \ram64|Mux9~41_combout  = (\ram64|Mux9~30_combout  & (((\ram64|Mux9~40_combout )) # (!\addr[5]~input_o ))) # (!\ram64|Mux9~30_combout  & (\addr[5]~input_o  & ((\ram64|Mux9~9_combout ))))

	.dataa(\ram64|Mux9~30_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux9~40_combout ),
	.datad(\ram64|Mux9~9_combout ),
	.cin(gnd),
	.combout(\ram64|Mux9~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux9~41 .lut_mask = 16'hE6A2;
defparam \ram64|Mux9~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \in[7]~input (
	.i(in[7]),
	.ibar(gnd),
	.o(\in[7]~input_o ));
// synopsys translate_off
defparam \in[7]~input .bus_hold = "false";
defparam \in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N26
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \ram64|Mux8~38 (
// Equation(s):
// \ram64|Mux8~38_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~38 .lut_mask = 16'hCCB8;
defparam \ram64|Mux8~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \ram64|Mux8~39 (
// Equation(s):
// \ram64|Mux8~39_combout  = (\addr[3]~input_o  & ((\ram64|Mux8~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux8~38_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~39 .lut_mask = 16'hF588;
defparam \ram64|Mux8~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N28
cycloneive_lcell_comb \ram64|Mux8~31 (
// Equation(s):
// \ram64|Mux8~31_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux8~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
cycloneive_lcell_comb \ram64|Mux8~32 (
// Equation(s):
// \ram64|Mux8~32_combout  = (\addr[3]~input_o  & ((\ram64|Mux8~31_combout  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q )) # (!\ram64|Mux8~31_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux8~31_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux8~31_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~32 .lut_mask = 16'hE6C4;
defparam \ram64|Mux8~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N4
cycloneive_lcell_comb \ram64|Mux8~35 (
// Equation(s):
// \ram64|Mux8~35_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N10
cycloneive_lcell_comb \ram64|Mux8~36 (
// Equation(s):
// \ram64|Mux8~36_combout  = (\ram64|Mux8~35_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux8~35_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ))))

	.dataa(\ram64|Mux8~35_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~36 .lut_mask = 16'hE6A2;
defparam \ram64|Mux8~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \ram64|Mux8~33 (
// Equation(s):
// \ram64|Mux8~33_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~33 .lut_mask = 16'hDC98;
defparam \ram64|Mux8~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cycloneive_lcell_comb \ram64|Mux8~34 (
// Equation(s):
// \ram64|Mux8~34_combout  = (\addr[2]~input_o  & ((\ram64|Mux8~33_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q )) # (!\ram64|Mux8~33_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux8~33_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux8~33_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~34 .lut_mask = 16'hE6C4;
defparam \ram64|Mux8~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cycloneive_lcell_comb \ram64|Mux8~37 (
// Equation(s):
// \ram64|Mux8~37_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|Mux8~34_combout )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & (\ram64|Mux8~36_combout )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux8~36_combout ),
	.datad(\ram64|Mux8~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~37 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneive_lcell_comb \ram64|Mux8~40 (
// Equation(s):
// \ram64|Mux8~40_combout  = (\addr[4]~input_o  & ((\ram64|Mux8~37_combout  & (\ram64|Mux8~39_combout )) # (!\ram64|Mux8~37_combout  & ((\ram64|Mux8~32_combout ))))) # (!\addr[4]~input_o  & (((\ram64|Mux8~37_combout ))))

	.dataa(\ram64|Mux8~39_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux8~32_combout ),
	.datad(\ram64|Mux8~37_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~40 .lut_mask = 16'hBBC0;
defparam \ram64|Mux8~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \ram64|Mux8~10 (
// Equation(s):
// \ram64|Mux8~10_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~10 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \ram64|Mux8~11 (
// Equation(s):
// \ram64|Mux8~11_combout  = (\addr[5]~input_o  & ((\ram64|Mux8~10_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~10_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux8~10_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~11 .lut_mask = 16'hF388;
defparam \ram64|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneive_lcell_comb \ram64|Mux8~17 (
// Equation(s):
// \ram64|Mux8~17_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~17 .lut_mask = 16'hEE50;
defparam \ram64|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \ram64|Mux8~18 (
// Equation(s):
// \ram64|Mux8~18_combout  = (\addr[5]~input_o  & ((\ram64|Mux8~17_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~17_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux8~17_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~18 .lut_mask = 16'hF388;
defparam \ram64|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneive_lcell_comb \ram64|Mux8~12 (
// Equation(s):
// \ram64|Mux8~12_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~12 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneive_lcell_comb \ram64|Mux8~13 (
// Equation(s):
// \ram64|Mux8~13_combout  = (\ram64|Mux8~12_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux8~12_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datab(\ram64|Mux8~12_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~13 .lut_mask = 16'hE2CC;
defparam \ram64|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \ram64|Mux8~14 (
// Equation(s):
// \ram64|Mux8~14_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~14 .lut_mask = 16'hDC98;
defparam \ram64|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
cycloneive_lcell_comb \ram64|Mux8~15 (
// Equation(s):
// \ram64|Mux8~15_combout  = (\addr[4]~input_o  & ((\ram64|Mux8~14_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~14_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux8~14_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~14_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~15 .lut_mask = 16'hF388;
defparam \ram64|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \ram64|Mux8~16 (
// Equation(s):
// \ram64|Mux8~16_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|Mux8~13_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & ((\ram64|Mux8~15_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux8~13_combout ),
	.datad(\ram64|Mux8~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~16 .lut_mask = 16'hB9A8;
defparam \ram64|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \ram64|Mux8~19 (
// Equation(s):
// \ram64|Mux8~19_combout  = (\addr[2]~input_o  & ((\ram64|Mux8~16_combout  & ((\ram64|Mux8~18_combout ))) # (!\ram64|Mux8~16_combout  & (\ram64|Mux8~11_combout )))) # (!\addr[2]~input_o  & (((\ram64|Mux8~16_combout ))))

	.dataa(\ram64|Mux8~11_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux8~18_combout ),
	.datad(\ram64|Mux8~16_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~19 .lut_mask = 16'hF388;
defparam \ram64|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N2
cycloneive_lcell_comb \ram64|Mux8~22 (
// Equation(s):
// \ram64|Mux8~22_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~22 .lut_mask = 16'hEE50;
defparam \ram64|Mux8~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cycloneive_lcell_comb \ram64|Mux8~23 (
// Equation(s):
// \ram64|Mux8~23_combout  = (\ram64|Mux8~22_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux8~22_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ))))

	.dataa(\ram64|Mux8~22_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~23 .lut_mask = 16'hE6A2;
defparam \ram64|Mux8~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb \ram64|Mux8~24 (
// Equation(s):
// \ram64|Mux8~24_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux8~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \ram64|Mux8~25 (
// Equation(s):
// \ram64|Mux8~25_combout  = (\addr[4]~input_o  & ((\ram64|Mux8~24_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~24_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux8~24_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~24_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~25 .lut_mask = 16'hF588;
defparam \ram64|Mux8~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cycloneive_lcell_comb \ram64|Mux8~26 (
// Equation(s):
// \ram64|Mux8~26_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|Mux8~23_combout )) # (!\addr[2]~input_o  & ((\ram64|Mux8~25_combout )))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux8~23_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux8~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~26 .lut_mask = 16'hE5E0;
defparam \ram64|Mux8~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneive_lcell_comb \ram64|Mux8~20 (
// Equation(s):
// \ram64|Mux8~20_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q )))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~20 .lut_mask = 16'hEE50;
defparam \ram64|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \ram64|Mux8~21 (
// Equation(s):
// \ram64|Mux8~21_combout  = (\ram64|Mux8~20_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux8~20_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ))))

	.dataa(\ram64|Mux8~20_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~21 .lut_mask = 16'hE6A2;
defparam \ram64|Mux8~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \ram64|Mux8~27 (
// Equation(s):
// \ram64|Mux8~27_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~27 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \ram64|Mux8~28 (
// Equation(s):
// \ram64|Mux8~28_combout  = (\addr[5]~input_o  & ((\ram64|Mux8~27_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~27_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux8~27_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~28 .lut_mask = 16'hF588;
defparam \ram64|Mux8~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \ram64|Mux8~29 (
// Equation(s):
// \ram64|Mux8~29_combout  = (\ram64|Mux8~26_combout  & (((\ram64|Mux8~28_combout ) # (!\addr[3]~input_o )))) # (!\ram64|Mux8~26_combout  & (\ram64|Mux8~21_combout  & (\addr[3]~input_o )))

	.dataa(\ram64|Mux8~26_combout ),
	.datab(\ram64|Mux8~21_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux8~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~29 .lut_mask = 16'hEA4A;
defparam \ram64|Mux8~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cycloneive_lcell_comb \ram64|Mux8~30 (
// Equation(s):
// \ram64|Mux8~30_combout  = (\addr[0]~input_o  & ((\ram64|Mux8~19_combout ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((!\addr[1]~input_o  & \ram64|Mux8~29_combout ))))

	.dataa(\ram64|Mux8~19_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux8~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~30 .lut_mask = 16'hCBC8;
defparam \ram64|Mux8~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
cycloneive_lcell_comb \ram64|Mux8~0 (
// Equation(s):
// \ram64|Mux8~0_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q )))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~0 .lut_mask = 16'hEE30;
defparam \ram64|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneive_lcell_comb \ram64|Mux8~1 (
// Equation(s):
// \ram64|Mux8~1_combout  = (\addr[4]~input_o  & ((\ram64|Mux8~0_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q )) # (!\ram64|Mux8~0_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux8~0_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux8~0_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~1 .lut_mask = 16'hE6C4;
defparam \ram64|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N30
cycloneive_lcell_comb \ram64|Mux8~2 (
// Equation(s):
// \ram64|Mux8~2_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~2 .lut_mask = 16'hAAD8;
defparam \ram64|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneive_lcell_comb \ram64|Mux8~3 (
// Equation(s):
// \ram64|Mux8~3_combout  = (\addr[5]~input_o  & ((\ram64|Mux8~2_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~2_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux8~2_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~2_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~3 .lut_mask = 16'hF588;
defparam \ram64|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout  = \in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[7]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \ram64|Mux8~4 (
// Equation(s):
// \ram64|Mux8~4_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cycloneive_lcell_comb \ram64|Mux8~5 (
// Equation(s):
// \ram64|Mux8~5_combout  = (\ram64|Mux8~4_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux8~4_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|Mux8~4_combout ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~5 .lut_mask = 16'hE4AA;
defparam \ram64|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cycloneive_lcell_comb \ram64|Mux8~6 (
// Equation(s):
// \ram64|Mux8~6_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|Mux8~3_combout )) # (!\addr[2]~input_o  & ((\ram64|Mux8~5_combout )))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux8~3_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux8~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~6 .lut_mask = 16'hE5E0;
defparam \ram64|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N8
cycloneive_lcell_comb \ram64|Mux8~7 (
// Equation(s):
// \ram64|Mux8~7_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q )))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~7 .lut_mask = 16'hEE30;
defparam \ram64|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \ram64|Mux8~8 (
// Equation(s):
// \ram64|Mux8~8_combout  = (\addr[5]~input_o  & ((\ram64|Mux8~7_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ))) # (!\ram64|Mux8~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux8~7_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[7].register1|out~q ),
	.datad(\ram64|Mux8~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~8 .lut_mask = 16'hF388;
defparam \ram64|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cycloneive_lcell_comb \ram64|Mux8~9 (
// Equation(s):
// \ram64|Mux8~9_combout  = (\addr[3]~input_o  & ((\ram64|Mux8~6_combout  & ((\ram64|Mux8~8_combout ))) # (!\ram64|Mux8~6_combout  & (\ram64|Mux8~1_combout )))) # (!\addr[3]~input_o  & (((\ram64|Mux8~6_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux8~1_combout ),
	.datac(\ram64|Mux8~6_combout ),
	.datad(\ram64|Mux8~8_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~9 .lut_mask = 16'hF858;
defparam \ram64|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cycloneive_lcell_comb \ram64|Mux8~41 (
// Equation(s):
// \ram64|Mux8~41_combout  = (\ram64|Mux8~30_combout  & ((\ram64|Mux8~40_combout ) # ((!\addr[1]~input_o )))) # (!\ram64|Mux8~30_combout  & (((\addr[1]~input_o  & \ram64|Mux8~9_combout ))))

	.dataa(\ram64|Mux8~40_combout ),
	.datab(\ram64|Mux8~30_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux8~9_combout ),
	.cin(gnd),
	.combout(\ram64|Mux8~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux8~41 .lut_mask = 16'hBC8C;
defparam \ram64|Mux8~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \in[8]~input (
	.i(in[8]),
	.ibar(gnd),
	.o(\in[8]~input_o ));
// synopsys translate_off
defparam \in[8]~input .bus_hold = "false";
defparam \in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N8
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N2
cycloneive_lcell_comb \ram64|Mux7~38 (
// Equation(s):
// \ram64|Mux7~38_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N24
cycloneive_lcell_comb \ram64|Mux7~39 (
// Equation(s):
// \ram64|Mux7~39_combout  = (\addr[0]~input_o  & ((\ram64|Mux7~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ))) # (!\ram64|Mux7~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux7~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|Mux7~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~39 .lut_mask = 16'hF388;
defparam \ram64|Mux7~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \ram64|Mux7~35 (
// Equation(s):
// \ram64|Mux7~35_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N20
cycloneive_lcell_comb \ram64|Mux7~36 (
// Equation(s):
// \ram64|Mux7~36_combout  = (\addr[1]~input_o  & ((\ram64|Mux7~35_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ))) # (!\ram64|Mux7~35_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux7~35_combout ))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|Mux7~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~36 .lut_mask = 16'hF388;
defparam \ram64|Mux7~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N18
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N4
cycloneive_lcell_comb \ram64|Mux7~33 (
// Equation(s):
// \ram64|Mux7~33_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q )))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~33 .lut_mask = 16'hEE30;
defparam \ram64|Mux7~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \ram64|Mux7~34 (
// Equation(s):
// \ram64|Mux7~34_combout  = (\ram64|Mux7~33_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux7~33_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ))))

	.dataa(\ram64|Mux7~33_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~34 .lut_mask = 16'hE6A2;
defparam \ram64|Mux7~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \ram64|Mux7~37 (
// Equation(s):
// \ram64|Mux7~37_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|Mux7~34_combout ))) # (!\addr[4]~input_o  & (\ram64|Mux7~36_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux7~36_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux7~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~37 .lut_mask = 16'hF4A4;
defparam \ram64|Mux7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N0
cycloneive_lcell_comb \ram64|Mux7~31 (
// Equation(s):
// \ram64|Mux7~31_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~31 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N19
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N18
cycloneive_lcell_comb \ram64|Mux7~32 (
// Equation(s):
// \ram64|Mux7~32_combout  = (\ram64|Mux7~31_combout  & (((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q )) # (!\addr[1]~input_o ))) # (!\ram64|Mux7~31_combout  & (\addr[1]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ))))

	.dataa(\ram64|Mux7~31_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~32 .lut_mask = 16'hE6A2;
defparam \ram64|Mux7~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \ram64|Mux7~40 (
// Equation(s):
// \ram64|Mux7~40_combout  = (\addr[5]~input_o  & ((\ram64|Mux7~37_combout  & (\ram64|Mux7~39_combout )) # (!\ram64|Mux7~37_combout  & ((\ram64|Mux7~32_combout ))))) # (!\addr[5]~input_o  & (((\ram64|Mux7~37_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux7~39_combout ),
	.datac(\ram64|Mux7~37_combout ),
	.datad(\ram64|Mux7~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~40 .lut_mask = 16'hDAD0;
defparam \ram64|Mux7~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y3_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cycloneive_lcell_comb \ram64|Mux7~22 (
// Equation(s):
// \ram64|Mux7~22_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~22 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N0
cycloneive_lcell_comb \ram64|Mux7~23 (
// Equation(s):
// \ram64|Mux7~23_combout  = (\addr[1]~input_o  & ((\ram64|Mux7~22_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ))) # (!\ram64|Mux7~22_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux7~22_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|Mux7~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~23 .lut_mask = 16'hF588;
defparam \ram64|Mux7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \ram64|Mux7~24 (
// Equation(s):
// \ram64|Mux7~24_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q )) # (!\addr[1]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~24 .lut_mask = 16'hEE50;
defparam \ram64|Mux7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N8
cycloneive_lcell_comb \ram64|Mux7~25 (
// Equation(s):
// \ram64|Mux7~25_combout  = (\ram64|Mux7~24_combout  & (((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q )) # (!\addr[0]~input_o ))) # (!\ram64|Mux7~24_combout  & (\addr[0]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ))))

	.dataa(\ram64|Mux7~24_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~25 .lut_mask = 16'hE6A2;
defparam \ram64|Mux7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \ram64|Mux7~26 (
// Equation(s):
// \ram64|Mux7~26_combout  = (\addr[4]~input_o  & ((\ram64|Mux7~23_combout ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & (((\ram64|Mux7~25_combout  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux7~23_combout ),
	.datac(\ram64|Mux7~25_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~26 .lut_mask = 16'hAAD8;
defparam \ram64|Mux7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N22
cycloneive_lcell_comb \ram64|Mux7~27 (
// Equation(s):
// \ram64|Mux7~27_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
cycloneive_lcell_comb \ram64|Mux7~28 (
// Equation(s):
// \ram64|Mux7~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux7~27_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q )) # (!\ram64|Mux7~27_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux7~27_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux7~27_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~28 .lut_mask = 16'hE6C4;
defparam \ram64|Mux7~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb \ram64|Mux7~20 (
// Equation(s):
// \ram64|Mux7~20_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb \ram64|Mux7~21 (
// Equation(s):
// \ram64|Mux7~21_combout  = (\ram64|Mux7~20_combout  & (((\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux7~20_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux7~20_combout ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~21 .lut_mask = 16'hE4AA;
defparam \ram64|Mux7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cycloneive_lcell_comb \ram64|Mux7~29 (
// Equation(s):
// \ram64|Mux7~29_combout  = (\ram64|Mux7~26_combout  & ((\ram64|Mux7~28_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux7~26_combout  & (((\addr[5]~input_o  & \ram64|Mux7~21_combout ))))

	.dataa(\ram64|Mux7~26_combout ),
	.datab(\ram64|Mux7~28_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux7~21_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~29 .lut_mask = 16'hDA8A;
defparam \ram64|Mux7~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N10
cycloneive_lcell_comb \ram64|Mux7~10 (
// Equation(s):
// \ram64|Mux7~10_combout  = (\addr[0]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q  & !\addr[1]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~10 .lut_mask = 16'hCCB8;
defparam \ram64|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y3_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cycloneive_lcell_comb \ram64|Mux7~11 (
// Equation(s):
// \ram64|Mux7~11_combout  = (\addr[1]~input_o  & ((\ram64|Mux7~10_combout  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q )) # (!\ram64|Mux7~10_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux7~10_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux7~10_combout ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~11 .lut_mask = 16'hE6C4;
defparam \ram64|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N20
cycloneive_lcell_comb \ram64|Mux7~17 (
// Equation(s):
// \ram64|Mux7~17_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N22
cycloneive_lcell_comb \ram64|Mux7~18 (
// Equation(s):
// \ram64|Mux7~18_combout  = (\addr[1]~input_o  & ((\ram64|Mux7~17_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ))) # (!\ram64|Mux7~17_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux7~17_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|Mux7~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~18 .lut_mask = 16'hF588;
defparam \ram64|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N2
cycloneive_lcell_comb \ram64|Mux7~14 (
// Equation(s):
// \ram64|Mux7~14_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~14 .lut_mask = 16'hDC98;
defparam \ram64|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N0
cycloneive_lcell_comb \ram64|Mux7~15 (
// Equation(s):
// \ram64|Mux7~15_combout  = (\ram64|Mux7~14_combout  & (((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux7~14_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.datab(\ram64|Mux7~14_combout ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~15 .lut_mask = 16'hE2CC;
defparam \ram64|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \ram64|Mux7~12 (
// Equation(s):
// \ram64|Mux7~12_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~12 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \ram64|Mux7~13 (
// Equation(s):
// \ram64|Mux7~13_combout  = (\ram64|Mux7~12_combout  & (((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux7~12_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux7~12_combout ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~13 .lut_mask = 16'hE4AA;
defparam \ram64|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \ram64|Mux7~16 (
// Equation(s):
// \ram64|Mux7~16_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|Mux7~13_combout ))) # (!\addr[5]~input_o  & (\ram64|Mux7~15_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux7~15_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux7~13_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~16 .lut_mask = 16'hF4A4;
defparam \ram64|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cycloneive_lcell_comb \ram64|Mux7~19 (
// Equation(s):
// \ram64|Mux7~19_combout  = (\addr[4]~input_o  & ((\ram64|Mux7~16_combout  & ((\ram64|Mux7~18_combout ))) # (!\ram64|Mux7~16_combout  & (\ram64|Mux7~11_combout )))) # (!\addr[4]~input_o  & (((\ram64|Mux7~16_combout ))))

	.dataa(\ram64|Mux7~11_combout ),
	.datab(\ram64|Mux7~18_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux7~16_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~19 .lut_mask = 16'hCFA0;
defparam \ram64|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \ram64|Mux7~30 (
// Equation(s):
// \ram64|Mux7~30_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|Mux7~19_combout ))) # (!\addr[2]~input_o  & (\ram64|Mux7~29_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux7~29_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux7~19_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~30 .lut_mask = 16'hF4A4;
defparam \ram64|Mux7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N22
cycloneive_lcell_comb \ram64|Mux7~0 (
// Equation(s):
// \ram64|Mux7~0_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q )))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~0 .lut_mask = 16'hEE50;
defparam \ram64|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneive_lcell_comb \ram64|Mux7~1 (
// Equation(s):
// \ram64|Mux7~1_combout  = (\ram64|Mux7~0_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux7~0_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.datab(\ram64|Mux7~0_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~1 .lut_mask = 16'hE2CC;
defparam \ram64|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \ram64|Mux7~7 (
// Equation(s):
// \ram64|Mux7~7_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q )) # (!\addr[5]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q )))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~7 .lut_mask = 16'hEE30;
defparam \ram64|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \ram64|Mux7~8 (
// Equation(s):
// \ram64|Mux7~8_combout  = (\addr[4]~input_o  & ((\ram64|Mux7~7_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q )) # (!\ram64|Mux7~7_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux7~7_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux7~7_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~8 .lut_mask = 16'hE6C4;
defparam \ram64|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \ram64|Mux7~2 (
// Equation(s):
// \ram64|Mux7~2_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneive_lcell_comb \ram64|Mux7~3 (
// Equation(s):
// \ram64|Mux7~3_combout  = (\addr[5]~input_o  & ((\ram64|Mux7~2_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ))) # (!\ram64|Mux7~2_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux7~2_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~3 .lut_mask = 16'hF388;
defparam \ram64|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N18
cycloneive_lcell_comb \ram64|Mux7~4 (
// Equation(s):
// \ram64|Mux7~4_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout  = \in[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[8]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \ram64|Mux7~5 (
// Equation(s):
// \ram64|Mux7~5_combout  = (\ram64|Mux7~4_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux7~4_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ))))

	.dataa(\ram64|Mux7~4_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[8].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \ram64|Mux7~6 (
// Equation(s):
// \ram64|Mux7~6_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|Mux7~3_combout )) # (!\addr[1]~input_o  & ((\ram64|Mux7~5_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux7~3_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~6 .lut_mask = 16'hE5E0;
defparam \ram64|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \ram64|Mux7~9 (
// Equation(s):
// \ram64|Mux7~9_combout  = (\addr[0]~input_o  & ((\ram64|Mux7~6_combout  & ((\ram64|Mux7~8_combout ))) # (!\ram64|Mux7~6_combout  & (\ram64|Mux7~1_combout )))) # (!\addr[0]~input_o  & (((\ram64|Mux7~6_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux7~1_combout ),
	.datac(\ram64|Mux7~8_combout ),
	.datad(\ram64|Mux7~6_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~9 .lut_mask = 16'hF588;
defparam \ram64|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \ram64|Mux7~41 (
// Equation(s):
// \ram64|Mux7~41_combout  = (\addr[3]~input_o  & ((\ram64|Mux7~30_combout  & (\ram64|Mux7~40_combout )) # (!\ram64|Mux7~30_combout  & ((\ram64|Mux7~9_combout ))))) # (!\addr[3]~input_o  & (((\ram64|Mux7~30_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux7~40_combout ),
	.datac(\ram64|Mux7~30_combout ),
	.datad(\ram64|Mux7~9_combout ),
	.cin(gnd),
	.combout(\ram64|Mux7~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux7~41 .lut_mask = 16'hDAD0;
defparam \ram64|Mux7~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \in[9]~input (
	.i(in[9]),
	.ibar(gnd),
	.o(\in[9]~input_o ));
// synopsys translate_off
defparam \in[9]~input .bus_hold = "false";
defparam \in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb \ram64|Mux6~12 (
// Equation(s):
// \ram64|Mux6~12_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~12 .lut_mask = 16'hAAD8;
defparam \ram64|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \ram64|Mux6~13 (
// Equation(s):
// \ram64|Mux6~13_combout  = (\ram64|Mux6~12_combout  & (((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux6~12_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ))))

	.dataa(\ram64|Mux6~12_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneive_lcell_comb \ram64|Mux6~14 (
// Equation(s):
// \ram64|Mux6~14_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \ram64|Mux6~15 (
// Equation(s):
// \ram64|Mux6~15_combout  = (\addr[2]~input_o  & ((\ram64|Mux6~14_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q )) # (!\ram64|Mux6~14_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux6~14_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux6~14_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~15 .lut_mask = 16'hE6C4;
defparam \ram64|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
cycloneive_lcell_comb \ram64|Mux6~16 (
// Equation(s):
// \ram64|Mux6~16_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|Mux6~13_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & ((\ram64|Mux6~15_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux6~13_combout ),
	.datad(\ram64|Mux6~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~16 .lut_mask = 16'hB9A8;
defparam \ram64|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \ram64|Mux6~10 (
// Equation(s):
// \ram64|Mux6~10_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~10 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \ram64|Mux6~11 (
// Equation(s):
// \ram64|Mux6~11_combout  = (\ram64|Mux6~10_combout  & (((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux6~10_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ))))

	.dataa(\ram64|Mux6~10_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~11 .lut_mask = 16'hE6A2;
defparam \ram64|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cycloneive_lcell_comb \ram64|Mux6~17 (
// Equation(s):
// \ram64|Mux6~17_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~17 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \ram64|Mux6~18 (
// Equation(s):
// \ram64|Mux6~18_combout  = (\addr[3]~input_o  & ((\ram64|Mux6~17_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q )) # (!\ram64|Mux6~17_combout  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux6~17_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux6~17_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~18 .lut_mask = 16'hE6C4;
defparam \ram64|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneive_lcell_comb \ram64|Mux6~19 (
// Equation(s):
// \ram64|Mux6~19_combout  = (\ram64|Mux6~16_combout  & (((\ram64|Mux6~18_combout )) # (!\addr[1]~input_o ))) # (!\ram64|Mux6~16_combout  & (\addr[1]~input_o  & (\ram64|Mux6~11_combout )))

	.dataa(\ram64|Mux6~16_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux6~11_combout ),
	.datad(\ram64|Mux6~18_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~19 .lut_mask = 16'hEA62;
defparam \ram64|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \ram64|Mux6~20 (
// Equation(s):
// \ram64|Mux6~20_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q )))))

	.dataa(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~20 .lut_mask = 16'hEE30;
defparam \ram64|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \ram64|Mux6~21 (
// Equation(s):
// \ram64|Mux6~21_combout  = (\ram64|Mux6~20_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux6~20_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ))))

	.dataa(\ram64|Mux6~20_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~21 .lut_mask = 16'hE6A2;
defparam \ram64|Mux6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N30
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N15
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \ram64|Mux6~24 (
// Equation(s):
// \ram64|Mux6~24_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \ram64|Mux6~25 (
// Equation(s):
// \ram64|Mux6~25_combout  = (\ram64|Mux6~24_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ) # (!\addr[2]~input_o )))) # (!\ram64|Mux6~24_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q  & ((\addr[2]~input_o ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datab(\ram64|Mux6~24_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~25 .lut_mask = 16'hE2CC;
defparam \ram64|Mux6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N16
cycloneive_lcell_comb \ram64|Mux6~22 (
// Equation(s):
// \ram64|Mux6~22_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~22 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneive_lcell_comb \ram64|Mux6~23 (
// Equation(s):
// \ram64|Mux6~23_combout  = (\addr[3]~input_o  & ((\ram64|Mux6~22_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ))) # (!\ram64|Mux6~22_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux6~22_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|Mux6~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~23 .lut_mask = 16'hF588;
defparam \ram64|Mux6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneive_lcell_comb \ram64|Mux6~26 (
// Equation(s):
// \ram64|Mux6~26_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|Mux6~23_combout )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & (\ram64|Mux6~25_combout )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux6~25_combout ),
	.datad(\ram64|Mux6~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~26 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N29
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
cycloneive_lcell_comb \ram64|Mux6~27 (
// Equation(s):
// \ram64|Mux6~27_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~27 .lut_mask = 16'hCCB8;
defparam \ram64|Mux6~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \ram64|Mux6~28 (
// Equation(s):
// \ram64|Mux6~28_combout  = (\addr[3]~input_o  & ((\ram64|Mux6~27_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ))) # (!\ram64|Mux6~27_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux6~27_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|Mux6~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~28 .lut_mask = 16'hF588;
defparam \ram64|Mux6~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
cycloneive_lcell_comb \ram64|Mux6~29 (
// Equation(s):
// \ram64|Mux6~29_combout  = (\addr[1]~input_o  & ((\ram64|Mux6~26_combout  & ((\ram64|Mux6~28_combout ))) # (!\ram64|Mux6~26_combout  & (\ram64|Mux6~21_combout )))) # (!\addr[1]~input_o  & (((\ram64|Mux6~26_combout ))))

	.dataa(\ram64|Mux6~21_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux6~26_combout ),
	.datad(\ram64|Mux6~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~29 .lut_mask = 16'hF838;
defparam \ram64|Mux6~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N6
cycloneive_lcell_comb \ram64|Mux6~30 (
// Equation(s):
// \ram64|Mux6~30_combout  = (\addr[5]~input_o  & ((\ram64|Mux6~19_combout ) # ((\addr[4]~input_o )))) # (!\addr[5]~input_o  & (((!\addr[4]~input_o  & \ram64|Mux6~29_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux6~19_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux6~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~30 .lut_mask = 16'hADA8;
defparam \ram64|Mux6~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \ram64|Mux6~38 (
// Equation(s):
// \ram64|Mux6~38_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \ram64|Mux6~39 (
// Equation(s):
// \ram64|Mux6~39_combout  = (\addr[1]~input_o  & ((\ram64|Mux6~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ))) # (!\ram64|Mux6~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux6~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|Mux6~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~39 .lut_mask = 16'hF388;
defparam \ram64|Mux6~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N22
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneive_lcell_comb \ram64|Mux6~35 (
// Equation(s):
// \ram64|Mux6~35_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N0
cycloneive_lcell_comb \ram64|Mux6~36 (
// Equation(s):
// \ram64|Mux6~36_combout  = (\addr[0]~input_o  & ((\ram64|Mux6~35_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ))) # (!\ram64|Mux6~35_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux6~35_combout ))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|Mux6~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~36 .lut_mask = 16'hF388;
defparam \ram64|Mux6~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneive_lcell_comb \ram64|Mux6~33 (
// Equation(s):
// \ram64|Mux6~33_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~33 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
cycloneive_lcell_comb \ram64|Mux6~34 (
// Equation(s):
// \ram64|Mux6~34_combout  = (\ram64|Mux6~33_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux6~33_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux6~33_combout ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~34 .lut_mask = 16'hE4AA;
defparam \ram64|Mux6~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneive_lcell_comb \ram64|Mux6~37 (
// Equation(s):
// \ram64|Mux6~37_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|Mux6~34_combout ))) # (!\addr[3]~input_o  & (\ram64|Mux6~36_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux6~36_combout ),
	.datad(\ram64|Mux6~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~37 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \ram64|Mux6~31 (
// Equation(s):
// \ram64|Mux6~31_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \ram64|Mux6~32 (
// Equation(s):
// \ram64|Mux6~32_combout  = (\ram64|Mux6~31_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ) # (!\addr[1]~input_o )))) # (!\ram64|Mux6~31_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux6~31_combout ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~32 .lut_mask = 16'hE4AA;
defparam \ram64|Mux6~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
cycloneive_lcell_comb \ram64|Mux6~40 (
// Equation(s):
// \ram64|Mux6~40_combout  = (\ram64|Mux6~37_combout  & ((\ram64|Mux6~39_combout ) # ((!\addr[2]~input_o )))) # (!\ram64|Mux6~37_combout  & (((\addr[2]~input_o  & \ram64|Mux6~32_combout ))))

	.dataa(\ram64|Mux6~39_combout ),
	.datab(\ram64|Mux6~37_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux6~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~40 .lut_mask = 16'hBC8C;
defparam \ram64|Mux6~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N18
cycloneive_lcell_comb \ram64|Mux6~2 (
// Equation(s):
// \ram64|Mux6~2_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \ram64|Mux6~3 (
// Equation(s):
// \ram64|Mux6~3_combout  = (\addr[2]~input_o  & ((\ram64|Mux6~2_combout  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q )) # (!\ram64|Mux6~2_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux6~2_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux6~2_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~3 .lut_mask = 16'hE6C4;
defparam \ram64|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N28
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneive_lcell_comb \ram64|Mux6~4 (
// Equation(s):
// \ram64|Mux6~4_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[9].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N22
cycloneive_lcell_comb \ram64|Mux6~5 (
// Equation(s):
// \ram64|Mux6~5_combout  = (\addr[2]~input_o  & ((\ram64|Mux6~4_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ))) # (!\ram64|Mux6~4_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux6~4_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[9].register1|out~q ),
	.datad(\ram64|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~5 .lut_mask = 16'hF388;
defparam \ram64|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneive_lcell_comb \ram64|Mux6~6 (
// Equation(s):
// \ram64|Mux6~6_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|Mux6~3_combout )) # (!\addr[1]~input_o  & ((\ram64|Mux6~5_combout )))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux6~3_combout ),
	.datad(\ram64|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~6 .lut_mask = 16'hD9C8;
defparam \ram64|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
cycloneive_lcell_comb \ram64|Mux6~7 (
// Equation(s):
// \ram64|Mux6~7_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~7 .lut_mask = 16'hCCB8;
defparam \ram64|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
cycloneive_lcell_comb \ram64|Mux6~8 (
// Equation(s):
// \ram64|Mux6~8_combout  = (\ram64|Mux6~7_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux6~7_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[9].register1|out~q ),
	.datab(\ram64|Mux6~7_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~8 .lut_mask = 16'hE2CC;
defparam \ram64|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout  = \in[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[9]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneive_lcell_comb \ram64|Mux6~0 (
// Equation(s):
// \ram64|Mux6~0_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q )))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~0 .lut_mask = 16'hEE30;
defparam \ram64|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \ram64|Mux6~1 (
// Equation(s):
// \ram64|Mux6~1_combout  = (\ram64|Mux6~0_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux6~0_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[9].register1|out~q ),
	.datab(\ram64|Mux6~0_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[9].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~1 .lut_mask = 16'hE2CC;
defparam \ram64|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneive_lcell_comb \ram64|Mux6~9 (
// Equation(s):
// \ram64|Mux6~9_combout  = (\ram64|Mux6~6_combout  & ((\ram64|Mux6~8_combout ) # ((!\addr[0]~input_o )))) # (!\ram64|Mux6~6_combout  & (((\addr[0]~input_o  & \ram64|Mux6~1_combout ))))

	.dataa(\ram64|Mux6~6_combout ),
	.datab(\ram64|Mux6~8_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux6~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~9 .lut_mask = 16'hDA8A;
defparam \ram64|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
cycloneive_lcell_comb \ram64|Mux6~41 (
// Equation(s):
// \ram64|Mux6~41_combout  = (\ram64|Mux6~30_combout  & ((\ram64|Mux6~40_combout ) # ((!\addr[4]~input_o )))) # (!\ram64|Mux6~30_combout  & (((\addr[4]~input_o  & \ram64|Mux6~9_combout ))))

	.dataa(\ram64|Mux6~30_combout ),
	.datab(\ram64|Mux6~40_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux6~9_combout ),
	.cin(gnd),
	.combout(\ram64|Mux6~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux6~41 .lut_mask = 16'hDA8A;
defparam \ram64|Mux6~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \in[10]~input (
	.i(in[10]),
	.ibar(gnd),
	.o(\in[10]~input_o ));
// synopsys translate_off
defparam \in[10]~input .bus_hold = "false";
defparam \in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N16
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y3_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
cycloneive_lcell_comb \ram64|Mux5~38 (
// Equation(s):
// \ram64|Mux5~38_combout  = (\addr[2]~input_o  & ((\addr[3]~input_o ) # ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q )))) # (!\addr[2]~input_o  & (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~38 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \ram64|Mux5~39 (
// Equation(s):
// \ram64|Mux5~39_combout  = (\ram64|Mux5~38_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux5~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datab(\ram64|Mux5~38_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~39 .lut_mask = 16'hE2CC;
defparam \ram64|Mux5~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N18
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N2
cycloneive_lcell_comb \ram64|Mux5~31 (
// Equation(s):
// \ram64|Mux5~31_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~31 .lut_mask = 16'hAAD8;
defparam \ram64|Mux5~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N9
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \ram64|Mux5~32 (
// Equation(s):
// \ram64|Mux5~32_combout  = (\ram64|Mux5~31_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux5~31_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ))))

	.dataa(\ram64|Mux5~31_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~32 .lut_mask = 16'hE6A2;
defparam \ram64|Mux5~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cycloneive_lcell_comb \ram64|Mux5~33 (
// Equation(s):
// \ram64|Mux5~33_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~33 .lut_mask = 16'hDC98;
defparam \ram64|Mux5~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \ram64|Mux5~34 (
// Equation(s):
// \ram64|Mux5~34_combout  = (\addr[2]~input_o  & ((\ram64|Mux5~33_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~33_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux5~33_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~33_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~34 .lut_mask = 16'hF588;
defparam \ram64|Mux5~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \ram64|Mux5~35 (
// Equation(s):
// \ram64|Mux5~35_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~35 .lut_mask = 16'hEE50;
defparam \ram64|Mux5~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N16
cycloneive_lcell_comb \ram64|Mux5~36 (
// Equation(s):
// \ram64|Mux5~36_combout  = (\addr[2]~input_o  & ((\ram64|Mux5~35_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~35_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux5~35_combout ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~36 .lut_mask = 16'hF388;
defparam \ram64|Mux5~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \ram64|Mux5~37 (
// Equation(s):
// \ram64|Mux5~37_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & (\ram64|Mux5~34_combout )) # (!\addr[5]~input_o  & ((\ram64|Mux5~36_combout )))))

	.dataa(\ram64|Mux5~34_combout ),
	.datab(\ram64|Mux5~36_combout ),
	.datac(\addr[4]~input_o ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~37 .lut_mask = 16'hFA0C;
defparam \ram64|Mux5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \ram64|Mux5~40 (
// Equation(s):
// \ram64|Mux5~40_combout  = (\addr[4]~input_o  & ((\ram64|Mux5~37_combout  & (\ram64|Mux5~39_combout )) # (!\ram64|Mux5~37_combout  & ((\ram64|Mux5~32_combout ))))) # (!\addr[4]~input_o  & (((\ram64|Mux5~37_combout ))))

	.dataa(\ram64|Mux5~39_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux5~32_combout ),
	.datad(\ram64|Mux5~37_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~40 .lut_mask = 16'hBBC0;
defparam \ram64|Mux5~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N2
cycloneive_lcell_comb \ram64|Mux5~2 (
// Equation(s):
// \ram64|Mux5~2_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~2 .lut_mask = 16'hDC98;
defparam \ram64|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneive_lcell_comb \ram64|Mux5~3 (
// Equation(s):
// \ram64|Mux5~3_combout  = (\ram64|Mux5~2_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux5~2_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|Mux5~2_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~3 .lut_mask = 16'hE4AA;
defparam \ram64|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \ram64|Mux5~4 (
// Equation(s):
// \ram64|Mux5~4_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneive_lcell_comb \ram64|Mux5~5 (
// Equation(s):
// \ram64|Mux5~5_combout  = (\ram64|Mux5~4_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux5~4_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ))))

	.dataa(\ram64|Mux5~4_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \ram64|Mux5~6 (
// Equation(s):
// \ram64|Mux5~6_combout  = (\addr[3]~input_o  & ((\ram64|Mux5~3_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((\ram64|Mux5~5_combout  & !\addr[2]~input_o ))))

	.dataa(\ram64|Mux5~3_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux5~5_combout ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~6 .lut_mask = 16'hCCB8;
defparam \ram64|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N20
cycloneive_lcell_comb \ram64|Mux5~7 (
// Equation(s):
// \ram64|Mux5~7_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~7 .lut_mask = 16'hAAD8;
defparam \ram64|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \ram64|Mux5~8 (
// Equation(s):
// \ram64|Mux5~8_combout  = (\addr[5]~input_o  & ((\ram64|Mux5~7_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux5~7_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~8 .lut_mask = 16'hF588;
defparam \ram64|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \ram64|Mux5~0 (
// Equation(s):
// \ram64|Mux5~0_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \ram64|Mux5~1 (
// Equation(s):
// \ram64|Mux5~1_combout  = (\ram64|Mux5~0_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux5~0_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ))))

	.dataa(\ram64|Mux5~0_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~1 .lut_mask = 16'hE6A2;
defparam \ram64|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \ram64|Mux5~9 (
// Equation(s):
// \ram64|Mux5~9_combout  = (\ram64|Mux5~6_combout  & (((\ram64|Mux5~8_combout )) # (!\addr[2]~input_o ))) # (!\ram64|Mux5~6_combout  & (\addr[2]~input_o  & ((\ram64|Mux5~1_combout ))))

	.dataa(\ram64|Mux5~6_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux5~8_combout ),
	.datad(\ram64|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~9 .lut_mask = 16'hE6A2;
defparam \ram64|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneive_lcell_comb \ram64|Mux5~20 (
// Equation(s):
// \ram64|Mux5~20_combout  = (\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ) # ((\addr[4]~input_o )))) # (!\addr[5]~input_o  & 
// (((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q  & !\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~20 .lut_mask = 16'hCCB8;
defparam \ram64|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \ram64|Mux5~21 (
// Equation(s):
// \ram64|Mux5~21_combout  = (\addr[4]~input_o  & ((\ram64|Mux5~20_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~20_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux5~20_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~20_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~21 .lut_mask = 16'hF388;
defparam \ram64|Mux5~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y1_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \ram64|Mux5~27 (
// Equation(s):
// \ram64|Mux5~27_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~27 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \ram64|Mux5~28 (
// Equation(s):
// \ram64|Mux5~28_combout  = (\addr[5]~input_o  & ((\ram64|Mux5~27_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~27_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux5~27_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~28 .lut_mask = 16'hF388;
defparam \ram64|Mux5~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N10
cycloneive_lcell_comb \ram64|Mux5~22 (
// Equation(s):
// \ram64|Mux5~22_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~22 .lut_mask = 16'hEE50;
defparam \ram64|Mux5~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cycloneive_lcell_comb \ram64|Mux5~23 (
// Equation(s):
// \ram64|Mux5~23_combout  = (\ram64|Mux5~22_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ) # (!\addr[5]~input_o )))) # (!\ram64|Mux5~22_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q  & ((\addr[5]~input_o ))))

	.dataa(\ram64|Mux5~22_combout ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~23 .lut_mask = 16'hE4AA;
defparam \ram64|Mux5~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb \ram64|Mux5~24 (
// Equation(s):
// \ram64|Mux5~24_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \ram64|Mux5~25 (
// Equation(s):
// \ram64|Mux5~25_combout  = (\addr[4]~input_o  & ((\ram64|Mux5~24_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q )) # (!\ram64|Mux5~24_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux5~24_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux5~24_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux5~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \ram64|Mux5~26 (
// Equation(s):
// \ram64|Mux5~26_combout  = (\addr[2]~input_o  & ((\ram64|Mux5~23_combout ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & (((!\addr[3]~input_o  & \ram64|Mux5~25_combout ))))

	.dataa(\ram64|Mux5~23_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux5~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~26 .lut_mask = 16'hCBC8;
defparam \ram64|Mux5~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \ram64|Mux5~29 (
// Equation(s):
// \ram64|Mux5~29_combout  = (\addr[3]~input_o  & ((\ram64|Mux5~26_combout  & ((\ram64|Mux5~28_combout ))) # (!\ram64|Mux5~26_combout  & (\ram64|Mux5~21_combout )))) # (!\addr[3]~input_o  & (((\ram64|Mux5~26_combout ))))

	.dataa(\ram64|Mux5~21_combout ),
	.datab(\ram64|Mux5~28_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux5~26_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~29 .lut_mask = 16'hCFA0;
defparam \ram64|Mux5~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \ram64|Mux5~14 (
// Equation(s):
// \ram64|Mux5~14_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \ram64|Mux5~15 (
// Equation(s):
// \ram64|Mux5~15_combout  = (\addr[4]~input_o  & ((\ram64|Mux5~14_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q )) # (!\ram64|Mux5~14_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux5~14_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux5~14_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~15 .lut_mask = 16'hE6C4;
defparam \ram64|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y2_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y2_N15
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N14
cycloneive_lcell_comb \ram64|Mux5~12 (
// Equation(s):
// \ram64|Mux5~12_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~12 .lut_mask = 16'hAAD8;
defparam \ram64|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \ram64|Mux5~13 (
// Equation(s):
// \ram64|Mux5~13_combout  = (\ram64|Mux5~12_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux5~12_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ))))

	.dataa(\ram64|Mux5~12_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \ram64|Mux5~16 (
// Equation(s):
// \ram64|Mux5~16_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o ) # (\ram64|Mux5~13_combout )))) # (!\addr[2]~input_o  & (\ram64|Mux5~15_combout  & (!\addr[3]~input_o )))

	.dataa(\ram64|Mux5~15_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux5~13_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~16 .lut_mask = 16'hCEC2;
defparam \ram64|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y1_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N14
cycloneive_lcell_comb \ram64|Mux5~17 (
// Equation(s):
// \ram64|Mux5~17_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~17 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \ram64|Mux5~18 (
// Equation(s):
// \ram64|Mux5~18_combout  = (\addr[5]~input_o  & ((\ram64|Mux5~17_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ))) # (!\ram64|Mux5~17_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux5~17_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|Mux5~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~18 .lut_mask = 16'hF388;
defparam \ram64|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout  = \in[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[10]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \ram64|Mux5~10 (
// Equation(s):
// \ram64|Mux5~10_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~10 .lut_mask = 16'hBA98;
defparam \ram64|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneive_lcell_comb \ram64|Mux5~11 (
// Equation(s):
// \ram64|Mux5~11_combout  = (\ram64|Mux5~10_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux5~10_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.datab(\ram64|Mux5~10_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[10].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~11 .lut_mask = 16'hE2CC;
defparam \ram64|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \ram64|Mux5~19 (
// Equation(s):
// \ram64|Mux5~19_combout  = (\ram64|Mux5~16_combout  & ((\ram64|Mux5~18_combout ) # ((!\addr[3]~input_o )))) # (!\ram64|Mux5~16_combout  & (((\addr[3]~input_o  & \ram64|Mux5~11_combout ))))

	.dataa(\ram64|Mux5~16_combout ),
	.datab(\ram64|Mux5~18_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux5~11_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~19 .lut_mask = 16'hDA8A;
defparam \ram64|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \ram64|Mux5~30 (
// Equation(s):
// \ram64|Mux5~30_combout  = (\addr[1]~input_o  & (((\ram64|Mux5~19_combout ) # (\addr[0]~input_o )))) # (!\addr[1]~input_o  & (\ram64|Mux5~29_combout  & ((!\addr[0]~input_o ))))

	.dataa(\ram64|Mux5~29_combout ),
	.datab(\ram64|Mux5~19_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux5~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~30 .lut_mask = 16'hF0CA;
defparam \ram64|Mux5~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \ram64|Mux5~41 (
// Equation(s):
// \ram64|Mux5~41_combout  = (\addr[0]~input_o  & ((\ram64|Mux5~30_combout  & (\ram64|Mux5~40_combout )) # (!\ram64|Mux5~30_combout  & ((\ram64|Mux5~9_combout ))))) # (!\addr[0]~input_o  & (((\ram64|Mux5~30_combout ))))

	.dataa(\ram64|Mux5~40_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|Mux5~9_combout ),
	.datad(\ram64|Mux5~30_combout ),
	.cin(gnd),
	.combout(\ram64|Mux5~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux5~41 .lut_mask = 16'hBBC0;
defparam \ram64|Mux5~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \in[11]~input (
	.i(in[11]),
	.ibar(gnd),
	.o(\in[11]~input_o ));
// synopsys translate_off
defparam \in[11]~input .bus_hold = "false";
defparam \in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N30
cycloneive_lcell_comb \ram64|Mux4~10 (
// Equation(s):
// \ram64|Mux4~10_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~10 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \ram64|Mux4~11 (
// Equation(s):
// \ram64|Mux4~11_combout  = (\ram64|Mux4~10_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux4~10_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|Mux4~10_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~11 .lut_mask = 16'hE4AA;
defparam \ram64|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneive_lcell_comb \ram64|Mux4~12 (
// Equation(s):
// \ram64|Mux4~12_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~12 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N31
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneive_lcell_comb \ram64|Mux4~13 (
// Equation(s):
// \ram64|Mux4~13_combout  = (\ram64|Mux4~12_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux4~12_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ))))

	.dataa(\ram64|Mux4~12_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cycloneive_lcell_comb \ram64|Mux4~14 (
// Equation(s):
// \ram64|Mux4~14_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \ram64|Mux4~15 (
// Equation(s):
// \ram64|Mux4~15_combout  = (\addr[5]~input_o  & ((\ram64|Mux4~14_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~14_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux4~14_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~15 .lut_mask = 16'hF388;
defparam \ram64|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N24
cycloneive_lcell_comb \ram64|Mux4~16 (
// Equation(s):
// \ram64|Mux4~16_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|Mux4~13_combout )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & ((\ram64|Mux4~15_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|Mux4~13_combout ),
	.datad(\ram64|Mux4~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~16 .lut_mask = 16'hB9A8;
defparam \ram64|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N8
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \ram64|Mux4~17 (
// Equation(s):
// \ram64|Mux4~17_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~17 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y2_N14
cycloneive_lcell_comb \ram64|Mux4~18 (
// Equation(s):
// \ram64|Mux4~18_combout  = (\addr[4]~input_o  & ((\ram64|Mux4~17_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~17_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux4~17_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~18 .lut_mask = 16'hF388;
defparam \ram64|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N2
cycloneive_lcell_comb \ram64|Mux4~19 (
// Equation(s):
// \ram64|Mux4~19_combout  = (\ram64|Mux4~16_combout  & (((\ram64|Mux4~18_combout ) # (!\addr[0]~input_o )))) # (!\ram64|Mux4~16_combout  & (\ram64|Mux4~11_combout  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux4~11_combout ),
	.datab(\ram64|Mux4~16_combout ),
	.datac(\ram64|Mux4~18_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~19 .lut_mask = 16'hE2CC;
defparam \ram64|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
cycloneive_lcell_comb \ram64|Mux4~24 (
// Equation(s):
// \ram64|Mux4~24_combout  = (\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q  & !\addr[0]~input_o ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~24 .lut_mask = 16'hAAD8;
defparam \ram64|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N12
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N22
cycloneive_lcell_comb \ram64|Mux4~25 (
// Equation(s):
// \ram64|Mux4~25_combout  = (\addr[0]~input_o  & ((\ram64|Mux4~24_combout  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )) # (!\ram64|Mux4~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux4~24_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux4~24_combout ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N20
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cycloneive_lcell_comb \ram64|Mux4~22 (
// Equation(s):
// \ram64|Mux4~22_combout  = (\addr[0]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q  & !\addr[1]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~22 .lut_mask = 16'hCCB8;
defparam \ram64|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N4
cycloneive_lcell_comb \ram64|Mux4~23 (
// Equation(s):
// \ram64|Mux4~23_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~22_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~22_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux4~22_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~23 .lut_mask = 16'hF388;
defparam \ram64|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
cycloneive_lcell_comb \ram64|Mux4~26 (
// Equation(s):
// \ram64|Mux4~26_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o ) # (\ram64|Mux4~23_combout )))) # (!\addr[4]~input_o  & (\ram64|Mux4~25_combout  & (!\addr[5]~input_o )))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux4~25_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux4~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~26 .lut_mask = 16'hAEA4;
defparam \ram64|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb \ram64|Mux4~20 (
// Equation(s):
// \ram64|Mux4~20_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~20 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \ram64|Mux4~21 (
// Equation(s):
// \ram64|Mux4~21_combout  = (\addr[0]~input_o  & ((\ram64|Mux4~20_combout  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )) # (!\ram64|Mux4~20_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux4~20_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux4~20_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~21 .lut_mask = 16'hE6C4;
defparam \ram64|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N8
cycloneive_lcell_comb \ram64|Mux4~27 (
// Equation(s):
// \ram64|Mux4~27_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneive_lcell_comb \ram64|Mux4~28 (
// Equation(s):
// \ram64|Mux4~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~27_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q )) # (!\ram64|Mux4~27_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux4~27_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux4~27_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~28 .lut_mask = 16'hE6C4;
defparam \ram64|Mux4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneive_lcell_comb \ram64|Mux4~29 (
// Equation(s):
// \ram64|Mux4~29_combout  = (\ram64|Mux4~26_combout  & (((\ram64|Mux4~28_combout )) # (!\addr[5]~input_o ))) # (!\ram64|Mux4~26_combout  & (\addr[5]~input_o  & (\ram64|Mux4~21_combout )))

	.dataa(\ram64|Mux4~26_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux4~21_combout ),
	.datad(\ram64|Mux4~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~29 .lut_mask = 16'hEA62;
defparam \ram64|Mux4~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneive_lcell_comb \ram64|Mux4~30 (
// Equation(s):
// \ram64|Mux4~30_combout  = (\addr[3]~input_o  & ((\ram64|Mux4~19_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((!\addr[2]~input_o  & \ram64|Mux4~29_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux4~19_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux4~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~30 .lut_mask = 16'hADA8;
defparam \ram64|Mux4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N4
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N22
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N23
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y2_N28
cycloneive_lcell_comb \ram64|Mux4~0 (
// Equation(s):
// \ram64|Mux4~0_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~0 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N12
cycloneive_lcell_comb \ram64|Mux4~1 (
// Equation(s):
// \ram64|Mux4~1_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~0_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~0_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux4~0_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~1 .lut_mask = 16'hF588;
defparam \ram64|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N29
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N10
cycloneive_lcell_comb \ram64|Mux4~7 (
// Equation(s):
// \ram64|Mux4~7_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N28
cycloneive_lcell_comb \ram64|Mux4~8 (
// Equation(s):
// \ram64|Mux4~8_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~7_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~7_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux4~7_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~8 .lut_mask = 16'hF588;
defparam \ram64|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N10
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N12
cycloneive_lcell_comb \ram64|Mux4~4 (
// Equation(s):
// \ram64|Mux4~4_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N6
cycloneive_lcell_comb \ram64|Mux4~5 (
// Equation(s):
// \ram64|Mux4~5_combout  = (\addr[0]~input_o  & ((\ram64|Mux4~4_combout  & (\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q )) # (!\ram64|Mux4~4_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux4~4_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux4~4_combout ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~5 .lut_mask = 16'hE6C4;
defparam \ram64|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \ram64|Mux4~2 (
// Equation(s):
// \ram64|Mux4~2_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~2 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \ram64|Mux4~3 (
// Equation(s):
// \ram64|Mux4~3_combout  = (\addr[0]~input_o  & ((\ram64|Mux4~2_combout  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~2_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux4~2_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~3 .lut_mask = 16'hF388;
defparam \ram64|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \ram64|Mux4~6 (
// Equation(s):
// \ram64|Mux4~6_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|Mux4~3_combout ))) # (!\addr[5]~input_o  & (\ram64|Mux4~5_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux4~5_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~6 .lut_mask = 16'hF4A4;
defparam \ram64|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \ram64|Mux4~9 (
// Equation(s):
// \ram64|Mux4~9_combout  = (\addr[4]~input_o  & ((\ram64|Mux4~6_combout  & ((\ram64|Mux4~8_combout ))) # (!\ram64|Mux4~6_combout  & (\ram64|Mux4~1_combout )))) # (!\addr[4]~input_o  & (((\ram64|Mux4~6_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux4~1_combout ),
	.datac(\ram64|Mux4~8_combout ),
	.datad(\ram64|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~9 .lut_mask = 16'hF588;
defparam \ram64|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N13
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N23
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N22
cycloneive_lcell_comb \ram64|Mux4~38 (
// Equation(s):
// \ram64|Mux4~38_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N14
cycloneive_lcell_comb \ram64|Mux4~39 (
// Equation(s):
// \ram64|Mux4~39_combout  = (\addr[0]~input_o  & ((\ram64|Mux4~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux4~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~39 .lut_mask = 16'hF388;
defparam \ram64|Mux4~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \ram64|Mux4~35 (
// Equation(s):
// \ram64|Mux4~35_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~35 .lut_mask = 16'hDC98;
defparam \ram64|Mux4~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \ram64|Mux4~36 (
// Equation(s):
// \ram64|Mux4~36_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~35_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~35_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux4~35_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~36 .lut_mask = 16'hF588;
defparam \ram64|Mux4~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N22
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N16
cycloneive_lcell_comb \ram64|Mux4~33 (
// Equation(s):
// \ram64|Mux4~33_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~33 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
cycloneive_lcell_comb \ram64|Mux4~34 (
// Equation(s):
// \ram64|Mux4~34_combout  = (\ram64|Mux4~33_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux4~33_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux4~33_combout ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~34 .lut_mask = 16'hE4AA;
defparam \ram64|Mux4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneive_lcell_comb \ram64|Mux4~37 (
// Equation(s):
// \ram64|Mux4~37_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|Mux4~34_combout ))) # (!\addr[4]~input_o  & (\ram64|Mux4~36_combout ))))

	.dataa(\ram64|Mux4~36_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux4~34_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux4~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~37 .lut_mask = 16'hFC22;
defparam \ram64|Mux4~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout  = \in[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[11]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \ram64|Mux4~31 (
// Equation(s):
// \ram64|Mux4~31_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[11].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux4~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~31 .lut_mask = 16'hBA98;
defparam \ram64|Mux4~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N8
cycloneive_lcell_comb \ram64|Mux4~32 (
// Equation(s):
// \ram64|Mux4~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux4~31_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ))) # (!\ram64|Mux4~31_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux4~31_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[11].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[11].register1|out~q ),
	.datad(\ram64|Mux4~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~32 .lut_mask = 16'hF388;
defparam \ram64|Mux4~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
cycloneive_lcell_comb \ram64|Mux4~40 (
// Equation(s):
// \ram64|Mux4~40_combout  = (\ram64|Mux4~37_combout  & ((\ram64|Mux4~39_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux4~37_combout  & (((\addr[5]~input_o  & \ram64|Mux4~32_combout ))))

	.dataa(\ram64|Mux4~39_combout ),
	.datab(\ram64|Mux4~37_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux4~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~40 .lut_mask = 16'hBC8C;
defparam \ram64|Mux4~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneive_lcell_comb \ram64|Mux4~41 (
// Equation(s):
// \ram64|Mux4~41_combout  = (\ram64|Mux4~30_combout  & (((\ram64|Mux4~40_combout ) # (!\addr[2]~input_o )))) # (!\ram64|Mux4~30_combout  & (\ram64|Mux4~9_combout  & (\addr[2]~input_o )))

	.dataa(\ram64|Mux4~30_combout ),
	.datab(\ram64|Mux4~9_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux4~40_combout ),
	.cin(gnd),
	.combout(\ram64|Mux4~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux4~41 .lut_mask = 16'hEA4A;
defparam \ram64|Mux4~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \in[12]~input (
	.i(in[12]),
	.ibar(gnd),
	.o(\in[12]~input_o ));
// synopsys translate_off
defparam \in[12]~input .bus_hold = "false";
defparam \in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \ram64|Mux3~24 (
// Equation(s):
// \ram64|Mux3~24_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N14
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N15
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cycloneive_lcell_comb \ram64|Mux3~25 (
// Equation(s):
// \ram64|Mux3~25_combout  = (\addr[2]~input_o  & ((\ram64|Mux3~24_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q )) # (!\ram64|Mux3~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux3~24_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux3~24_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N24
cycloneive_lcell_comb \ram64|Mux3~22 (
// Equation(s):
// \ram64|Mux3~22_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~22 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneive_lcell_comb \ram64|Mux3~23 (
// Equation(s):
// \ram64|Mux3~23_combout  = (\addr[3]~input_o  & ((\ram64|Mux3~22_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~22_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux3~22_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~23 .lut_mask = 16'hF588;
defparam \ram64|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
cycloneive_lcell_comb \ram64|Mux3~26 (
// Equation(s):
// \ram64|Mux3~26_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o ) # (\ram64|Mux3~23_combout )))) # (!\addr[0]~input_o  & (\ram64|Mux3~25_combout  & (!\addr[1]~input_o )))

	.dataa(\ram64|Mux3~25_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux3~23_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~26 .lut_mask = 16'hCEC2;
defparam \ram64|Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \ram64|Mux3~20 (
// Equation(s):
// \ram64|Mux3~20_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \ram64|Mux3~21 (
// Equation(s):
// \ram64|Mux3~21_combout  = (\ram64|Mux3~20_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux3~20_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ))))

	.dataa(\ram64|Mux3~20_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~21 .lut_mask = 16'hE6A2;
defparam \ram64|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N28
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N24
cycloneive_lcell_comb \ram64|Mux3~27 (
// Equation(s):
// \ram64|Mux3~27_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N14
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N15
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N14
cycloneive_lcell_comb \ram64|Mux3~28 (
// Equation(s):
// \ram64|Mux3~28_combout  = (\addr[3]~input_o  & ((\ram64|Mux3~27_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q )) # (!\ram64|Mux3~27_combout  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux3~27_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux3~27_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~28 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N8
cycloneive_lcell_comb \ram64|Mux3~29 (
// Equation(s):
// \ram64|Mux3~29_combout  = (\ram64|Mux3~26_combout  & (((\ram64|Mux3~28_combout ) # (!\addr[1]~input_o )))) # (!\ram64|Mux3~26_combout  & (\ram64|Mux3~21_combout  & ((\addr[1]~input_o ))))

	.dataa(\ram64|Mux3~26_combout ),
	.datab(\ram64|Mux3~21_combout ),
	.datac(\ram64|Mux3~28_combout ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~29 .lut_mask = 16'hE4AA;
defparam \ram64|Mux3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cycloneive_lcell_comb \ram64|Mux3~14 (
// Equation(s):
// \ram64|Mux3~14_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N20
cycloneive_lcell_comb \ram64|Mux3~15 (
// Equation(s):
// \ram64|Mux3~15_combout  = (\ram64|Mux3~14_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux3~14_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ))))

	.dataa(\ram64|Mux3~14_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~15 .lut_mask = 16'hE6A2;
defparam \ram64|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y1_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N6
cycloneive_lcell_comb \ram64|Mux3~12 (
// Equation(s):
// \ram64|Mux3~12_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~12 .lut_mask = 16'hEE50;
defparam \ram64|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N2
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N24
cycloneive_lcell_comb \ram64|Mux3~13 (
// Equation(s):
// \ram64|Mux3~13_combout  = (\ram64|Mux3~12_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux3~12_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ))))

	.dataa(\ram64|Mux3~12_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N26
cycloneive_lcell_comb \ram64|Mux3~16 (
// Equation(s):
// \ram64|Mux3~16_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o ) # (\ram64|Mux3~13_combout )))) # (!\addr[1]~input_o  & (\ram64|Mux3~15_combout  & (!\addr[0]~input_o )))

	.dataa(\ram64|Mux3~15_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux3~13_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~16 .lut_mask = 16'hCEC2;
defparam \ram64|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N16
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N17
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneive_lcell_comb \ram64|Mux3~10 (
// Equation(s):
// \ram64|Mux3~10_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q )))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~10 .lut_mask = 16'hEE30;
defparam \ram64|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \ram64|Mux3~11 (
// Equation(s):
// \ram64|Mux3~11_combout  = (\addr[3]~input_o  & ((\ram64|Mux3~10_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~10_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux3~10_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~11 .lut_mask = 16'hF388;
defparam \ram64|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N31
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
cycloneive_lcell_comb \ram64|Mux3~17 (
// Equation(s):
// \ram64|Mux3~17_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~17 .lut_mask = 16'hCCB8;
defparam \ram64|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N21
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
cycloneive_lcell_comb \ram64|Mux3~18 (
// Equation(s):
// \ram64|Mux3~18_combout  = (\ram64|Mux3~17_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux3~17_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datab(\ram64|Mux3~17_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~18 .lut_mask = 16'hE2CC;
defparam \ram64|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
cycloneive_lcell_comb \ram64|Mux3~19 (
// Equation(s):
// \ram64|Mux3~19_combout  = (\addr[0]~input_o  & ((\ram64|Mux3~16_combout  & ((\ram64|Mux3~18_combout ))) # (!\ram64|Mux3~16_combout  & (\ram64|Mux3~11_combout )))) # (!\addr[0]~input_o  & (\ram64|Mux3~16_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux3~16_combout ),
	.datac(\ram64|Mux3~11_combout ),
	.datad(\ram64|Mux3~18_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~19 .lut_mask = 16'hEC64;
defparam \ram64|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
cycloneive_lcell_comb \ram64|Mux3~30 (
// Equation(s):
// \ram64|Mux3~30_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|Mux3~19_combout ))) # (!\addr[4]~input_o  & (\ram64|Mux3~29_combout ))))

	.dataa(\ram64|Mux3~29_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\addr[4]~input_o ),
	.datad(\ram64|Mux3~19_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~30 .lut_mask = 16'hF2C2;
defparam \ram64|Mux3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N10
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N11
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N4
cycloneive_lcell_comb \ram64|Mux3~35 (
// Equation(s):
// \ram64|Mux3~35_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
cycloneive_lcell_comb \ram64|Mux3~36 (
// Equation(s):
// \ram64|Mux3~36_combout  = (\addr[0]~input_o  & ((\ram64|Mux3~35_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~35_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux3~35_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~36 .lut_mask = 16'hF588;
defparam \ram64|Mux3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N15
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \ram64|Mux3~33 (
// Equation(s):
// \ram64|Mux3~33_combout  = (\addr[1]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & 
// (((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q  & !\addr[0]~input_o ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~33 .lut_mask = 16'hAAD8;
defparam \ram64|Mux3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cycloneive_lcell_comb \ram64|Mux3~34 (
// Equation(s):
// \ram64|Mux3~34_combout  = (\addr[0]~input_o  & ((\ram64|Mux3~33_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~33_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux3~33_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~33_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~34 .lut_mask = 16'hF588;
defparam \ram64|Mux3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
cycloneive_lcell_comb \ram64|Mux3~37 (
// Equation(s):
// \ram64|Mux3~37_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|Mux3~34_combout ))) # (!\addr[3]~input_o  & (\ram64|Mux3~36_combout ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux3~36_combout ),
	.datac(\addr[3]~input_o ),
	.datad(\ram64|Mux3~34_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~37 .lut_mask = 16'hF4A4;
defparam \ram64|Mux3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N26
cycloneive_lcell_comb \ram64|Mux3~38 (
// Equation(s):
// \ram64|Mux3~38_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~38 .lut_mask = 16'hBA98;
defparam \ram64|Mux3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \ram64|Mux3~39 (
// Equation(s):
// \ram64|Mux3~39_combout  = (\addr[1]~input_o  & ((\ram64|Mux3~38_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q )) # (!\ram64|Mux3~38_combout  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux3~38_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux3~38_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~39 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N7
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N6
cycloneive_lcell_comb \ram64|Mux3~31 (
// Equation(s):
// \ram64|Mux3~31_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N8
cycloneive_lcell_comb \ram64|Mux3~32 (
// Equation(s):
// \ram64|Mux3~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux3~31_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~31_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux3~31_combout ))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~32 .lut_mask = 16'hF388;
defparam \ram64|Mux3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
cycloneive_lcell_comb \ram64|Mux3~40 (
// Equation(s):
// \ram64|Mux3~40_combout  = (\addr[2]~input_o  & ((\ram64|Mux3~37_combout  & (\ram64|Mux3~39_combout )) # (!\ram64|Mux3~37_combout  & ((\ram64|Mux3~32_combout ))))) # (!\addr[2]~input_o  & (\ram64|Mux3~37_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux3~37_combout ),
	.datac(\ram64|Mux3~39_combout ),
	.datad(\ram64|Mux3~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~40 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb \ram64|Mux3~7 (
// Equation(s):
// \ram64|Mux3~7_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \ram64|Mux3~8 (
// Equation(s):
// \ram64|Mux3~8_combout  = (\addr[3]~input_o  & ((\ram64|Mux3~7_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux3~7_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~8 .lut_mask = 16'hF388;
defparam \ram64|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N9
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cycloneive_lcell_comb \ram64|Mux3~2 (
// Equation(s):
// \ram64|Mux3~2_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~2 .lut_mask = 16'hAAD8;
defparam \ram64|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \ram64|Mux3~3 (
// Equation(s):
// \ram64|Mux3~3_combout  = (\addr[3]~input_o  & ((\ram64|Mux3~2_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q )) # (!\ram64|Mux3~2_combout  & 
// ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux3~2_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux3~2_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~3 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb \ram64|Mux3~4 (
// Equation(s):
// \ram64|Mux3~4_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \ram64|Mux3~5 (
// Equation(s):
// \ram64|Mux3~5_combout  = (\addr[2]~input_o  & ((\ram64|Mux3~4_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ))) # (!\ram64|Mux3~4_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux3~4_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~5 .lut_mask = 16'hF388;
defparam \ram64|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cycloneive_lcell_comb \ram64|Mux3~6 (
// Equation(s):
// \ram64|Mux3~6_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\ram64|Mux3~3_combout )) # (!\addr[0]~input_o  & ((\ram64|Mux3~5_combout )))))

	.dataa(\ram64|Mux3~3_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux3~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~6 .lut_mask = 16'hE3E0;
defparam \ram64|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \ram64|Mux3~0 (
// Equation(s):
// \ram64|Mux3~0_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~0 .lut_mask = 16'hDC98;
defparam \ram64|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout  = \in[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[12]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \ram64|Mux3~1 (
// Equation(s):
// \ram64|Mux3~1_combout  = (\addr[2]~input_o  & ((\ram64|Mux3~0_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q )) # (!\ram64|Mux3~0_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux3~0_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux3~0_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[12].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~1 .lut_mask = 16'hE6C4;
defparam \ram64|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
cycloneive_lcell_comb \ram64|Mux3~9 (
// Equation(s):
// \ram64|Mux3~9_combout  = (\ram64|Mux3~6_combout  & ((\ram64|Mux3~8_combout ) # ((!\addr[1]~input_o )))) # (!\ram64|Mux3~6_combout  & (((\addr[1]~input_o  & \ram64|Mux3~1_combout ))))

	.dataa(\ram64|Mux3~8_combout ),
	.datab(\ram64|Mux3~6_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~9 .lut_mask = 16'hBC8C;
defparam \ram64|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
cycloneive_lcell_comb \ram64|Mux3~41 (
// Equation(s):
// \ram64|Mux3~41_combout  = (\ram64|Mux3~30_combout  & ((\ram64|Mux3~40_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux3~30_combout  & (((\ram64|Mux3~9_combout  & \addr[5]~input_o ))))

	.dataa(\ram64|Mux3~30_combout ),
	.datab(\ram64|Mux3~40_combout ),
	.datac(\ram64|Mux3~9_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux3~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux3~41 .lut_mask = 16'hD8AA;
defparam \ram64|Mux3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \in[13]~input (
	.i(in[13]),
	.ibar(gnd),
	.o(\in[13]~input_o ));
// synopsys translate_off
defparam \in[13]~input .bus_hold = "false";
defparam \in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y3_N12
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y3_N13
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
cycloneive_lcell_comb \ram64|Mux2~4 (
// Equation(s):
// \ram64|Mux2~4_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \ram64|Mux2~5 (
// Equation(s):
// \ram64|Mux2~5_combout  = (\addr[4]~input_o  & ((\ram64|Mux2~4_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~4_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux2~4_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~5 .lut_mask = 16'hF588;
defparam \ram64|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N28
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N26
cycloneive_lcell_comb \ram64|Mux2~2 (
// Equation(s):
// \ram64|Mux2~2_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~2 .lut_mask = 16'hBA98;
defparam \ram64|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \ram64|Mux2~3 (
// Equation(s):
// \ram64|Mux2~3_combout  = (\addr[5]~input_o  & ((\ram64|Mux2~2_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )) # (!\ram64|Mux2~2_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ))))) # (!\addr[5]~input_o  & (\ram64|Mux2~2_combout ))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|Mux2~2_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~3 .lut_mask = 16'hE6C4;
defparam \ram64|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneive_lcell_comb \ram64|Mux2~6 (
// Equation(s):
// \ram64|Mux2~6_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|Mux2~3_combout ))) # (!\addr[2]~input_o  & (\ram64|Mux2~5_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux2~5_combout ),
	.datad(\ram64|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~6 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneive_lcell_comb \ram64|Mux2~0 (
// Equation(s):
// \ram64|Mux2~0_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~0 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneive_lcell_comb \ram64|Mux2~1 (
// Equation(s):
// \ram64|Mux2~1_combout  = (\ram64|Mux2~0_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ) # (!\addr[4]~input_o )))) # (!\ram64|Mux2~0_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q  & ((\addr[4]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datab(\ram64|Mux2~0_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~1 .lut_mask = 16'hE2CC;
defparam \ram64|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y1_N2
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y1_N3
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N3
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
cycloneive_lcell_comb \ram64|Mux2~7 (
// Equation(s):
// \ram64|Mux2~7_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~7 .lut_mask = 16'hEE50;
defparam \ram64|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \ram64|Mux2~8 (
// Equation(s):
// \ram64|Mux2~8_combout  = (\addr[5]~input_o  & ((\ram64|Mux2~7_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~7_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux2~7_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~8 .lut_mask = 16'hF388;
defparam \ram64|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N6
cycloneive_lcell_comb \ram64|Mux2~9 (
// Equation(s):
// \ram64|Mux2~9_combout  = (\addr[3]~input_o  & ((\ram64|Mux2~6_combout  & ((\ram64|Mux2~8_combout ))) # (!\ram64|Mux2~6_combout  & (\ram64|Mux2~1_combout )))) # (!\addr[3]~input_o  & (\ram64|Mux2~6_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux2~6_combout ),
	.datac(\ram64|Mux2~1_combout ),
	.datad(\ram64|Mux2~8_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~9 .lut_mask = 16'hEC64;
defparam \ram64|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N15
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N20
cycloneive_lcell_comb \ram64|Mux2~31 (
// Equation(s):
// \ram64|Mux2~31_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q )))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~31 .lut_mask = 16'hEE50;
defparam \ram64|Mux2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
cycloneive_lcell_comb \ram64|Mux2~32 (
// Equation(s):
// \ram64|Mux2~32_combout  = (\addr[3]~input_o  & ((\ram64|Mux2~31_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~31_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux2~31_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~32 .lut_mask = 16'hF588;
defparam \ram64|Mux2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
cycloneive_lcell_comb \ram64|Mux2~38 (
// Equation(s):
// \ram64|Mux2~38_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N18
cycloneive_lcell_comb \ram64|Mux2~39 (
// Equation(s):
// \ram64|Mux2~39_combout  = (\ram64|Mux2~38_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ) # (!\addr[3]~input_o )))) # (!\ram64|Mux2~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q  & ((\addr[3]~input_o ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datab(\ram64|Mux2~38_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~39 .lut_mask = 16'hE2CC;
defparam \ram64|Mux2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N11
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N10
cycloneive_lcell_comb \ram64|Mux2~35 (
// Equation(s):
// \ram64|Mux2~35_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y2_N5
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y2_N19
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y2_N4
cycloneive_lcell_comb \ram64|Mux2~36 (
// Equation(s):
// \ram64|Mux2~36_combout  = (\ram64|Mux2~35_combout  & (((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux2~35_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ))))

	.dataa(\ram64|Mux2~35_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~36 .lut_mask = 16'hE6A2;
defparam \ram64|Mux2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \ram64|Mux2~33 (
// Equation(s):
// \ram64|Mux2~33_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~33 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \ram64|Mux2~34 (
// Equation(s):
// \ram64|Mux2~34_combout  = (\addr[2]~input_o  & ((\ram64|Mux2~33_combout  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q )) # (!\ram64|Mux2~33_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux2~33_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux2~33_combout ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~34 .lut_mask = 16'hE6C4;
defparam \ram64|Mux2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \ram64|Mux2~37 (
// Equation(s):
// \ram64|Mux2~37_combout  = (\addr[4]~input_o  & (((\addr[5]~input_o )))) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|Mux2~34_combout ))) # (!\addr[5]~input_o  & (\ram64|Mux2~36_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux2~36_combout ),
	.datac(\ram64|Mux2~34_combout ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~37 .lut_mask = 16'hFA44;
defparam \ram64|Mux2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cycloneive_lcell_comb \ram64|Mux2~40 (
// Equation(s):
// \ram64|Mux2~40_combout  = (\addr[4]~input_o  & ((\ram64|Mux2~37_combout  & ((\ram64|Mux2~39_combout ))) # (!\ram64|Mux2~37_combout  & (\ram64|Mux2~32_combout )))) # (!\addr[4]~input_o  & (((\ram64|Mux2~37_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux2~32_combout ),
	.datac(\ram64|Mux2~39_combout ),
	.datad(\ram64|Mux2~37_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~40 .lut_mask = 16'hF588;
defparam \ram64|Mux2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y1_N6
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N26
cycloneive_lcell_comb \ram64|Mux2~10 (
// Equation(s):
// \ram64|Mux2~10_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~10 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \ram64|Mux2~11 (
// Equation(s):
// \ram64|Mux2~11_combout  = (\ram64|Mux2~10_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q )) # (!\addr[5]~input_o ))) # (!\ram64|Mux2~10_combout  & (\addr[5]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))))

	.dataa(\ram64|Mux2~10_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~11 .lut_mask = 16'hE6A2;
defparam \ram64|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
cycloneive_lcell_comb \ram64|Mux2~17 (
// Equation(s):
// \ram64|Mux2~17_combout  = (\addr[5]~input_o  & (\addr[4]~input_o )) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))) # (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N4
cycloneive_lcell_comb \ram64|Mux2~18 (
// Equation(s):
// \ram64|Mux2~18_combout  = (\addr[5]~input_o  & ((\ram64|Mux2~17_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~17_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux2~17_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~18 .lut_mask = 16'hF588;
defparam \ram64|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N18
cycloneive_lcell_comb \ram64|Mux2~12 (
// Equation(s):
// \ram64|Mux2~12_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~12 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \ram64|Mux2~13 (
// Equation(s):
// \ram64|Mux2~13_combout  = (\ram64|Mux2~12_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux2~12_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))))

	.dataa(\ram64|Mux2~12_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~13 .lut_mask = 16'hE6A2;
defparam \ram64|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N20
cycloneive_lcell_comb \ram64|Mux2~14 (
// Equation(s):
// \ram64|Mux2~14_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~14 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \ram64|Mux2~15 (
// Equation(s):
// \ram64|Mux2~15_combout  = (\ram64|Mux2~14_combout  & (((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux2~14_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ))))

	.dataa(\ram64|Mux2~14_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~15 .lut_mask = 16'hE6A2;
defparam \ram64|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cycloneive_lcell_comb \ram64|Mux2~16 (
// Equation(s):
// \ram64|Mux2~16_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|Mux2~13_combout )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & ((\ram64|Mux2~15_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux2~13_combout ),
	.datad(\ram64|Mux2~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~16 .lut_mask = 16'hB9A8;
defparam \ram64|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \ram64|Mux2~19 (
// Equation(s):
// \ram64|Mux2~19_combout  = (\addr[2]~input_o  & ((\ram64|Mux2~16_combout  & ((\ram64|Mux2~18_combout ))) # (!\ram64|Mux2~16_combout  & (\ram64|Mux2~11_combout )))) # (!\addr[2]~input_o  & (((\ram64|Mux2~16_combout ))))

	.dataa(\ram64|Mux2~11_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|Mux2~18_combout ),
	.datad(\ram64|Mux2~16_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~19 .lut_mask = 16'hF388;
defparam \ram64|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout  = \in[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[13]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneive_lcell_comb \ram64|Mux2~20 (
// Equation(s):
// \ram64|Mux2~20_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~20 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \ram64|Mux2~21 (
// Equation(s):
// \ram64|Mux2~21_combout  = (\addr[4]~input_o  & ((\ram64|Mux2~20_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~20_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux2~20_combout ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~20_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~21 .lut_mask = 16'hF388;
defparam \ram64|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N31
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \ram64|Mux2~27 (
// Equation(s):
// \ram64|Mux2~27_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~27 .lut_mask = 16'hEE50;
defparam \ram64|Mux2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N30
cycloneive_lcell_comb \ram64|Mux2~28 (
// Equation(s):
// \ram64|Mux2~28_combout  = (\addr[5]~input_o  & ((\ram64|Mux2~27_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~27_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux2~27_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~28 .lut_mask = 16'hF588;
defparam \ram64|Mux2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N26
cycloneive_lcell_comb \ram64|Mux2~22 (
// Equation(s):
// \ram64|Mux2~22_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )) # (!\addr[4]~input_o  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )))))

	.dataa(\addr[5]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~22 .lut_mask = 16'hEE50;
defparam \ram64|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cycloneive_lcell_comb \ram64|Mux2~23 (
// Equation(s):
// \ram64|Mux2~23_combout  = (\addr[5]~input_o  & ((\ram64|Mux2~22_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ))) # (!\ram64|Mux2~22_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux2~22_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|Mux2~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~23 .lut_mask = 16'hF388;
defparam \ram64|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb \ram64|Mux2~24 (
// Equation(s):
// \ram64|Mux2~24_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \ram64|Mux2~25 (
// Equation(s):
// \ram64|Mux2~25_combout  = (\addr[4]~input_o  & ((\ram64|Mux2~24_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q )) # (!\ram64|Mux2~24_combout  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ))))) # (!\addr[4]~input_o  & (\ram64|Mux2~24_combout ))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|Mux2~24_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[13].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cycloneive_lcell_comb \ram64|Mux2~26 (
// Equation(s):
// \ram64|Mux2~26_combout  = (\addr[2]~input_o  & ((\ram64|Mux2~23_combout ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & (((\ram64|Mux2~25_combout  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux2~23_combout ),
	.datac(\ram64|Mux2~25_combout ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux2~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~26 .lut_mask = 16'hAAD8;
defparam \ram64|Mux2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cycloneive_lcell_comb \ram64|Mux2~29 (
// Equation(s):
// \ram64|Mux2~29_combout  = (\addr[3]~input_o  & ((\ram64|Mux2~26_combout  & ((\ram64|Mux2~28_combout ))) # (!\ram64|Mux2~26_combout  & (\ram64|Mux2~21_combout )))) # (!\addr[3]~input_o  & (((\ram64|Mux2~26_combout ))))

	.dataa(\ram64|Mux2~21_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|Mux2~28_combout ),
	.datad(\ram64|Mux2~26_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~29 .lut_mask = 16'hF388;
defparam \ram64|Mux2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cycloneive_lcell_comb \ram64|Mux2~30 (
// Equation(s):
// \ram64|Mux2~30_combout  = (\addr[0]~input_o  & ((\ram64|Mux2~19_combout ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((!\addr[1]~input_o  & \ram64|Mux2~29_combout ))))

	.dataa(\ram64|Mux2~19_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux2~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~30 .lut_mask = 16'hCBC8;
defparam \ram64|Mux2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cycloneive_lcell_comb \ram64|Mux2~41 (
// Equation(s):
// \ram64|Mux2~41_combout  = (\addr[1]~input_o  & ((\ram64|Mux2~30_combout  & ((\ram64|Mux2~40_combout ))) # (!\ram64|Mux2~30_combout  & (\ram64|Mux2~9_combout )))) # (!\addr[1]~input_o  & (((\ram64|Mux2~30_combout ))))

	.dataa(\ram64|Mux2~9_combout ),
	.datab(\ram64|Mux2~40_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux2~30_combout ),
	.cin(gnd),
	.combout(\ram64|Mux2~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux2~41 .lut_mask = 16'hCFA0;
defparam \ram64|Mux2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \in[14]~input (
	.i(in[14]),
	.ibar(gnd),
	.o(\in[14]~input_o ));
// synopsys translate_off
defparam \in[14]~input .bus_hold = "false";
defparam \in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \ram64|Mux1~31 (
// Equation(s):
// \ram64|Mux1~31_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~31 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneive_lcell_comb \ram64|Mux1~32 (
// Equation(s):
// \ram64|Mux1~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~31_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~31_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux1~31_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~32 .lut_mask = 16'hF388;
defparam \ram64|Mux1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N21
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N10
cycloneive_lcell_comb \ram64|Mux1~38 (
// Equation(s):
// \ram64|Mux1~38_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~38 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N20
cycloneive_lcell_comb \ram64|Mux1~39 (
// Equation(s):
// \ram64|Mux1~39_combout  = (\addr[0]~input_o  & ((\ram64|Mux1~38_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~38_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux1~38_combout ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~38_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~39 .lut_mask = 16'hF388;
defparam \ram64|Mux1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N24
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y1_N25
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N26
cycloneive_lcell_comb \ram64|Mux1~33 (
// Equation(s):
// \ram64|Mux1~33_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~33 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
cycloneive_lcell_comb \ram64|Mux1~34 (
// Equation(s):
// \ram64|Mux1~34_combout  = (\ram64|Mux1~33_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux1~33_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.datab(\ram64|Mux1~33_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~34 .lut_mask = 16'hE2CC;
defparam \ram64|Mux1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N27
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N6
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cycloneive_lcell_comb \ram64|Mux1~35 (
// Equation(s):
// \ram64|Mux1~35_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~35 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \ram64|Mux1~36 (
// Equation(s):
// \ram64|Mux1~36_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~35_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~35_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux1~35_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~35_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~36 .lut_mask = 16'hF588;
defparam \ram64|Mux1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N10
cycloneive_lcell_comb \ram64|Mux1~37 (
// Equation(s):
// \ram64|Mux1~37_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|Mux1~34_combout )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & ((\ram64|Mux1~36_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux1~34_combout ),
	.datad(\ram64|Mux1~36_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~37 .lut_mask = 16'hB9A8;
defparam \ram64|Mux1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N12
cycloneive_lcell_comb \ram64|Mux1~40 (
// Equation(s):
// \ram64|Mux1~40_combout  = (\addr[5]~input_o  & ((\ram64|Mux1~37_combout  & ((\ram64|Mux1~39_combout ))) # (!\ram64|Mux1~37_combout  & (\ram64|Mux1~32_combout )))) # (!\addr[5]~input_o  & (((\ram64|Mux1~37_combout ))))

	.dataa(\ram64|Mux1~32_combout ),
	.datab(\ram64|Mux1~39_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux1~37_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~40 .lut_mask = 16'hCFA0;
defparam \ram64|Mux1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \ram64|Mux1~7 (
// Equation(s):
// \ram64|Mux1~7_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~7 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
cycloneive_lcell_comb \ram64|Mux1~8 (
// Equation(s):
// \ram64|Mux1~8_combout  = (\addr[4]~input_o  & ((\ram64|Mux1~7_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~7_combout  & 
// (\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q )))) # (!\addr[4]~input_o  & (((\ram64|Mux1~7_combout ))))

	.dataa(\addr[4]~input_o ),
	.datab(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~7_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~8 .lut_mask = 16'hF588;
defparam \ram64|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \ram64|Mux1~2 (
// Equation(s):
// \ram64|Mux1~2_combout  = (\addr[4]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ) # ((\addr[5]~input_o )))) # (!\addr[4]~input_o  & 
// (((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q  & !\addr[5]~input_o ))))

	.dataa(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[5]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~2 .lut_mask = 16'hCCB8;
defparam \ram64|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \ram64|Mux1~3 (
// Equation(s):
// \ram64|Mux1~3_combout  = (\addr[5]~input_o  & ((\ram64|Mux1~2_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~2_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux1~2_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~2_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~3 .lut_mask = 16'hF388;
defparam \ram64|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N23
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneive_lcell_comb \ram64|Mux1~4 (
// Equation(s):
// \ram64|Mux1~4_combout  = (\addr[4]~input_o  & ((\addr[5]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q )))) # (!\addr[4]~input_o  & (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q )))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~4 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \ram64|Mux1~5 (
// Equation(s):
// \ram64|Mux1~5_combout  = (\addr[5]~input_o  & ((\ram64|Mux1~4_combout  & ((\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~4_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q )))) # (!\addr[5]~input_o  & (((\ram64|Mux1~4_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~5 .lut_mask = 16'hF388;
defparam \ram64|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \ram64|Mux1~6 (
// Equation(s):
// \ram64|Mux1~6_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~3_combout ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & (((!\addr[0]~input_o  & \ram64|Mux1~5_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux1~3_combout ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~6 .lut_mask = 16'hADA8;
defparam \ram64|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y5_N29
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y5_N28
cycloneive_lcell_comb \ram64|Mux1~0 (
// Equation(s):
// \ram64|Mux1~0_combout  = (\addr[4]~input_o  & (\addr[5]~input_o )) # (!\addr[4]~input_o  & ((\addr[5]~input_o  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ))) # (!\addr[5]~input_o  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[4]~input_o ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~0 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cycloneive_lcell_comb \ram64|Mux1~1 (
// Equation(s):
// \ram64|Mux1~1_combout  = (\ram64|Mux1~0_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q )) # (!\addr[4]~input_o ))) # (!\ram64|Mux1~0_combout  & (\addr[4]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ))))

	.dataa(\ram64|Mux1~0_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~1 .lut_mask = 16'hE6A2;
defparam \ram64|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cycloneive_lcell_comb \ram64|Mux1~9 (
// Equation(s):
// \ram64|Mux1~9_combout  = (\addr[0]~input_o  & ((\ram64|Mux1~6_combout  & (\ram64|Mux1~8_combout )) # (!\ram64|Mux1~6_combout  & ((\ram64|Mux1~1_combout ))))) # (!\addr[0]~input_o  & (((\ram64|Mux1~6_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux1~8_combout ),
	.datac(\ram64|Mux1~6_combout ),
	.datad(\ram64|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~9 .lut_mask = 16'hDAD0;
defparam \ram64|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N24
cycloneive_lcell_comb \ram64|Mux1~27 (
// Equation(s):
// \ram64|Mux1~27_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \ram64|Mux1~28 (
// Equation(s):
// \ram64|Mux1~28_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~27_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~27_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux1~27_combout ))))

	.dataa(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~27_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~28 .lut_mask = 16'hF388;
defparam \ram64|Mux1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneive_lcell_comb \ram64|Mux1~22 (
// Equation(s):
// \ram64|Mux1~22_combout  = (\addr[0]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q  & !\addr[1]~input_o ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~22 .lut_mask = 16'hAAD8;
defparam \ram64|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N27
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N0
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y1_N1
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N26
cycloneive_lcell_comb \ram64|Mux1~23 (
// Equation(s):
// \ram64|Mux1~23_combout  = (\ram64|Mux1~22_combout  & (((\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q )) # (!\addr[1]~input_o ))) # (!\ram64|Mux1~22_combout  & (\addr[1]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ))))

	.dataa(\ram64|Mux1~22_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~23 .lut_mask = 16'hE6A2;
defparam \ram64|Mux1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N13
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
cycloneive_lcell_comb \ram64|Mux1~24 (
// Equation(s):
// \ram64|Mux1~24_combout  = (\addr[1]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ) # ((\addr[0]~input_o )))) # (!\addr[1]~input_o  & 
// (((\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q  & !\addr[0]~input_o ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~24 .lut_mask = 16'hAAD8;
defparam \ram64|Mux1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N12
cycloneive_lcell_comb \ram64|Mux1~25 (
// Equation(s):
// \ram64|Mux1~25_combout  = (\addr[0]~input_o  & ((\ram64|Mux1~24_combout  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~24_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q )))) # (!\addr[0]~input_o  & (((\ram64|Mux1~24_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~24_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~25 .lut_mask = 16'hF588;
defparam \ram64|Mux1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N28
cycloneive_lcell_comb \ram64|Mux1~26 (
// Equation(s):
// \ram64|Mux1~26_combout  = (\addr[5]~input_o  & (((\addr[4]~input_o )))) # (!\addr[5]~input_o  & ((\addr[4]~input_o  & (\ram64|Mux1~23_combout )) # (!\addr[4]~input_o  & ((\ram64|Mux1~25_combout )))))

	.dataa(\ram64|Mux1~23_combout ),
	.datab(\addr[5]~input_o ),
	.datac(\ram64|Mux1~25_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~26 .lut_mask = 16'hEE30;
defparam \ram64|Mux1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb \ram64|Mux1~20 (
// Equation(s):
// \ram64|Mux1~20_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~20 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb \ram64|Mux1~21 (
// Equation(s):
// \ram64|Mux1~21_combout  = (\addr[0]~input_o  & ((\ram64|Mux1~20_combout  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q )) # (!\ram64|Mux1~20_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux1~20_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux1~20_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~21 .lut_mask = 16'hE6C4;
defparam \ram64|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N14
cycloneive_lcell_comb \ram64|Mux1~29 (
// Equation(s):
// \ram64|Mux1~29_combout  = (\ram64|Mux1~26_combout  & ((\ram64|Mux1~28_combout ) # ((!\addr[5]~input_o )))) # (!\ram64|Mux1~26_combout  & (((\addr[5]~input_o  & \ram64|Mux1~21_combout ))))

	.dataa(\ram64|Mux1~28_combout ),
	.datab(\ram64|Mux1~26_combout ),
	.datac(\addr[5]~input_o ),
	.datad(\ram64|Mux1~21_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~29 .lut_mask = 16'hBC8C;
defparam \ram64|Mux1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y1_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y1_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y1_N9
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N8
cycloneive_lcell_comb \ram64|Mux1~10 (
// Equation(s):
// \ram64|Mux1~10_combout  = (\addr[0]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & 
// (((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q  & !\addr[1]~input_o ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[1]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~10 .lut_mask = 16'hCCB8;
defparam \ram64|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N14
cycloneive_lcell_comb \ram64|Mux1~11 (
// Equation(s):
// \ram64|Mux1~11_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~10_combout  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~10_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux1~10_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~11 .lut_mask = 16'hF588;
defparam \ram64|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N21
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N23
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N20
cycloneive_lcell_comb \ram64|Mux1~14 (
// Equation(s):
// \ram64|Mux1~14_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y1_N29
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N31
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N30
cycloneive_lcell_comb \ram64|Mux1~15 (
// Equation(s):
// \ram64|Mux1~15_combout  = (\ram64|Mux1~14_combout  & (((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux1~14_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|Mux1~14_combout ),
	.datab(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~15 .lut_mask = 16'hE4AA;
defparam \ram64|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N21
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout  = \in[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[14]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cycloneive_lcell_comb \ram64|Mux1~12 (
// Equation(s):
// \ram64|Mux1~12_combout  = (\addr[0]~input_o  & (\addr[1]~input_o )) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ))) # (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~12 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb \ram64|Mux1~13 (
// Equation(s):
// \ram64|Mux1~13_combout  = (\addr[0]~input_o  & ((\ram64|Mux1~12_combout  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q )) # (!\ram64|Mux1~12_combout  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux1~12_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux1~12_combout ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~13 .lut_mask = 16'hE6C4;
defparam \ram64|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N8
cycloneive_lcell_comb \ram64|Mux1~16 (
// Equation(s):
// \ram64|Mux1~16_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|Mux1~13_combout )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & (\ram64|Mux1~15_combout )))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux1~15_combout ),
	.datad(\ram64|Mux1~13_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~16 .lut_mask = 16'hBA98;
defparam \ram64|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N9
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N2
cycloneive_lcell_comb \ram64|Mux1~17 (
// Equation(s):
// \ram64|Mux1~17_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[14].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~17 .lut_mask = 16'hDC98;
defparam \ram64|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N12
cycloneive_lcell_comb \ram64|Mux1~18 (
// Equation(s):
// \ram64|Mux1~18_combout  = (\addr[1]~input_o  & ((\ram64|Mux1~17_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ))) # (!\ram64|Mux1~17_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux1~17_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[14].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[14].register1|out~q ),
	.datad(\ram64|Mux1~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~18 .lut_mask = 16'hF588;
defparam \ram64|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y1_N18
cycloneive_lcell_comb \ram64|Mux1~19 (
// Equation(s):
// \ram64|Mux1~19_combout  = (\addr[4]~input_o  & ((\ram64|Mux1~16_combout  & ((\ram64|Mux1~18_combout ))) # (!\ram64|Mux1~16_combout  & (\ram64|Mux1~11_combout )))) # (!\addr[4]~input_o  & (((\ram64|Mux1~16_combout ))))

	.dataa(\ram64|Mux1~11_combout ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux1~16_combout ),
	.datad(\ram64|Mux1~18_combout ),
	.cin(gnd),
	.combout(\ram64|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~19 .lut_mask = 16'hF838;
defparam \ram64|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N8
cycloneive_lcell_comb \ram64|Mux1~30 (
// Equation(s):
// \ram64|Mux1~30_combout  = (\addr[2]~input_o  & (((\ram64|Mux1~19_combout ) # (\addr[3]~input_o )))) # (!\addr[2]~input_o  & (\ram64|Mux1~29_combout  & ((!\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux1~29_combout ),
	.datac(\ram64|Mux1~19_combout ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~30 .lut_mask = 16'hAAE4;
defparam \ram64|Mux1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y1_N22
cycloneive_lcell_comb \ram64|Mux1~41 (
// Equation(s):
// \ram64|Mux1~41_combout  = (\ram64|Mux1~30_combout  & ((\ram64|Mux1~40_combout ) # ((!\addr[3]~input_o )))) # (!\ram64|Mux1~30_combout  & (((\ram64|Mux1~9_combout  & \addr[3]~input_o ))))

	.dataa(\ram64|Mux1~40_combout ),
	.datab(\ram64|Mux1~9_combout ),
	.datac(\ram64|Mux1~30_combout ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux1~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux1~41 .lut_mask = 16'hACF0;
defparam \ram64|Mux1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \in[15]~input (
	.i(in[15]),
	.ibar(gnd),
	.o(\in[15]~input_o ));
// synopsys translate_off
defparam \in[15]~input .bus_hold = "false";
defparam \in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N13
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb \ram64|Mux0~17 (
// Equation(s):
// \ram64|Mux0~17_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q )))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~17 .lut_mask = 16'hEE50;
defparam \ram64|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneive_lcell_comb \ram64|Mux0~18 (
// Equation(s):
// \ram64|Mux0~18_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~17_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~17_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux0~17_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~17_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~18 .lut_mask = 16'hF388;
defparam \ram64|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N15
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cycloneive_lcell_comb \ram64|Mux0~12 (
// Equation(s):
// \ram64|Mux0~12_combout  = (\addr[2]~input_o  & ((\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ) # ((\addr[3]~input_o )))) # (!\addr[2]~input_o  & 
// (((\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q  & !\addr[3]~input_o ))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[4].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~12 .lut_mask = 16'hAAD8;
defparam \ram64|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N14
cycloneive_lcell_comb \ram64|Mux0~13 (
// Equation(s):
// \ram64|Mux0~13_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~12_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~12_combout  & 
// (\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux0~12_combout ))))

	.dataa(\ram64|RAM8to64[5].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~12_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~13 .lut_mask = 16'hF388;
defparam \ram64|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb \ram64|Mux0~14 (
// Equation(s):
// \ram64|Mux0~14_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[5].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~14 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cycloneive_lcell_comb \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \ram64|Mux0~15 (
// Equation(s):
// \ram64|Mux0~15_combout  = (\ram64|Mux0~14_combout  & (((\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux0~14_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ))))

	.dataa(\ram64|Mux0~14_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[4].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~15 .lut_mask = 16'hE6A2;
defparam \ram64|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneive_lcell_comb \ram64|Mux0~16 (
// Equation(s):
// \ram64|Mux0~16_combout  = (\addr[1]~input_o  & (((\addr[0]~input_o )))) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & (\ram64|Mux0~13_combout )) # (!\addr[0]~input_o  & ((\ram64|Mux0~15_combout )))))

	.dataa(\ram64|Mux0~13_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\addr[0]~input_o ),
	.datad(\ram64|Mux0~15_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~16 .lut_mask = 16'hE3E0;
defparam \ram64|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N17
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[5].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[4].ram8|registerLoad[2]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \ram64|Mux0~10 (
// Equation(s):
// \ram64|Mux0~10_combout  = (\addr[2]~input_o  & (((\addr[3]~input_o )))) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & (\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )) # (!\addr[3]~input_o  & 
// ((\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|RAM8to64[5].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.datac(\ram64|RAM8to64[4].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.datad(\addr[3]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~10 .lut_mask = 16'hEE50;
defparam \ram64|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneive_lcell_comb \ram64|Mux0~11 (
// Equation(s):
// \ram64|Mux0~11_combout  = (\addr[2]~input_o  & ((\ram64|Mux0~10_combout  & ((\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~10_combout  & 
// (\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux0~10_combout ))))

	.dataa(\ram64|RAM8to64[4].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[5].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~10_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~11 .lut_mask = 16'hF388;
defparam \ram64|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneive_lcell_comb \ram64|Mux0~19 (
// Equation(s):
// \ram64|Mux0~19_combout  = (\addr[1]~input_o  & ((\ram64|Mux0~16_combout  & (\ram64|Mux0~18_combout )) # (!\ram64|Mux0~16_combout  & ((\ram64|Mux0~11_combout ))))) # (!\addr[1]~input_o  & (((\ram64|Mux0~16_combout ))))

	.dataa(\ram64|Mux0~18_combout ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|Mux0~16_combout ),
	.datad(\ram64|Mux0~11_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~19 .lut_mask = 16'hBCB0;
defparam \ram64|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y1_N3
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[6]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \ram64|Mux0~20 (
// Equation(s):
// \ram64|Mux0~20_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~20 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
cycloneive_lcell_comb \ram64|Mux0~21 (
// Equation(s):
// \ram64|Mux0~21_combout  = (\addr[2]~input_o  & ((\ram64|Mux0~20_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~20_combout  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux0~20_combout ))))

	.dataa(\ram64|RAM8to64[0].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~20_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~21 .lut_mask = 16'hF388;
defparam \ram64|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y1_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y1_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N4
cycloneive_lcell_comb \ram64|Mux0~22 (
// Equation(s):
// \ram64|Mux0~22_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~22 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneive_lcell_comb \ram64|Mux0~23 (
// Equation(s):
// \ram64|Mux0~23_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~22_combout  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~22_combout  & 
// (\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (((\ram64|Mux0~22_combout ))))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|RAM8to64[1].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~22_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~23 .lut_mask = 16'hF588;
defparam \ram64|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cycloneive_lcell_comb \ram64|Mux0~24 (
// Equation(s):
// \ram64|Mux0~24_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~24 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y2_N6
cycloneive_lcell_comb \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y2_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \ram64|Mux0~25 (
// Equation(s):
// \ram64|Mux0~25_combout  = (\addr[2]~input_o  & ((\ram64|Mux0~24_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q )) # (!\ram64|Mux0~24_combout  & 
// ((\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ))))) # (!\addr[2]~input_o  & (\ram64|Mux0~24_combout ))

	.dataa(\addr[2]~input_o ),
	.datab(\ram64|Mux0~24_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~25 .lut_mask = 16'hE6C4;
defparam \ram64|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N20
cycloneive_lcell_comb \ram64|Mux0~26 (
// Equation(s):
// \ram64|Mux0~26_combout  = (\addr[0]~input_o  & ((\ram64|Mux0~23_combout ) # ((\addr[1]~input_o )))) # (!\addr[0]~input_o  & (((!\addr[1]~input_o  & \ram64|Mux0~25_combout ))))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux0~23_combout ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux0~25_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~26 .lut_mask = 16'hADA8;
defparam \ram64|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N1
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[0].ram8|registerLoad[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N0
cycloneive_lcell_comb \ram64|Mux0~27 (
// Equation(s):
// \ram64|Mux0~27_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[0].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[0].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~27 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[1].ram8|registerLoad[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \ram64|Mux0~28 (
// Equation(s):
// \ram64|Mux0~28_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~27_combout  & (\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q )) # (!\ram64|Mux0~27_combout  & 
// ((\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux0~27_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux0~27_combout ),
	.datac(\ram64|RAM8to64[1].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[1].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~28 .lut_mask = 16'hE6C4;
defparam \ram64|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \ram64|Mux0~29 (
// Equation(s):
// \ram64|Mux0~29_combout  = (\addr[1]~input_o  & ((\ram64|Mux0~26_combout  & ((\ram64|Mux0~28_combout ))) # (!\ram64|Mux0~26_combout  & (\ram64|Mux0~21_combout )))) # (!\addr[1]~input_o  & (((\ram64|Mux0~26_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux0~21_combout ),
	.datac(\ram64|Mux0~26_combout ),
	.datad(\ram64|Mux0~28_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~29 .lut_mask = 16'hF858;
defparam \ram64|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N6
cycloneive_lcell_comb \ram64|Mux0~30 (
// Equation(s):
// \ram64|Mux0~30_combout  = (\addr[5]~input_o  & ((\addr[4]~input_o ) # ((\ram64|Mux0~19_combout )))) # (!\addr[5]~input_o  & (!\addr[4]~input_o  & ((\ram64|Mux0~29_combout ))))

	.dataa(\addr[5]~input_o ),
	.datab(\addr[4]~input_o ),
	.datac(\ram64|Mux0~19_combout ),
	.datad(\ram64|Mux0~29_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~30 .lut_mask = 16'hB9A8;
defparam \ram64|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N19
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N18
cycloneive_lcell_comb \ram64|Mux0~38 (
// Equation(s):
// \ram64|Mux0~38_combout  = (\addr[0]~input_o  & ((\addr[1]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q )))) # (!\addr[0]~input_o  & (!\addr[1]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[0]~input_o ),
	.datab(\addr[1]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~38 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N11
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N10
cycloneive_lcell_comb \ram64|Mux0~39 (
// Equation(s):
// \ram64|Mux0~39_combout  = (\addr[1]~input_o  & ((\ram64|Mux0~38_combout  & (\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q )) # (!\ram64|Mux0~38_combout  & 
// ((\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ))))) # (!\addr[1]~input_o  & (\ram64|Mux0~38_combout ))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|Mux0~38_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~39 .lut_mask = 16'hE6C4;
defparam \ram64|Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \ram64|Mux0~33 (
// Equation(s):
// \ram64|Mux0~33_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[7].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~33 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N7
dffeas \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[7].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N6
cycloneive_lcell_comb \ram64|Mux0~34 (
// Equation(s):
// \ram64|Mux0~34_combout  = (\ram64|Mux0~33_combout  & (((\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ) # (!\addr[0]~input_o )))) # (!\ram64|Mux0~33_combout  & 
// (\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q  & ((\addr[0]~input_o ))))

	.dataa(\ram64|RAM8to64[7].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datab(\ram64|Mux0~33_combout ),
	.datac(\ram64|RAM8to64[7].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~34 .lut_mask = 16'hE2CC;
defparam \ram64|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y2_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N3
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y2_N12
cycloneive_lcell_comb \ram64|Mux0~35 (
// Equation(s):
// \ram64|Mux0~35_combout  = (\addr[1]~input_o  & ((\addr[0]~input_o ) # ((\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))) # (!\addr[1]~input_o  & (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~35 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y3_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N13
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y3_N14
cycloneive_lcell_comb \ram64|Mux0~36 (
// Equation(s):
// \ram64|Mux0~36_combout  = (\addr[0]~input_o  & ((\ram64|Mux0~35_combout  & (\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q )) # (!\ram64|Mux0~35_combout  & 
// ((\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ))))) # (!\addr[0]~input_o  & (\ram64|Mux0~35_combout ))

	.dataa(\addr[0]~input_o ),
	.datab(\ram64|Mux0~35_combout ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~36 .lut_mask = 16'hE6C4;
defparam \ram64|Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N0
cycloneive_lcell_comb \ram64|Mux0~37 (
// Equation(s):
// \ram64|Mux0~37_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~34_combout ) # ((\addr[2]~input_o )))) # (!\addr[3]~input_o  & (((!\addr[2]~input_o  & \ram64|Mux0~36_combout ))))

	.dataa(\ram64|Mux0~34_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux0~36_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~37 .lut_mask = 16'hCBC8;
defparam \ram64|Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N5
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[6].ram8|registerLoad[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N18
cycloneive_lcell_comb \ram64|Mux0~31 (
// Equation(s):
// \ram64|Mux0~31_combout  = (\addr[1]~input_o  & (\addr[0]~input_o )) # (!\addr[1]~input_o  & ((\addr[0]~input_o  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ))) # (!\addr[0]~input_o  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[1]~input_o ),
	.datab(\addr[0]~input_o ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[6].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~31 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N4
cycloneive_lcell_comb \ram64|Mux0~32 (
// Equation(s):
// \ram64|Mux0~32_combout  = (\addr[1]~input_o  & ((\ram64|Mux0~31_combout  & ((\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~31_combout  & 
// (\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q )))) # (!\addr[1]~input_o  & (((\ram64|Mux0~31_combout ))))

	.dataa(\addr[1]~input_o ),
	.datab(\ram64|RAM8to64[6].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datac(\ram64|RAM8to64[6].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~31_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~32 .lut_mask = 16'hF588;
defparam \ram64|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N12
cycloneive_lcell_comb \ram64|Mux0~40 (
// Equation(s):
// \ram64|Mux0~40_combout  = (\ram64|Mux0~37_combout  & ((\ram64|Mux0~39_combout ) # ((!\addr[2]~input_o )))) # (!\ram64|Mux0~37_combout  & (((\addr[2]~input_o  & \ram64|Mux0~32_combout ))))

	.dataa(\ram64|Mux0~39_combout ),
	.datab(\ram64|Mux0~37_combout ),
	.datac(\addr[2]~input_o ),
	.datad(\ram64|Mux0~32_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~40 .lut_mask = 16'hBC8C;
defparam \ram64|Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y2_N3
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[7]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N2
cycloneive_lcell_comb \ram64|Mux0~7 (
// Equation(s):
// \ram64|Mux0~7_combout  = (\addr[3]~input_o  & (\addr[2]~input_o )) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & ((\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ))) # (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~7 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
cycloneive_lcell_comb \ram64|Mux0~8 (
// Equation(s):
// \ram64|Mux0~8_combout  = (\addr[3]~input_o  & ((\ram64|Mux0~7_combout  & (\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q )) # (!\ram64|Mux0~7_combout  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ))))) # (!\addr[3]~input_o  & (\ram64|Mux0~7_combout ))

	.dataa(\addr[3]~input_o ),
	.datab(\ram64|Mux0~7_combout ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[7].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[3].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~8 .lut_mask = 16'hE6C4;
defparam \ram64|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N21
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneive_lcell_comb \ram64|Mux0~0 (
// Equation(s):
// \ram64|Mux0~0_combout  = (\addr[3]~input_o  & (((\addr[2]~input_o )))) # (!\addr[3]~input_o  & ((\addr[2]~input_o  & (\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q )) # (!\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q )))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.datad(\addr[2]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~0 .lut_mask = 16'hEE30;
defparam \ram64|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \ram64|Mux0~1 (
// Equation(s):
// \ram64|Mux0~1_combout  = (\ram64|Mux0~0_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q )) # (!\addr[3]~input_o ))) # (!\ram64|Mux0~0_combout  & (\addr[3]~input_o  & 
// ((\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ))))

	.dataa(\ram64|Mux0~0_combout ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[5].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[1].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~1 .lut_mask = 16'hE6A2;
defparam \ram64|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y1_N15
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y1_N13
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[6]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y1_N11
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
cycloneive_lcell_comb \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N10
cycloneive_lcell_comb \ram64|Mux0~2 (
// Equation(s):
// \ram64|Mux0~2_combout  = (\addr[3]~input_o  & ((\addr[2]~input_o ) # ((\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))) # (!\addr[3]~input_o  & (!\addr[2]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q )))

	.dataa(\addr[3]~input_o ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[2].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~2 .lut_mask = 16'hBA98;
defparam \ram64|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y1_N12
cycloneive_lcell_comb \ram64|Mux0~3 (
// Equation(s):
// \ram64|Mux0~3_combout  = (\addr[2]~input_o  & ((\ram64|Mux0~2_combout  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ))) # (!\ram64|Mux0~2_combout  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q )))) # (!\addr[2]~input_o  & (((\ram64|Mux0~2_combout ))))

	.dataa(\ram64|RAM8to64[2].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[6].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~3 .lut_mask = 16'hF388;
defparam \ram64|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cycloneive_lcell_comb \ram64|Mux0~4 (
// Equation(s):
// \ram64|Mux0~4_combout  = (\addr[2]~input_o  & (\addr[3]~input_o )) # (!\addr[2]~input_o  & ((\addr[3]~input_o  & ((\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ))) # (!\addr[3]~input_o  & 
// (\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ))))

	.dataa(\addr[2]~input_o ),
	.datab(\addr[3]~input_o ),
	.datac(\ram64|RAM8to64[2].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[3].ram8|Register16toRAM8[0].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~4 .lut_mask = 16'hDC98;
defparam \ram64|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N31
dffeas \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\in[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram64|RAM8to64[3].ram8|registerLoad[4]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N28
cycloneive_lcell_comb \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder (
// Equation(s):
// \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout  = \in[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\in[15]~input_o ),
	.cin(gnd),
	.combout(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .lut_mask = 16'hFF00;
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y1_N29
dffeas \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out (
	.clk(\clk~input_o ),
	.d(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram64|RAM8to64[2].ram8|registerLoad[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .is_wysiwyg = "true";
defparam \ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y1_N30
cycloneive_lcell_comb \ram64|Mux0~5 (
// Equation(s):
// \ram64|Mux0~5_combout  = (\ram64|Mux0~4_combout  & (((\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q )) # (!\addr[2]~input_o ))) # (!\ram64|Mux0~4_combout  & (\addr[2]~input_o  & 
// ((\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ))))

	.dataa(\ram64|Mux0~4_combout ),
	.datab(\addr[2]~input_o ),
	.datac(\ram64|RAM8to64[3].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.datad(\ram64|RAM8to64[2].ram8|Register16toRAM8[4].register16|Register1to16[15].register1|out~q ),
	.cin(gnd),
	.combout(\ram64|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~5 .lut_mask = 16'hE6A2;
defparam \ram64|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N30
cycloneive_lcell_comb \ram64|Mux0~6 (
// Equation(s):
// \ram64|Mux0~6_combout  = (\addr[0]~input_o  & (((\addr[1]~input_o )))) # (!\addr[0]~input_o  & ((\addr[1]~input_o  & (\ram64|Mux0~3_combout )) # (!\addr[1]~input_o  & ((\ram64|Mux0~5_combout )))))

	.dataa(\ram64|Mux0~3_combout ),
	.datab(\addr[0]~input_o ),
	.datac(\addr[1]~input_o ),
	.datad(\ram64|Mux0~5_combout ),
	.cin(gnd),
	.combout(\ram64|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~6 .lut_mask = 16'hE3E0;
defparam \ram64|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y3_N0
cycloneive_lcell_comb \ram64|Mux0~9 (
// Equation(s):
// \ram64|Mux0~9_combout  = (\ram64|Mux0~6_combout  & ((\ram64|Mux0~8_combout ) # ((!\addr[0]~input_o )))) # (!\ram64|Mux0~6_combout  & (((\ram64|Mux0~1_combout  & \addr[0]~input_o ))))

	.dataa(\ram64|Mux0~8_combout ),
	.datab(\ram64|Mux0~1_combout ),
	.datac(\ram64|Mux0~6_combout ),
	.datad(\addr[0]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~9 .lut_mask = 16'hACF0;
defparam \ram64|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N28
cycloneive_lcell_comb \ram64|Mux0~41 (
// Equation(s):
// \ram64|Mux0~41_combout  = (\ram64|Mux0~30_combout  & ((\ram64|Mux0~40_combout ) # ((!\addr[4]~input_o )))) # (!\ram64|Mux0~30_combout  & (((\ram64|Mux0~9_combout  & \addr[4]~input_o ))))

	.dataa(\ram64|Mux0~30_combout ),
	.datab(\ram64|Mux0~40_combout ),
	.datac(\ram64|Mux0~9_combout ),
	.datad(\addr[4]~input_o ),
	.cin(gnd),
	.combout(\ram64|Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ram64|Mux0~41 .lut_mask = 16'hD8AA;
defparam \ram64|Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign out[0] = \out[0]~output_o ;

assign out[1] = \out[1]~output_o ;

assign out[2] = \out[2]~output_o ;

assign out[3] = \out[3]~output_o ;

assign out[4] = \out[4]~output_o ;

assign out[5] = \out[5]~output_o ;

assign out[6] = \out[6]~output_o ;

assign out[7] = \out[7]~output_o ;

assign out[8] = \out[8]~output_o ;

assign out[9] = \out[9]~output_o ;

assign out[10] = \out[10]~output_o ;

assign out[11] = \out[11]~output_o ;

assign out[12] = \out[12]~output_o ;

assign out[13] = \out[13]~output_o ;

assign out[14] = \out[14]~output_o ;

assign out[15] = \out[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
