read -sv run_verilog_mid/adder_32b_9_91_c36b60f92fc7fe3957cfa03721a3c701.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_c36b60f92fc7fe3957cfa03721a3c701_yosys.v
