\hypertarget{stm32f410rb_8h_source}{}\doxysection{stm32f410rb.\+h}
\label{stm32f410rb_8h_source}\index{drivers/include/stm32f410rb.h@{drivers/include/stm32f410rb.h}}
\mbox{\hyperlink{stm32f410rb_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{2 \textcolor{comment}{ * @file        stm32f410rb.h}}
\DoxyCodeLine{3 \textcolor{comment}{ * }}
\DoxyCodeLine{4 \textcolor{comment}{ * @brief       Header file for STM32F410RB microcontroller peripherals.}}
\DoxyCodeLine{5 \textcolor{comment}{ * }}
\DoxyCodeLine{6 \textcolor{comment}{ * @details     This file contains the structures and definitions for various peripherals}}
\DoxyCodeLine{7 \textcolor{comment}{ *              on the STM32F410RB microcontroller. It provides an interface for configuring}}
\DoxyCodeLine{8 \textcolor{comment}{ *              and accessing the peripherals such as GPIO, RCC, etc.}}
\DoxyCodeLine{9 \textcolor{comment}{ * ¬}}
\DoxyCodeLine{10 \textcolor{comment}{ * @author      Hiram Montejano Gómez}}
\DoxyCodeLine{11 \textcolor{comment}{ * }}
\DoxyCodeLine{12 \textcolor{comment}{ * @date        Last Updated:   15/07/2023}}
\DoxyCodeLine{13 \textcolor{comment}{ * }}
\DoxyCodeLine{14 \textcolor{comment}{ * @copyright   This file is part of the "{}STM32F10RB Microcontroller Applications"{} project.}}
\DoxyCodeLine{15 \textcolor{comment}{ * }}
\DoxyCodeLine{16 \textcolor{comment}{ *              Every file is free software: you can redistribute it and/or modify}}
\DoxyCodeLine{17 \textcolor{comment}{ *              it under the terms of the GNU General Public License as published by}}
\DoxyCodeLine{18 \textcolor{comment}{ *              the Free Software Foundation, either version 3 of the License, or}}
\DoxyCodeLine{19 \textcolor{comment}{ *              (at your option) any later version.}}
\DoxyCodeLine{20 \textcolor{comment}{ * }}
\DoxyCodeLine{21 \textcolor{comment}{ *              These files are distributed in the hope that they will be useful,}}
\DoxyCodeLine{22 \textcolor{comment}{ *              but WITHOUT ANY WARRANTY; without even the implied warranty of}}
\DoxyCodeLine{23 \textcolor{comment}{ *              MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the}}
\DoxyCodeLine{24 \textcolor{comment}{ *              GNU General Public License for more details.}}
\DoxyCodeLine{25 \textcolor{comment}{ * }}
\DoxyCodeLine{26 \textcolor{comment}{ *              You should have received a copy of the GNU General Public License}}
\DoxyCodeLine{27 \textcolor{comment}{ *              along with the "{}STM32F10RB Microcontroller Applications"{} project. If not, }}
\DoxyCodeLine{28 \textcolor{comment}{ *              see <http://www.gnu.org/licenses/>.}}
\DoxyCodeLine{29 \textcolor{comment}{ */}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef STM32F410RB\_H}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define STM32F410RB\_H}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 }
\DoxyCodeLine{45 \textcolor{preprocessor}{\#define     \_\_I     volatile const}}
\DoxyCodeLine{46 }
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define     \_\_O     volatile}}
\DoxyCodeLine{49 }
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define     \_\_IO    volatile}}
\DoxyCodeLine{52 }
\DoxyCodeLine{56 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{57 \textcolor{comment}{ * @brief       SYSCFG register structure}}
\DoxyCodeLine{58 \textcolor{comment}{ *}}
\DoxyCodeLine{59 \textcolor{comment}{ * @details     This structure represents the SYSCFG register block, which contains}}
\DoxyCodeLine{60 \textcolor{comment}{ *              configuration and control registers for various system functions.}}
\DoxyCodeLine{61 \textcolor{comment}{ */}}
\DoxyCodeLine{62 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{63   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_ae34a6c206e9a8aa8e087e880209f7979}{MEMRMP}};         }
\DoxyCodeLine{64   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_a7359bbd67cb50a6549613a6f4af61c9a}{PMC}};            }
\DoxyCodeLine{65   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];      }
\DoxyCodeLine{66   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{structSYSCFG__Type_a431b6251ec76d1e112d9b3f42d1926b6}{RESERVED}};}
\DoxyCodeLine{67   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_aa4e71a5b4d437cce10dd602402ee685a}{CFGR2}};          }
\DoxyCodeLine{68   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_acba3aaf43ded47ca9188811a5dce913e}{CMPCR}};          }
\DoxyCodeLine{69   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structSYSCFG__Type_a9277b32c2e963f1a08872dd0d7d9ea7c}{CFGR}};           }
\DoxyCodeLine{70 \} \mbox{\hyperlink{structSYSCFG__Type}{SYSCFG\_Type}};}
\DoxyCodeLine{71 }
\DoxyCodeLine{72 }
\DoxyCodeLine{73 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{74 \textcolor{comment}{ * @brief       EXTI register structure}}
\DoxyCodeLine{75 \textcolor{comment}{ *}}
\DoxyCodeLine{76 \textcolor{comment}{ * @details     This structure represents the EXTI register block, which is responsible for}}
\DoxyCodeLine{77 \textcolor{comment}{ *              configuring and controlling the external interrupts.}}
\DoxyCodeLine{78 \textcolor{comment}{ */}}
\DoxyCodeLine{79 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{80   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a7ab291c69af3df6d0ce1bf21790d0dbb}{IMR}};            }
\DoxyCodeLine{81   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a5f6a744c608cfb18d1268a6ee78d23f5}{EMR}};            }
\DoxyCodeLine{82   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a2c2aeaf5a85c63e7f02c472b613167d9}{RTSR}};           }
\DoxyCodeLine{83   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a8caea9c8df08b2ff735ea2940b331425}{FTSR}};           }
\DoxyCodeLine{84   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a5f27ff5fe8900b09e7188f4c36981fc8}{SWIER}};          }
\DoxyCodeLine{85   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structEXTI__Type_a963ce5541c7b1e82cb99862b0f2235c2}{PR}};             }
\DoxyCodeLine{86 \} \mbox{\hyperlink{structEXTI__Type}{EXTI\_Type}};}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{90 \textcolor{comment}{ * @brief       GPIO register structure}}
\DoxyCodeLine{91 \textcolor{comment}{ *}}
\DoxyCodeLine{92 \textcolor{comment}{ * @details     This structure represents the GPIO register block, which contains}}
\DoxyCodeLine{93 \textcolor{comment}{ *              configuration and control registers for the General Purpose Input/Output pins.}}
\DoxyCodeLine{94 \textcolor{comment}{ */}}
\DoxyCodeLine{95 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{96   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a1e4ff7ca2e618e255c9079e524444fa9}{MODER}};       }
\DoxyCodeLine{97   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ad6afc2d80179c5d724fec0c94c2e7fe4}{OTYPER}};      }
\DoxyCodeLine{98   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ace88791b3ce14565c0e490408708a9dc}{OSPEEDR}};     }
\DoxyCodeLine{99   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a618881b88a3b1aeb222ef63b95a479a3}{PUPDR}};       }
\DoxyCodeLine{100   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}     uint32\_t \mbox{\hyperlink{structGPIO__Type_a7202422c37d73e011c41fa0ced908176}{IDR}};         }
\DoxyCodeLine{101   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}     uint32\_t \mbox{\hyperlink{structGPIO__Type_a35e605626c6b8e326521b903727e1734}{ODR}};        }
\DoxyCodeLine{102   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ae06a50b3998857e63302c356d6239843}{BSRR}};        }
\DoxyCodeLine{103   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_ae26eaff86f05cdf476bf96bd41d39bab}{LCKR}};        }
\DoxyCodeLine{104   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a648cae9fe60d992c978fcc042af269ee}{AFRL}};        }
\DoxyCodeLine{105   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}}    uint32\_t \mbox{\hyperlink{structGPIO__Type_a3615db4876c6c33b55d852c3f41da64f}{AFRH}};        }
\DoxyCodeLine{106 \} \mbox{\hyperlink{structGPIO__Type}{GPIO\_Type}};}
\DoxyCodeLine{107 }
\DoxyCodeLine{108 }
\DoxyCodeLine{109 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{110 \textcolor{comment}{ * @brief       RCC register structure}}
\DoxyCodeLine{111 \textcolor{comment}{ *}}
\DoxyCodeLine{112 \textcolor{comment}{ * @details     This structure represents the RCC register block, which contains}}
\DoxyCodeLine{113 \textcolor{comment}{ *              configuration and control registers for the Reset and Clock Control.}}
\DoxyCodeLine{114 \textcolor{comment}{ */}}
\DoxyCodeLine{115 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{116   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a79294251588bee89d7c5404a49d5b4ac}{CR}};             }
\DoxyCodeLine{117   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a74a4f1bd7bfa711955dd5e14283a7a0f}{PLLCFGR}};        }
\DoxyCodeLine{118   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8424fbf9730dbad68f8b44d2b59f5361}{CFGR}};           }
\DoxyCodeLine{119   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a2e06bfa71c9039f46d8bd672ae8fa108}{CIR}};            }
\DoxyCodeLine{120   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_ab4e77adb8d35e5f4a7c9f8d921ca26ed}{AHB1RSTR}};       }
\DoxyCodeLine{121   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED1[3];}
\DoxyCodeLine{122   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a703460a9346a3ae189650852052d0fc0}{APB1RSTR}};       }
\DoxyCodeLine{123   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8e400d6b14b7564ddc3bfa559f4f84da}{APB2RSTR}};       }
\DoxyCodeLine{124   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED2[2];}
\DoxyCodeLine{125   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a51b6760f6731e80ec77ec7f2ba6b300b}{AHB1ENR}};        }
\DoxyCodeLine{126   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED3[3];}
\DoxyCodeLine{127   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a4ebfbec666e5fe565a559a59f8da7fae}{APB1ENR}};        }
\DoxyCodeLine{128   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_addce15bda7760628c4ce315c5cc1d3b1}{APB2ENR}};        }
\DoxyCodeLine{129   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED4[2];}
\DoxyCodeLine{130   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_aceb7cc7ac7cf2959c9d6aee0d0ef6094}{AHB1LPENR}};      }
\DoxyCodeLine{131   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED5[3];}
\DoxyCodeLine{132   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a912caa5cea7d1adf00498fc768d37b5e}{APB1LPENR}};      }
\DoxyCodeLine{133   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a9fe97e5ac3051da7a4bfc365cbe1e803}{APB2LPENR}};      }
\DoxyCodeLine{134   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED6[2];}
\DoxyCodeLine{135   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_ad23f3a8b785b56b8ed3b267fef55eb90}{BDCR}};           }
\DoxyCodeLine{136   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a040570e270b99da0eac95b3cf508f10e}{CSR}};            }
\DoxyCodeLine{137   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED7[2];}
\DoxyCodeLine{138   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_af9a4ee28e663f53b895e6c54ca2f1e74}{SSCGR}};          }
\DoxyCodeLine{139   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED8[2];}
\DoxyCodeLine{140   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_a8a8441e23dab77d949e089ed2edc573a}{DCKCFGR}};        }
\DoxyCodeLine{141   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t \mbox{\hyperlink{structRCC__Type_a04c734778a394a2099f6ff9b9bac1f1b}{RESERVED9}};}
\DoxyCodeLine{142   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{structRCC__Type_aa48d2ddd5f9ee0e60f111c4e5419ab66}{DCKCFGR2}};       }
\DoxyCodeLine{143 \} \mbox{\hyperlink{structRCC__Type}{RCC\_Type}};}
\DoxyCodeLine{144 }
\DoxyCodeLine{145 }
\DoxyCodeLine{146 \textcolor{comment}{/***************************************************************************************************}}
\DoxyCodeLine{147 \textcolor{comment}{ * @brief       NVIC register structure}}
\DoxyCodeLine{148 \textcolor{comment}{ *}}
\DoxyCodeLine{149 \textcolor{comment}{ * @details     This structure represents the NVIC register block, which contains}}
\DoxyCodeLine{150 \textcolor{comment}{ *              configuration and control registers for the Nested Vectored Interrupt Controller.}}
\DoxyCodeLine{151 \textcolor{comment}{ */}}
\DoxyCodeLine{152 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{153   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[8];        }
\DoxyCodeLine{154   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED1[24];}
\DoxyCodeLine{155   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[8];        }
\DoxyCodeLine{156   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED2[24];}
\DoxyCodeLine{157   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[8];        }
\DoxyCodeLine{158   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED3[24];}
\DoxyCodeLine{159   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[8];        }
\DoxyCodeLine{160   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED4[24];}
\DoxyCodeLine{161   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IABR[8];        }
\DoxyCodeLine{162   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED5[56];}
\DoxyCodeLine{163   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t IPR[240];        }
\DoxyCodeLine{164   \mbox{\hyperlink{group__ACESS__MODIFIERS_gaf63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t RESERVED6[644];}
\DoxyCodeLine{165   \mbox{\hyperlink{group__ACESS__MODIFIERS_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t \mbox{\hyperlink{structNVIC__Type_a0b0d7f3131da89c659a2580249432749}{STIR}};           }
\DoxyCodeLine{166 \} \mbox{\hyperlink{structNVIC__Type}{NVIC\_Type}};}
\DoxyCodeLine{167 }
\DoxyCodeLine{168 }
\DoxyCodeLine{169 \textcolor{comment}{/********************* Peripheral Memory Map ********************/}}
\DoxyCodeLine{170 }
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define SYSCFG\_BASE\_ADDR    (0x40013800UL)}}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define EXTI\_BASE\_ADDR      (0x40013C00UL)}}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define GPIOA\_BASE\_ADDR     (0x40020000UL)}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define GPIOB\_BASE\_ADDR     (0x40020400UL)}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define GPIOC\_BASE\_ADDR     (0x40020800UL)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define GPIOH\_BASE\_ADDR     (0x40021C00UL)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define RCC\_BASE\_ADDR       (0x40023800UL)}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define NVIC\_BASE\_ADDR      (0xE000E100UL)}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180 }
\DoxyCodeLine{181 \textcolor{comment}{/********************* Peripheral Declaration ********************/}}
\DoxyCodeLine{182 }
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_Type*) SYSCFG\_BASE\_ADDR)}}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_Type*)   EXTI\_BASE\_ADDR)}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_Type*)   GPIOA\_BASE\_ADDR)}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_Type*)   GPIOB\_BASE\_ADDR)}}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_Type*)   GPIOC\_BASE\_ADDR)}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_Type*)   GPIOH\_BASE\_ADDR)}}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define RCC                 ((RCC\_Type*)    RCC\_BASE\_ADDR)}}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type*)   NVIC\_BASE\_ADDR)}}
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
