Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 19 22:48:54 2024
| Host         : P1-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    74          
TIMING-18  Warning           Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: accel/clock_generation/clk_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.634        0.000                      0                  204        0.158        0.000                      0                  204        4.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.634        0.000                      0                  204        0.158        0.000                      0                  204        4.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 p1/pwm_serial/pulseCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/signal_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.130ns (53.539%)  route 0.981ns (46.461%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.725     5.328    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  p1/pwm_serial/pulseCounter_reg[3]/Q
                         net (fo=7, routed)           0.981     6.764    p1/pwm_serial/pulseCounter_reg[3]
    SLICE_X0Y93          LUT4 (Prop_lut4_I3_O)        0.124     6.888 r  p1/pwm_serial/lessThan_carry_i_7/O
                         net (fo=1, routed)           0.000     6.888    p1/pwm_serial/lessThan_carry_i_7_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.438 r  p1/pwm_serial/lessThan_carry/CO[3]
                         net (fo=1, routed)           0.000     7.438    p1/pwm_serial/lessThan
    SLICE_X0Y93          FDRE                                         r  p1/pwm_serial/signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.605    10.028    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  p1/pwm_serial/signal_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    10.303    
                         clock uncertainty           -0.035    10.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)       -0.195    10.072    p1/pwm_serial/signal_reg
  -------------------------------------------------------------------
                         required time                         10.072    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 uart_rx_inst/ck_uart_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.326%)  route 2.444ns (71.674%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.716     5.319    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y66          FDSE                                         r  uart_rx_inst/ck_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDSE (Prop_fdse_C_Q)         0.419     5.738 f  uart_rx_inst/ck_uart_reg/Q
                         net (fo=16, routed)          1.014     6.752    uart_rx_inst/ck_uart
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.299     7.051 f  uart_rx_inst/baud_counter[7]_i_3/O
                         net (fo=4, routed)           0.564     7.615    uart_rx_inst/baud_counter[7]_i_3_n_0
    SLICE_X7Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.739 f  uart_rx_inst/baud_counter[9]_i_3/O
                         net (fo=6, routed)           0.299     8.038    uart_rx_inst/zero_baud_counter1_out
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  uart_rx_inst/baud_counter[9]_i_1/O
                         net (fo=4, routed)           0.567     8.729    uart_rx_inst/baud_counter[9]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.936    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[4]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y69          FDRE (Setup_fdre_C_R)       -0.429    14.730    uart_rx_inst/baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 uart_rx_inst/ck_uart_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.326%)  route 2.444ns (71.674%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.716     5.319    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y66          FDSE                                         r  uart_rx_inst/ck_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDSE (Prop_fdse_C_Q)         0.419     5.738 f  uart_rx_inst/ck_uart_reg/Q
                         net (fo=16, routed)          1.014     6.752    uart_rx_inst/ck_uart
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.299     7.051 f  uart_rx_inst/baud_counter[7]_i_3/O
                         net (fo=4, routed)           0.564     7.615    uart_rx_inst/baud_counter[7]_i_3_n_0
    SLICE_X7Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.739 f  uart_rx_inst/baud_counter[9]_i_3/O
                         net (fo=6, routed)           0.299     8.038    uart_rx_inst/zero_baud_counter1_out
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  uart_rx_inst/baud_counter[9]_i_1/O
                         net (fo=4, routed)           0.567     8.729    uart_rx_inst/baud_counter[9]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.936    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y69          FDRE (Setup_fdre_C_R)       -0.429    14.730    uart_rx_inst/baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 uart_rx_inst/ck_uart_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.326%)  route 2.444ns (71.674%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.716     5.319    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y66          FDSE                                         r  uart_rx_inst/ck_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDSE (Prop_fdse_C_Q)         0.419     5.738 f  uart_rx_inst/ck_uart_reg/Q
                         net (fo=16, routed)          1.014     6.752    uart_rx_inst/ck_uart
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.299     7.051 f  uart_rx_inst/baud_counter[7]_i_3/O
                         net (fo=4, routed)           0.564     7.615    uart_rx_inst/baud_counter[7]_i_3_n_0
    SLICE_X7Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.739 f  uart_rx_inst/baud_counter[9]_i_3/O
                         net (fo=6, routed)           0.299     8.038    uart_rx_inst/zero_baud_counter1_out
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  uart_rx_inst/baud_counter[9]_i_1/O
                         net (fo=4, routed)           0.567     8.729    uart_rx_inst/baud_counter[9]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.936    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y69          FDRE (Setup_fdre_C_R)       -0.429    14.730    uart_rx_inst/baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 uart_rx_inst/ck_uart_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/baud_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.966ns (28.326%)  route 2.444ns (71.674%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.716     5.319    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y66          FDSE                                         r  uart_rx_inst/ck_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDSE (Prop_fdse_C_Q)         0.419     5.738 f  uart_rx_inst/ck_uart_reg/Q
                         net (fo=16, routed)          1.014     6.752    uart_rx_inst/ck_uart
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.299     7.051 f  uart_rx_inst/baud_counter[7]_i_3/O
                         net (fo=4, routed)           0.564     7.615    uart_rx_inst/baud_counter[7]_i_3_n_0
    SLICE_X7Y68          LUT3 (Prop_lut3_I0_O)        0.124     7.739 f  uart_rx_inst/baud_counter[9]_i_3/O
                         net (fo=6, routed)           0.299     8.038    uart_rx_inst/zero_baud_counter1_out
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  uart_rx_inst/baud_counter[9]_i_1/O
                         net (fo=4, routed)           0.567     8.729    uart_rx_inst/baud_counter[9]_i_1_n_0
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.513    14.936    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X9Y69          FDRE                                         r  uart_rx_inst/baud_counter_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y69          FDRE (Setup_fdre_C_R)       -0.429    14.730    uart_rx_inst/baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.066ns (53.548%)  route 1.792ns (46.452%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.712     5.315    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_tx_inst/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  uart_tx_inst/baud_counter_reg[1]/Q
                         net (fo=3, routed)           0.991     6.762    uart_tx_inst/baud_counter[1]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     6.886 r  uart_tx_inst/baud_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.886    uart_tx_inst/baud_counter0_carry_i_4_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.399 r  uart_tx_inst/baud_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    uart_tx_inst/baud_counter0_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  uart_tx_inst/baud_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    uart_tx_inst/baud_counter0_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  uart_tx_inst/baud_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.633    uart_tx_inst/baud_counter0_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  uart_tx_inst/baud_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.750    uart_tx_inst/baud_counter0_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.065 r  uart_tx_inst/baud_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.801     8.866    uart_tx_inst/baud_counter0[20]
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.307     9.173 r  uart_tx_inst/baud_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.173    uart_tx_inst/p_0_in[20]
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.590    15.013    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[20]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031    15.267    uart_tx_inst/baud_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.869ns (48.429%)  route 1.990ns (51.571%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.712     5.315    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_tx_inst/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  uart_tx_inst/baud_counter_reg[1]/Q
                         net (fo=3, routed)           0.991     6.762    uart_tx_inst/baud_counter[1]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     6.886 r  uart_tx_inst/baud_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.886    uart_tx_inst/baud_counter0_carry_i_4_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.399 r  uart_tx_inst/baud_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    uart_tx_inst/baud_counter0_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  uart_tx_inst/baud_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    uart_tx_inst/baud_counter0_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  uart_tx_inst/baud_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.633    uart_tx_inst/baud_counter0_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.852 r  uart_tx_inst/baud_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.851    uart_tx_inst/baud_counter0[13]
    SLICE_X3Y70          LUT4 (Prop_lut4_I2_O)        0.323     9.174 r  uart_tx_inst/baud_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.174    uart_tx_inst/p_0_in[13]
    SLICE_X3Y70          FDRE                                         r  uart_tx_inst/baud_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.594    15.017    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  uart_tx_inst/baud_counter_reg[13]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.075    15.315    uart_tx_inst/baud_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 2.216ns (58.523%)  route 1.571ns (41.477%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.712     5.315    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_tx_inst/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  uart_tx_inst/baud_counter_reg[1]/Q
                         net (fo=3, routed)           0.991     6.762    uart_tx_inst/baud_counter[1]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     6.886 r  uart_tx_inst/baud_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.886    uart_tx_inst/baud_counter0_carry_i_4_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.399 r  uart_tx_inst/baud_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    uart_tx_inst/baud_counter0_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  uart_tx_inst/baud_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    uart_tx_inst/baud_counter0_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  uart_tx_inst/baud_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.633    uart_tx_inst/baud_counter0_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  uart_tx_inst/baud_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.750    uart_tx_inst/baud_counter0_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  uart_tx_inst/baud_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.867    uart_tx_inst/baud_counter0_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.190 r  uart_tx_inst/baud_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.579     8.769    uart_tx_inst/baud_counter0[22]
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.332     9.101 r  uart_tx_inst/baud_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.101    uart_tx_inst/p_0_in[22]
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.590    15.013    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[22]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.047    15.283    uart_tx_inst/baud_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 uart_tx_inst/baud_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 2.075ns (55.696%)  route 1.651ns (44.304%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.712     5.315    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  uart_tx_inst/baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.771 f  uart_tx_inst/baud_counter_reg[1]/Q
                         net (fo=3, routed)           0.991     6.762    uart_tx_inst/baud_counter[1]
    SLICE_X2Y68          LUT1 (Prop_lut1_I0_O)        0.124     6.886 r  uart_tx_inst/baud_counter0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.886    uart_tx_inst/baud_counter0_carry_i_4_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.399 r  uart_tx_inst/baud_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.399    uart_tx_inst/baud_counter0_carry_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.516 r  uart_tx_inst/baud_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.516    uart_tx_inst/baud_counter0_carry__0_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.633 r  uart_tx_inst/baud_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.633    uart_tx_inst/baud_counter0_carry__1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.750 r  uart_tx_inst/baud_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.750    uart_tx_inst/baud_counter0_carry__2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.867 r  uart_tx_inst/baud_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.867    uart_tx_inst/baud_counter0_carry__3_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.086 r  uart_tx_inst/baud_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.659     8.745    uart_tx_inst/baud_counter0[21]
    SLICE_X3Y73          LUT5 (Prop_lut5_I0_O)        0.295     9.040 r  uart_tx_inst/baud_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.040    uart_tx_inst/p_0_in[21]
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.590    15.013    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  uart_tx_inst/baud_counter_reg[21]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031    15.267    uart_tx_inst/baud_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 accel/display_control/anode_timer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/display_control/anode_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.828ns (25.644%)  route 2.401ns (74.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.707     5.309    accel/display_control/clock_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  accel/display_control/anode_timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  accel/display_control/anode_timer_reg[12]/Q
                         net (fo=2, routed)           1.091     6.856    accel/display_control/anode_timer[12]
    SLICE_X5Y108         LUT4 (Prop_lut4_I0_O)        0.124     6.980 f  accel/display_control/anode_timer[16]_i_4/O
                         net (fo=1, routed)           0.460     7.440    accel/display_control/anode_timer[16]_i_4_n_0
    SLICE_X5Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.564 f  accel/display_control/anode_timer[16]_i_3/O
                         net (fo=1, routed)           0.151     7.716    accel/display_control/anode_timer[16]_i_3_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.124     7.840 r  accel/display_control/anode_timer[16]_i_1/O
                         net (fo=19, routed)          0.698     8.538    accel/display_control/anode_timer[16]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  accel/display_control/anode_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.586    15.008    accel/display_control/clock_IBUF_BUFG
    SLICE_X4Y107         FDRE                                         r  accel/display_control/anode_timer_reg[5]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y107         FDRE (Setup_fdre_C_R)       -0.429    14.820    accel/display_control/anode_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_rx_inst/chg_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/half_baud_time_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.598     1.517    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X4Y66          FDSE                                         r  uart_rx_inst/chg_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  uart_rx_inst/chg_counter_reg[9]/Q
                         net (fo=3, routed)           0.076     1.734    uart_rx_inst/chg_counter[9]
    SLICE_X5Y66          LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  uart_rx_inst/half_baud_time_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_rx_inst/half_baud_time_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  uart_rx_inst/half_baud_time_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.867     2.032    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  uart_rx_inst/half_baud_time_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.091     1.621    uart_rx_inst/half_baud_time_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accel/clock_generation/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/clock_generation/clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.474%)  route 0.102ns (35.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  accel/clock_generation/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/clock_generation/counter_reg[0]/Q
                         net (fo=7, routed)           0.102     1.727    accel/clock_generation/counter[0]
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  accel/clock_generation/clk_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    accel/clock_generation/clk_reg_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    accel/clock_generation/clock_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  accel/clock_generation/clk_reg_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.587    accel/clock_generation/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_rx_inst/chg_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/chg_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.145%)  route 0.139ns (42.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.599     1.518    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y65          FDSE                                         r  uart_rx_inst/chg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDSE (Prop_fdse_C_Q)         0.141     1.659 r  uart_rx_inst/chg_counter_reg[0]/Q
                         net (fo=7, routed)           0.139     1.799    uart_rx_inst/chg_counter[0]
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  uart_rx_inst/chg_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    uart_rx_inst/chg_counter[3]_i_1_n_0
    SLICE_X6Y65          FDSE                                         r  uart_rx_inst/chg_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.868     2.033    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X6Y65          FDSE                                         r  uart_rx_inst/chg_counter_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y65          FDSE (Hold_fdse_C_D)         0.121     1.653    uart_rx_inst/chg_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_rx_inst/state_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.774%)  route 0.110ns (37.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.597     1.516    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  uart_rx_inst/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  uart_rx_inst/state_reg[3]/Q
                         net (fo=15, routed)          0.110     1.768    uart_rx_inst/state_reg_n_0_[3]
    SLICE_X5Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  uart_rx_inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    uart_rx_inst/state[0]
    SLICE_X5Y67          FDSE                                         r  uart_rx_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     2.031    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  uart_rx_inst/state_reg[0]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y67          FDSE (Hold_fdse_C_D)         0.091     1.620    uart_rx_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx_inst/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.597     1.516    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  uart_rx_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  uart_rx_inst/state_reg[0]/Q
                         net (fo=12, routed)          0.120     1.777    uart_rx_inst/state_reg_n_0_[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I1_O)        0.045     1.822 r  uart_rx_inst/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    uart_rx_inst/state[1]
    SLICE_X4Y67          FDSE                                         r  uart_rx_inst/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     2.031    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  uart_rx_inst/state_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.091     1.620    uart_rx_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_rx_inst/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.597     1.516    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X5Y67          FDSE                                         r  uart_rx_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDSE (Prop_fdse_C_Q)         0.141     1.657 r  uart_rx_inst/state_reg[0]/Q
                         net (fo=12, routed)          0.121     1.778    uart_rx_inst/state_reg_n_0_[0]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  uart_rx_inst/state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    uart_rx_inst/state[2]
    SLICE_X4Y67          FDSE                                         r  uart_rx_inst/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.866     2.031    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X4Y67          FDSE                                         r  uart_rx_inst/state_reg[2]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y67          FDSE (Hold_fdse_C_D)         0.092     1.621    uart_rx_inst/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_tx_inst/baud_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/baud_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.538%)  route 0.126ns (40.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.513    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  uart_tx_inst/baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  uart_tx_inst/baud_counter_reg[0]/Q
                         net (fo=3, routed)           0.126     1.781    uart_tx_inst/baud_counter[0]
    SLICE_X3Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  uart_tx_inst/baud_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    uart_tx_inst/p_0_in[0]
    SLICE_X3Y72          FDRE                                         r  uart_tx_inst/baud_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     2.029    uart_tx_inst/clock_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  uart_tx_inst/baud_counter_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091     1.604    uart_tx_inst/baud_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 p1/pwm_serial/pulseCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_serial/pulseCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.849%)  route 0.153ns (45.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.604     1.523    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  p1/pwm_serial/pulseCounter_reg[3]/Q
                         net (fo=7, routed)           0.153     1.817    p1/pwm_serial/pulseCounter_reg[3]
    SLICE_X0Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.862 r  p1/pwm_serial/pulseCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    p1/pwm_serial/pulseCounter0[5]
    SLICE_X0Y94          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.877     2.042    p1/pwm_serial/clock_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  p1/pwm_serial/pulseCounter_reg[5]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.092     1.631    p1/pwm_serial/pulseCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_rx_inst/q_uart_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/qq_uart_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.594     1.513    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X3Y72          FDSE                                         r  uart_rx_inst/q_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDSE (Prop_fdse_C_Q)         0.128     1.641 r  uart_rx_inst/q_uart_reg/Q
                         net (fo=1, routed)           0.119     1.761    uart_rx_inst/q_uart
    SLICE_X3Y72          FDSE                                         r  uart_rx_inst/qq_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.864     2.029    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X3Y72          FDSE                                         r  uart_rx_inst/qq_uart_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDSE (Hold_fdse_C_D)         0.012     1.525    uart_rx_inst/qq_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_rx_inst/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.119%)  route 0.186ns (56.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.597     1.516    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  uart_rx_inst/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_rx_inst/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.186     1.843    uart_rx_inst/data_reg[7]
    SLICE_X0Y67          FDRE                                         r  uart_rx_inst/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.869     2.034    uart_rx_inst/clock_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  uart_rx_inst/o_data_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.070     1.601    uart_rx_inst/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    accel/clock_generation/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    accel/display_control/anode_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    accel/display_control/anode_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    accel/display_control/anode_select_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    accel/clock_generation/clk_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    accel/clock_generation/counter_reg[3]/C



