<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="SoC_tb_time_synth.wdb" id="1">
         <top_modules>
            <top_module name="SoC_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="654.156 ns"></ZoomStartTime>
      <ZoomEndTime time="865.584 ns"></ZoomEndTime>
      <Cursor1Time time="900.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="126"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="20" />
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CPU_0/i_Clk">
      <obj_property name="ElementShortName">i_Clk</obj_property>
      <obj_property name="ObjectShortName">i_Clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CPU_0/i_Rst">
      <obj_property name="ElementShortName">i_Rst</obj_property>
      <obj_property name="ObjectShortName">i_Rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CPU_0/led_teste">
      <obj_property name="ElementShortName">led_teste</obj_property>
      <obj_property name="ObjectShortName">led_teste</obj_property>
   </wvobject>
   <wvobject fp_name="divider2158" type="divider">
      <obj_property name="label">CPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CPU_0/o_REnable">
      <obj_property name="ElementShortName">o_REnable</obj_property>
      <obj_property name="ObjectShortName">o_REnable</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CPU_0/o_RAddr">
      <obj_property name="ElementShortName">o_RAddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_RAddr[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CPU_0/i_RData">
      <obj_property name="ElementShortName">i_RData[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_RData[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="divider59" type="divider">
      <obj_property name="label">uart</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/UartSlave_0/i_REnable">
      <obj_property name="ElementShortName">i_REnable</obj_property>
      <obj_property name="ObjectShortName">i_REnable</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/UartSlave_0/i_RAddr">
      <obj_property name="ElementShortName">i_RAddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_RAddr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/UartSlave_0/o_RData">
      <obj_property name="ElementShortName">o_RData[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_RData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="divider123" type="divider">
      <obj_property name="label">Inter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/i_REnable">
      <obj_property name="ElementShortName">i_REnable</obj_property>
      <obj_property name="ObjectShortName">i_REnable</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/i_RAddr">
      <obj_property name="ElementShortName">i_RAddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_RAddr[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/i_RData_3">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">i_RData_3[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_RData_3[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="label">uart_inter</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/o_REnable_3">
      <obj_property name="ElementShortName">o_REnable_3</obj_property>
      <obj_property name="ObjectShortName">o_REnable_3</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/o_RData">
      <obj_property name="ElementShortName">o_RData[31:0]</obj_property>
      <obj_property name="ObjectShortName">o_RData[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CustomInterconnect_0/i_RData_0">
      <obj_property name="ElementShortName">i_RData_0[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_RData_0[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CPU_0/inst/_InstrDecode/rf/\r_RegFile[1]_30 ">
      <obj_property name="ElementShortName">\r_RegFile[1]_30 [31:0]</obj_property>
      <obj_property name="ObjectShortName">\r_RegFile[1]_30 [31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/SoC_tb/dut/design_1_i/CPU_0/inst/_InstrDecode/rf/\r_RegFile[2]_29 ">
      <obj_property name="ElementShortName">\r_RegFile[2]_29 [31:0]</obj_property>
      <obj_property name="ObjectShortName">\r_RegFile[2]_29 [31:0]</obj_property>
   </wvobject>
</wave_config>
