mem_init(pri_mem, 0x80800000, 0x66c0, ALL_ZERO);
mem_load(pri_mem, 0x80800000, "pdp_8x9x19_3x3_ave_int8_1_in.dat");
mem_init(pri_mem, 0x80000000, 0x24000, ALL_ZERO);
reg_write(NVDLA_PDP.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_5_CFG_0, 0x55);
reg_write(NVDLA_PDP.D_NAN_FLUSH_TO_ZERO_0, 0x1);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_CHANNEL_0, 0x12);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_LOW_0, 0x80800000);
reg_write(NVDLA_PDP.D_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_KERNEL_CFG_0, 0x110202);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_HEIGHT_0, 0x5);
reg_write(NVDLA_PDP.D_CYA_0, 0xd76bec80);
reg_write(NVDLA_PDP.D_DST_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP.D_POOLING_PADDING_CFG_0, 0x2021);
reg_write(NVDLA_PDP.D_OPERATION_MODE_CFG_0, 0x10);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_WIDTH_0, 0x5555);
reg_write(NVDLA_PDP.D_SRC_SURFACE_STRIDE_0, 0x2240);
reg_write(NVDLA_PDP.D_PERF_ENABLE_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_7_CFG_0, 0x77);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_CHANNEL_0, 0x12);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_4_CFG_0, 0x44);
reg_write(NVDLA_PDP.D_SRC_LINE_STRIDE_0, 0x280);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_OUT_0, 0x2c5f1256);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_HEIGHT_0, 0x8);
reg_write(NVDLA_PDP.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_6_CFG_0, 0x66);
reg_write(NVDLA_PDP.D_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_DST_SURFACE_STRIDE_0, 0xc000);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_2_CFG_0, 0x22);
reg_write(NVDLA_PDP.D_PERF_WRITE_STALL_0, 0x0);
reg_write(NVDLA_PDP.D_DST_BASE_ADDR_LOW_0, 0x80000000);
reg_write(NVDLA_PDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP.D_DATA_CUBE_OUT_WIDTH_0, 0x3);
reg_write(NVDLA_PDP.D_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_PDP.D_DST_LINE_STRIDE_0, 0x2000);
reg_write(NVDLA_PDP.D_RECIP_KERNEL_HEIGHT_0, 0x5555);
reg_write(NVDLA_PDP.D_DATA_CUBE_IN_WIDTH_0, 0x7);
reg_write(NVDLA_PDP.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_3_CFG_0, 0x33);
reg_write(NVDLA_PDP.D_PARTIAL_WIDTH_IN_0, 0x2eb9f0bb);
reg_write(NVDLA_PDP.D_POOLING_PADDING_VALUE_1_CFG_0, 0x11);
reg_write(NVDLA_PDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_HEIGHT_0, 0x8);
reg_write(NVDLA_PDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x2240);
reg_write(NVDLA_PDP_RDMA.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_PDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_PARTIAL_WIDTH_IN_0, 0x2eb9f0bb);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_CHANNEL_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_DATA_CUBE_IN_WIDTH_0, 0x7);
reg_write(NVDLA_PDP_RDMA.D_OPERATION_MODE_CFG_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_FLYING_MODE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_PERF_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_CYA_0, 0xc09253f8);
reg_write(NVDLA_PDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80800000);
reg_write(NVDLA_PDP_RDMA.D_PERF_READ_STALL_0, 0x0);
reg_write(NVDLA_PDP_RDMA.D_SRC_RAM_CFG_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_SRC_LINE_STRIDE_0, 0x280);
reg_write(NVDLA_PDP_RDMA.D_POOLING_KERNEL_CFG_0, 0x12);
reg_write(NVDLA_PDP_RDMA.D_POOLING_PADDING_CFG_0, 0x5);
reg_write(NVDLA_PDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_PDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(PDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x80000000, 0x24000, 0x36ca65e7);
