{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683091407461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683091407461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 10:53:27 2023 " "Processing started: Wed May 03 10:53:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683091407461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091407461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091407461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683091408231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683091408231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_Read-RR " "Found design unit 1: Register_Read-RR" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_Read " "Found entity 1: Register_Read" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416066 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-working1 " "Found design unit 1: mux4to1-working1" {  } { { "mux4to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416066 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/EE309_Project/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416067 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/EE309_Project/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-working " "Found design unit 1: mux2to1_3bit-working" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416069 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/EE309_Project/EE_309_Project/mux2to1_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Write_Back-WB " "Found design unit 1: Write_Back-WB" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Write_Back " "Found entity 1: Write_Back" {  } { { "Write_Back.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683091416070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_Read " "Elaborating entity \"Register_Read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683091416106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ControlSig_R3 Register_Read.vhd(22) " "VHDL Signal Declaration warning at Register_Read.vhd(22): used implicit default value for signal \"ControlSig_R3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decisioncode Register_Read.vhd(39) " "Verilog HDL or VHDL warning at Register_Read.vhd(39): object \"decisioncode\" assigned a value but never read" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(134) " "VHDL Process Statement warning at Register_Read.vhd(134): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Register_Read.vhd(135) " "VHDL Process Statement warning at Register_Read.vhd(135): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(138) " "VHDL Process Statement warning at Register_Read.vhd(138): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(139) " "VHDL Process Statement warning at Register_Read.vhd(139): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(140) " "VHDL Process Statement warning at Register_Read.vhd(140): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(144) " "VHDL Process Statement warning at Register_Read.vhd(144): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(145) " "VHDL Process Statement warning at Register_Read.vhd(145): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compRF_D2 Register_Read.vhd(146) " "VHDL Process Statement warning at Register_Read.vhd(146): signal \"compRF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(149) " "VHDL Process Statement warning at Register_Read.vhd(149): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(151) " "VHDL Process Statement warning at Register_Read.vhd(151): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_8_6 Register_Read.vhd(152) " "VHDL Process Statement warning at Register_Read.vhd(152): signal \"R2_8_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(153) " "VHDL Process Statement warning at Register_Read.vhd(153): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(155) " "VHDL Process Statement warning at Register_Read.vhd(155): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(156) " "VHDL Process Statement warning at Register_Read.vhd(156): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_8_0 Register_Read.vhd(157) " "VHDL Process Statement warning at Register_Read.vhd(157): signal \"R2_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(159) " "VHDL Process Statement warning at Register_Read.vhd(159): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(160) " "VHDL Process Statement warning at Register_Read.vhd(160): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(162) " "VHDL Process Statement warning at Register_Read.vhd(162): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(163) " "VHDL Process Statement warning at Register_Read.vhd(163): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(165) " "VHDL Process Statement warning at Register_Read.vhd(165): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(168) " "VHDL Process Statement warning at Register_Read.vhd(168): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(169) " "VHDL Process Statement warning at Register_Read.vhd(169): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(170) " "VHDL Process Statement warning at Register_Read.vhd(170): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(172) " "VHDL Process Statement warning at Register_Read.vhd(172): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_11_9 Register_Read.vhd(173) " "VHDL Process Statement warning at Register_Read.vhd(173): signal \"R2_11_9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(176) " "VHDL Process Statement warning at Register_Read.vhd(176): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_RefAdd_out Register_Read.vhd(181) " "VHDL Process Statement warning at Register_Read.vhd(181): signal \"RR_RefAdd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(182) " "VHDL Process Statement warning at Register_Read.vhd(182): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(184) " "VHDL Process Statement warning at Register_Read.vhd(184): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(186) " "VHDL Process Statement warning at Register_Read.vhd(186): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(189) " "VHDL Process Statement warning at Register_Read.vhd(189): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_RefAdd_out Register_Read.vhd(194) " "VHDL Process Statement warning at Register_Read.vhd(194): signal \"RR_RefAdd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2_5_0 Register_Read.vhd(195) " "VHDL Process Statement warning at Register_Read.vhd(195): signal \"R2_5_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(197) " "VHDL Process Statement warning at Register_Read.vhd(197): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(200) " "VHDL Process Statement warning at Register_Read.vhd(200): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(201) " "VHDL Process Statement warning at Register_Read.vhd(201): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(202) " "VHDL Process Statement warning at Register_Read.vhd(202): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(204) " "VHDL Process Statement warning at Register_Read.vhd(204): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(207) " "VHDL Process Statement warning at Register_Read.vhd(207): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(208) " "VHDL Process Statement warning at Register_Read.vhd(208): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(209) " "VHDL Process Statement warning at Register_Read.vhd(209): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(211) " "VHDL Process Statement warning at Register_Read.vhd(211): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(214) " "VHDL Process Statement warning at Register_Read.vhd(214): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D2 Register_Read.vhd(215) " "VHDL Process Statement warning at Register_Read.vhd(215): signal \"RF_D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(216) " "VHDL Process Statement warning at Register_Read.vhd(216): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(218) " "VHDL Process Statement warning at Register_Read.vhd(218): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R2 Register_Read.vhd(219) " "VHDL Process Statement warning at Register_Read.vhd(219): signal \"A_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_R2 Register_Read.vhd(220) " "VHDL Process Statement warning at Register_Read.vhd(220): signal \"PC_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(222) " "VHDL Process Statement warning at Register_Read.vhd(222): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(225) " "VHDL Process Statement warning at Register_Read.vhd(225): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A_R2 Register_Read.vhd(227) " "VHDL Process Statement warning at Register_Read.vhd(227): signal \"A_R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Register_Read.vhd(229) " "VHDL Process Statement warning at Register_Read.vhd(229): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D1 Register_Read.vhd(231) " "VHDL Process Statement warning at Register_Read.vhd(231): signal \"RF_D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A1 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A1\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A2 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A2\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"A_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"B_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"C_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_in Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RR_RefAdd_in\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR_RefAdd_E Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RR_RefAdd_E\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_R3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"PC_R3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_WR Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_WR\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_D3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_A3 Register_Read.vhd(113) " "VHDL Process Statement warning at Register_Read.vhd(113): inferring latch(es) for signal or variable \"RF_A3\", which holds its previous value in one or more paths through the process" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683091416109 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A3\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[3\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[4\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[5\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[6\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[7\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[8\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[9\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[10\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[11\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[12\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[13\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[14\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D3\[15\] Register_Read.vhd(113) " "Inferred latch for \"RF_D3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_WR Register_Read.vhd(113) " "Inferred latch for \"RF_WR\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416120 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"PC_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_E Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_E\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[0\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[1\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416123 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[2\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[3\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[4\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[5\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[6\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[7\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[8\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[9\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[10\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[11\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[12\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[13\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[14\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR_RefAdd_in\[15\] Register_Read.vhd(113) " "Inferred latch for \"RR_RefAdd_in\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416124 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"C_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416126 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"B_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[0\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416127 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[1\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[2\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[3\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[3\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[4\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[4\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[5\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[5\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[6\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[6\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[7\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[7\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[8\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[8\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[9\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[9\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[10\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[10\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[11\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[11\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416128 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[12\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[12\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[13\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[13\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[14\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[14\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_R3\[15\] Register_Read.vhd(113) " "Inferred latch for \"A_R3\[15\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A2\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A2\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[0\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[0\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[1\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[1\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_A1\[2\] Register_Read.vhd(113) " "Inferred latch for \"RF_A1\[2\]\" at Register_Read.vhd(113)" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091416129 "|Register_Read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complementor Complementor:C1 " "Elaborating entity \"Complementor\" for hierarchy \"Complementor:C1\"" {  } { { "Register_Read.vhd" "C1" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683091416154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[0\]\$latch " "Latch A_R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[12\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[1\]\$latch " "Latch A_R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[12\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[2\]\$latch " "Latch A_R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[12\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[12\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[3\]\$latch " "Latch A_R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[4\]\$latch " "Latch A_R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[5\]\$latch " "Latch A_R3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[6\]\$latch " "Latch A_R3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[7\]\$latch " "Latch A_R3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[8\]\$latch " "Latch A_R3\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[9\]\$latch " "Latch A_R3\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[10\]\$latch " "Latch A_R3\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[11\]\$latch " "Latch A_R3\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[12\]\$latch " "Latch A_R3\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[13\]\$latch " "Latch A_R3\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[14\]\$latch " "Latch A_R3\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_R3\[15\]\$latch " "Latch A_R3\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[0\]\$latch " "Latch B_R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[1\]\$latch " "Latch B_R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[2\]\$latch " "Latch B_R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[3\]\$latch " "Latch B_R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[4\]\$latch " "Latch B_R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[5\]\$latch " "Latch B_R3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[6\]\$latch " "Latch B_R3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[7\]\$latch " "Latch B_R3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[8\]\$latch " "Latch B_R3\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[9\]\$latch " "Latch B_R3\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[10\]\$latch " "Latch B_R3\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[11\]\$latch " "Latch B_R3\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[12\]\$latch " "Latch B_R3\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[13\]\$latch " "Latch B_R3\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[14\]\$latch " "Latch B_R3\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "B_R3\[15\]\$latch " "Latch B_R3\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[0\]\$latch " "Latch C_R3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[1\]\$latch " "Latch C_R3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[2\]\$latch " "Latch C_R3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[3\]\$latch " "Latch C_R3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[4\]\$latch " "Latch C_R3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[5\]\$latch " "Latch C_R3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[6\]\$latch " "Latch C_R3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[7\]\$latch " "Latch C_R3\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[8\]\$latch " "Latch C_R3\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[9\]\$latch " "Latch C_R3\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[10\]\$latch " "Latch C_R3\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[11\]\$latch " "Latch C_R3\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[12\]\$latch " "Latch C_R3\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[13\]\$latch " "Latch C_R3\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[14\]\$latch " "Latch C_R3\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "C_R3\[15\]\$latch " "Latch C_R3\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A1\[0\]\$latch " "Latch RF_A1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A1\[1\]\$latch " "Latch RF_A1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A1\[2\]\$latch " "Latch RF_A1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A2\[0\]\$latch " "Latch RF_A2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A2\[1\]\$latch " "Latch RF_A2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_A2\[2\]\$latch " "Latch RF_A2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RF_WR\$latch " "Latch RF_WR\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_R2\[15\] " "Ports D and ENA on the latch are fed by the same signal Instr_R2\[15\]" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683091416584 ""}  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683091416584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[0\] GND " "Pin \"ControlSig_R3\[0\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[1\] GND " "Pin \"ControlSig_R3\[1\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[2\] GND " "Pin \"ControlSig_R3\[2\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[3\] GND " "Pin \"ControlSig_R3\[3\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[4\] GND " "Pin \"ControlSig_R3\[4\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[5\] GND " "Pin \"ControlSig_R3\[5\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[6\] GND " "Pin \"ControlSig_R3\[6\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[7\] GND " "Pin \"ControlSig_R3\[7\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[8\] GND " "Pin \"ControlSig_R3\[8\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[9\] GND " "Pin \"ControlSig_R3\[9\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[10\] GND " "Pin \"ControlSig_R3\[10\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[11\] GND " "Pin \"ControlSig_R3\[11\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[12\] GND " "Pin \"ControlSig_R3\[12\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[13\] GND " "Pin \"ControlSig_R3\[13\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[14\] GND " "Pin \"ControlSig_R3\[14\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ControlSig_R3\[15\] GND " "Pin \"ControlSig_R3\[15\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|ControlSig_R3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_A3\[0\] GND " "Pin \"RF_A3\[0\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|RF_A3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_A3\[1\] GND " "Pin \"RF_A3\[1\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|RF_A3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_A3\[2\] GND " "Pin \"RF_A3\[2\]\" is stuck at GND" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683091416612 "|Register_Read|RF_A3[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683091416612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683091416684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683091419691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683091419691 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[0\] " "No output dependent on input pin \"B_R2\[0\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[1\] " "No output dependent on input pin \"B_R2\[1\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[2\] " "No output dependent on input pin \"B_R2\[2\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[3\] " "No output dependent on input pin \"B_R2\[3\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[4\] " "No output dependent on input pin \"B_R2\[4\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[5\] " "No output dependent on input pin \"B_R2\[5\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[6\] " "No output dependent on input pin \"B_R2\[6\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[7\] " "No output dependent on input pin \"B_R2\[7\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[8\] " "No output dependent on input pin \"B_R2\[8\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[9\] " "No output dependent on input pin \"B_R2\[9\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[10\] " "No output dependent on input pin \"B_R2\[10\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[11\] " "No output dependent on input pin \"B_R2\[11\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[12\] " "No output dependent on input pin \"B_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[13\] " "No output dependent on input pin \"B_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[14\] " "No output dependent on input pin \"B_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B_R2\[15\] " "No output dependent on input pin \"B_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|B_R2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[0\] " "No output dependent on input pin \"C_R2\[0\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[1\] " "No output dependent on input pin \"C_R2\[1\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[2\] " "No output dependent on input pin \"C_R2\[2\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[3\] " "No output dependent on input pin \"C_R2\[3\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[4\] " "No output dependent on input pin \"C_R2\[4\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[5\] " "No output dependent on input pin \"C_R2\[5\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[6\] " "No output dependent on input pin \"C_R2\[6\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[7\] " "No output dependent on input pin \"C_R2\[7\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[8\] " "No output dependent on input pin \"C_R2\[8\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[9\] " "No output dependent on input pin \"C_R2\[9\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[10\] " "No output dependent on input pin \"C_R2\[10\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[11\] " "No output dependent on input pin \"C_R2\[11\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[12\] " "No output dependent on input pin \"C_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[13\] " "No output dependent on input pin \"C_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[14\] " "No output dependent on input pin \"C_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C_R2\[15\] " "No output dependent on input pin \"C_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|C_R2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[3\] " "No output dependent on input pin \"ControlSig_R2\[3\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[4\] " "No output dependent on input pin \"ControlSig_R2\[4\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[5\] " "No output dependent on input pin \"ControlSig_R2\[5\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[6\] " "No output dependent on input pin \"ControlSig_R2\[6\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[7\] " "No output dependent on input pin \"ControlSig_R2\[7\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[8\] " "No output dependent on input pin \"ControlSig_R2\[8\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[9\] " "No output dependent on input pin \"ControlSig_R2\[9\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[10\] " "No output dependent on input pin \"ControlSig_R2\[10\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[11\] " "No output dependent on input pin \"ControlSig_R2\[11\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[12\] " "No output dependent on input pin \"ControlSig_R2\[12\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[13\] " "No output dependent on input pin \"ControlSig_R2\[13\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[14\] " "No output dependent on input pin \"ControlSig_R2\[14\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ControlSig_R2\[15\] " "No output dependent on input pin \"ControlSig_R2\[15\]\"" {  } { { "Register_Read.vhd" "" { Text "D:/EE309_Project/EE_309_Project/Register_Read.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683091421725 "|Register_Read|ControlSig_R2[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683091421725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "485 " "Implemented 485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "144 " "Implemented 144 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683091421725 ""} { "Info" "ICUT_CUT_TM_OPINS" "139 " "Implemented 139 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683091421725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Implemented 202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683091421725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683091421725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 243 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 243 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683091421756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 03 10:53:41 2023 " "Processing ended: Wed May 03 10:53:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683091421756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683091421756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683091421756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683091421756 ""}
