
*** Running vivado
    with args -log char_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source char_rom.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source char_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 347.461 ; gain = 96.043
INFO: [Synth 8-638] synthesizing module 'char_rom' [d:/Work/vivado_project/vga_Display_char/vga_Display_char.srcs/sources_1/ip/char_rom/synth/char_rom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'char_rom' (9#1) [d:/Work/vivado_project/vga_Display_char/vga_Display_char.srcs/sources_1/ip/char_rom/synth/char_rom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:44 . Memory (MB): peak = 556.117 ; gain = 304.699
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 556.117 ; gain = 304.699
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 631.773 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 631.773 ; gain = 380.355
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 631.773 ; gain = 380.355
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 631.773 ; gain = 380.355
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:01:59 . Memory (MB): peak = 631.773 ; gain = 380.355
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:00 . Memory (MB): peak = 631.773 ; gain = 380.355
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 664.406 ; gain = 412.988
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 664.406 ; gain = 412.988
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:14 . Memory (MB): peak = 674.547 ; gain = 423.129
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:15 . Memory (MB): peak = 687.078 ; gain = 443.305
