xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
xadc_wiz_0.vhd,vhdl,xil_defaultlib,../../../../adc_fifo_uartv3.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
