

================================================================
== Vivado HLS Report for 'core'
================================================================
* Date:           Wed May 29 09:54:40 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     211|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     159|
|Register         |        -|      -|     334|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     334|     370|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_1_i_i_fu_202_p2               |     +    |      0|  0|  39|          32|           1|
    |tmp_7_i_i_fu_226_p2               |     +    |      0|  0|  39|          32|           1|
    |tmp_9_i_i_fu_214_p2               |     +    |      0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   8|           1|           1|
    |ip2psFifo_V_data_V1_status        |    and   |      0|  0|   8|           1|           1|
    |ps2ipFifo_V_data_V0_status        |    and   |      0|  0|   8|           1|           1|
    |tmp_6_i_i_fu_172_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_i_i_fu_190_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_196_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 211|         197|         104|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                                    |  15|          3|    2|          6|
    |ap_done                                            |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_cnt0Reg_V_write_assi_reg_143  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_cnt1Reg_V_write_assi_reg_109  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_cnt2Reg_V_write_assi_reg_126  |  15|          3|   32|         96|
    |ap_return_0                                        |   9|          2|   32|         64|
    |ap_return_1                                        |   9|          2|   32|         64|
    |ap_return_2                                        |   9|          2|   32|         64|
    |ip2psFifo_V_data_V_blk_n                           |   9|          2|    1|          2|
    |ip2psFifo_V_last_V_blk_n                           |   9|          2|    1|          2|
    |ip2psFifo_V_strb_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_data_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_last_V_blk_n                           |   9|          2|    1|          2|
    |ps2ipFifo_V_strb_V_blk_n                           |   9|          2|    1|          2|
    |real_start                                         |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 159|         34|  202|        502|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                                    |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                                    |   2|   0|    2|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_cnt0Reg_V_write_assi_reg_143  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_cnt1Reg_V_write_assi_reg_109  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_cnt2Reg_V_write_assi_reg_126  |  32|   0|   32|          0|
    |ap_return_0_preg                                   |  32|   0|   32|          0|
    |ap_return_1_preg                                   |  32|   0|   32|          0|
    |ap_return_2_preg                                   |  32|   0|   32|          0|
    |cnt0Reg_core_V                                     |  32|   0|   32|          0|
    |cnt1Reg_core_V                                     |  32|   0|   32|          0|
    |cnt2Reg_core_V                                     |  32|   0|   32|          0|
    |start_once_reg                                     |   1|   0|    1|          0|
    |tmp_6_i_i_reg_275                                  |   1|   0|    1|          0|
    |tmp_8_i_i_reg_300                                  |   1|   0|    1|          0|
    |tmp_data_V_reg_260                                 |  32|   0|   32|          0|
    |tmp_i_i_reg_304                                    |   1|   0|    1|          0|
    |tmp_last_V_reg_270                                 |   1|   0|    1|          0|
    |tmp_reg_256                                        |   1|   0|    1|          0|
    |tmp_strb_V_reg_265                                 |   4|   0|    4|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 334|   0|  334|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+--------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+----------------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_none |        core        | return value |
|ap_rst                      |  in |    1| ap_ctrl_none |        core        | return value |
|ap_start                    |  in |    1| ap_ctrl_none |        core        | return value |
|start_full_n                |  in |    1| ap_ctrl_none |        core        | return value |
|ap_done                     | out |    1| ap_ctrl_none |        core        | return value |
|ap_continue                 |  in |    1| ap_ctrl_none |        core        | return value |
|ap_idle                     | out |    1| ap_ctrl_none |        core        | return value |
|ap_ready                    | out |    1| ap_ctrl_none |        core        | return value |
|start_out                   | out |    1| ap_ctrl_none |        core        | return value |
|start_write                 | out |    1| ap_ctrl_none |        core        | return value |
|ap_return_0                 | out |   32| ap_ctrl_none |        core        | return value |
|ap_return_1                 | out |   32| ap_ctrl_none |        core        | return value |
|ap_return_2                 | out |   32| ap_ctrl_none |        core        | return value |
|p_read                      |  in |   32|    ap_none   |       p_read       |    scalar    |
|p_read1                     |  in |   32|    ap_none   |       p_read1      |    scalar    |
|p_read2                     |  in |   32|    ap_none   |       p_read2      |    scalar    |
|ps2ipFifo_V_data_V_dout     |  in |   32|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_data_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_data_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_data_V |    pointer   |
|ps2ipFifo_V_strb_V_dout     |  in |    4|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_strb_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_strb_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_strb_V |    pointer   |
|ps2ipFifo_V_last_V_dout     |  in |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ps2ipFifo_V_last_V_empty_n  |  in |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ps2ipFifo_V_last_V_read     | out |    1|    ap_fifo   | ps2ipFifo_V_last_V |    pointer   |
|ip2psFifo_V_data_V_din      | out |   32|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_data_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_data_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_data_V |    pointer   |
|ip2psFifo_V_strb_V_din      | out |    4|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_strb_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_strb_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_strb_V |    pointer   |
|ip2psFifo_V_last_V_din      | out |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
|ip2psFifo_V_last_V_full_n   |  in |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
|ip2psFifo_V_last_V_write    | out |    1|    ap_fifo   | ip2psFifo_V_last_V |    pointer   |
+----------------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 6.70ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P.i4P.i1P(i32* @ps2ipFifo_V_data_V, i4* @ps2ipFifo_V_strb_V, i1* @ps2ipFifo_V_last_V, i32 1)" [my_ip_hls/core.cpp:24->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (1.30ns)   --->   "br i1 %tmp, label %0, label %core.exit" [my_ip_hls/core.cpp:24->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 8 [1/1] (3.40ns)   --->   "%empty = call { i32, i4, i1 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i1P(i32* @ps2ipFifo_V_data_V, i4* @ps2ipFifo_V_strb_V, i1* @ps2ipFifo_V_last_V)" [my_ip_hls/core.cpp:25->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i1 } %empty, 0" [my_ip_hls/core.cpp:25->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i1 } %empty, 1" [my_ip_hls/core.cpp:25->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i1 } %empty, 2" [my_ip_hls/core.cpp:25->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 12 [1/1] (2.14ns)   --->   "%tmp_6_i_i = icmp eq i32 %tmp_data_V, %p_read_5" [my_ip_hls/core.cpp:28->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_V = load i32* @cnt0Reg_core_V, align 4" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @cnt1Reg_core_V, align 4" [my_ip_hls/core.cpp:32->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t_V_2 = load i32* @cnt2Reg_core_V, align 4" [my_ip_hls/core.cpp:35->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i_i, label %1, label %2" [my_ip_hls/core.cpp:28->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 17 [1/1] (2.14ns)   --->   "%tmp_8_i_i = icmp eq i32 %tmp_data_V, %p_read14" [my_ip_hls/core.cpp:31->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i_i, label %3, label %4" [my_ip_hls/core.cpp:31->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 19 [1/1] (2.14ns)   --->   "%tmp_i_i = icmp eq i32 %tmp_data_V, %p_read_4" [my_ip_hls/core.cpp:34->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %5, label %6" [my_ip_hls/core.cpp:34->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 21 [1/1] (1.30ns)   --->   "br label %core.exit"
ST_1 : Operation 22 [1/1] (2.24ns)   --->   "%tmp_1_i_i = add i32 %t_V_2, 1" [my_ip_hls/core.cpp:35->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "store i32 %tmp_1_i_i, i32* @cnt2Reg_core_V, align 4" [my_ip_hls/core.cpp:35->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 24 [1/1] (1.30ns)   --->   "br label %core.exit" [my_ip_hls/core.cpp:36->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 25 [1/1] (2.24ns)   --->   "%tmp_9_i_i = add i32 %t_V_1, 1" [my_ip_hls/core.cpp:32->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %tmp_9_i_i, i32* @cnt1Reg_core_V, align 4" [my_ip_hls/core.cpp:32->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 27 [1/1] (1.30ns)   --->   "br label %core.exit" [my_ip_hls/core.cpp:33->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 28 [1/1] (2.24ns)   --->   "%tmp_7_i_i = add i32 %t_V, 1" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i32 %tmp_7_i_i, i32* @cnt0Reg_core_V, align 4" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "br label %core.exit" [my_ip_hls/core.cpp:30->my_ip_hls/my_ip_hls.cpp:45]

 <State 2> : 3.40ns
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ip2psFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2psFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ip2psFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ps2ipFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ps2ipFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ps2ipFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str29) nounwind" [my_ip_hls/core.cpp:7->my_ip_hls/my_ip_hls.cpp:45]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str130, i32 0, i32 0, [1 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29, [1 x i8]* @p_str29, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str29, [1 x i8]* @p_str29) nounwind" [my_ip_hls/core.cpp:8->my_ip_hls/my_ip_hls.cpp:45]
ST_2 : Operation 39 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i4P.i1P(i32* @ip2psFifo_V_data_V, i4* @ip2psFifo_V_strb_V, i1* @ip2psFifo_V_last_V, i32 %tmp_data_V, i4 %tmp_strb_V, i1 %tmp_last_V)" [my_ip_hls/core.cpp:40->my_ip_hls/my_ip_hls.cpp:45]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cnt1Reg_V_write_assi = phi i32 [ undef, %entry ], [ %t_V_1, %1 ], [ %t_V_1, %5 ], [ %t_V_1, %6 ], [ %tmp_9_i_i, %3 ]"
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cnt2Reg_V_write_assi = phi i32 [ undef, %entry ], [ %t_V_2, %1 ], [ %tmp_1_i_i, %5 ], [ %t_V_2, %6 ], [ %t_V_2, %3 ]"
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cnt0Reg_V_write_assi = phi i32 [ undef, %entry ], [ %tmp_7_i_i, %1 ], [ %t_V, %5 ], [ %t_V, %6 ], [ %t_V, %3 ]"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32 } undef, i32 %cnt0Reg_V_write_assi, 0" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32 } %mrv, i32 %cnt1Reg_V_write_assi, 1" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32 } %mrv_1, i32 %cnt2Reg_V_write_assi, 2" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret { i32, i32, i32 } %mrv_2" [my_ip_hls/core.cpp:29->my_ip_hls/my_ip_hls.cpp:45]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps2ipFifo_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ cnt0Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cnt1Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ cnt2Reg_core_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ip2psFifo_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_4             (read         ) [ 000]
p_read14             (read         ) [ 000]
p_read_5             (read         ) [ 000]
tmp                  (nbreadreq    ) [ 011]
StgValue_7           (br           ) [ 011]
empty                (read         ) [ 000]
tmp_data_V           (extractvalue ) [ 011]
tmp_strb_V           (extractvalue ) [ 011]
tmp_last_V           (extractvalue ) [ 011]
tmp_6_i_i            (icmp         ) [ 011]
t_V                  (load         ) [ 011]
t_V_1                (load         ) [ 011]
t_V_2                (load         ) [ 011]
StgValue_16          (br           ) [ 000]
tmp_8_i_i            (icmp         ) [ 011]
StgValue_18          (br           ) [ 000]
tmp_i_i              (icmp         ) [ 011]
StgValue_20          (br           ) [ 000]
StgValue_21          (br           ) [ 011]
tmp_1_i_i            (add          ) [ 011]
StgValue_23          (store        ) [ 000]
StgValue_24          (br           ) [ 011]
tmp_9_i_i            (add          ) [ 011]
StgValue_26          (store        ) [ 000]
StgValue_27          (br           ) [ 011]
tmp_7_i_i            (add          ) [ 011]
StgValue_29          (store        ) [ 000]
StgValue_30          (br           ) [ 011]
StgValue_31          (specinterface) [ 000]
StgValue_32          (specinterface) [ 000]
StgValue_33          (specinterface) [ 000]
StgValue_34          (specinterface) [ 000]
StgValue_35          (specinterface) [ 000]
StgValue_36          (specinterface) [ 000]
StgValue_37          (specpipeline ) [ 000]
StgValue_38          (specinterface) [ 000]
StgValue_39          (write        ) [ 000]
cnt1Reg_V_write_assi (phi          ) [ 011]
cnt2Reg_V_write_assi (phi          ) [ 011]
cnt0Reg_V_write_assi (phi          ) [ 011]
mrv                  (insertvalue  ) [ 000]
mrv_1                (insertvalue  ) [ 000]
mrv_2                (insertvalue  ) [ 000]
StgValue_46          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ps2ipFifo_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ps2ipFifo_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ps2ipFifo_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cnt0Reg_core_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt0Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cnt1Reg_core_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt1Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cnt2Reg_core_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt2Reg_core_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ip2psFifo_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ip2psFifo_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ip2psFifo_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P.i4P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_4_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read14_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_5_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_nbreadreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="37" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_39_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="0" index="4" bw="32" slack="1"/>
<pin id="102" dir="0" index="5" bw="4" slack="1"/>
<pin id="103" dir="0" index="6" bw="1" slack="1"/>
<pin id="104" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="cnt1Reg_V_write_assi_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt1Reg_V_write_assi (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="cnt1Reg_V_write_assi_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="4" bw="32" slack="1"/>
<pin id="119" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="32" slack="1"/>
<pin id="121" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="8" bw="32" slack="1"/>
<pin id="123" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt1Reg_V_write_assi/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="cnt2Reg_V_write_assi_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt2Reg_V_write_assi (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="cnt2Reg_V_write_assi_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="4" bw="32" slack="1"/>
<pin id="136" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="32" slack="1"/>
<pin id="138" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="8" bw="32" slack="1"/>
<pin id="140" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt2Reg_V_write_assi/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="cnt0Reg_V_write_assi_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt0Reg_V_write_assi (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="cnt0Reg_V_write_assi_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="4" bw="32" slack="1"/>
<pin id="153" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="32" slack="1"/>
<pin id="155" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="8" bw="32" slack="1"/>
<pin id="157" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt0Reg_V_write_assi/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="37" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_strb_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="37" slack="0"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_last_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="37" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_6_i_i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i_i/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="t_V_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_V_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="t_V_2_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_8_i_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i_i/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_i_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_1_i_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="StgValue_23_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_9_i_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i_i/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_26_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_7_i_i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7_i_i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="StgValue_29_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mrv_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="96" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mrv_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="96" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mrv_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="96" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="96" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_data_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_strb_V_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="270" class="1005" name="tmp_last_V_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_6_i_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i_i "/>
</bind>
</comp>

<comp id="279" class="1005" name="t_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="t_V_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="t_V_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="tmp_8_i_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i_i "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_i_i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_1_i_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_9_i_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_7_i_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="163"><net_src comp="86" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="86" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="86" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="68" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="160" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="62" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="160" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="56" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="186" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="182" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="178" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="147" pin="10"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="113" pin="10"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="130" pin="10"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="74" pin="5"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="160" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="268"><net_src comp="164" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="96" pin=5"/></net>

<net id="273"><net_src comp="168" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="96" pin=6"/></net>

<net id="278"><net_src comp="172" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="178" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="289"><net_src comp="182" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="292"><net_src comp="286" pin="1"/><net_sink comp="113" pin=6"/></net>

<net id="296"><net_src comp="186" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="130" pin=6"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="130" pin=8"/></net>

<net id="303"><net_src comp="190" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="196" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="202" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="316"><net_src comp="214" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="113" pin=8"/></net>

<net id="321"><net_src comp="226" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: ps2ipFifo_V_data_V | {}
	Port: ps2ipFifo_V_strb_V | {}
	Port: ps2ipFifo_V_last_V | {}
	Port: cnt0Reg_core_V | {1 }
	Port: cnt1Reg_core_V | {1 }
	Port: cnt2Reg_core_V | {1 }
	Port: ip2psFifo_V_data_V | {2 }
	Port: ip2psFifo_V_strb_V | {2 }
	Port: ip2psFifo_V_last_V | {2 }
 - Input state : 
	Port: core : p_read | {1 }
	Port: core : p_read1 | {1 }
	Port: core : p_read2 | {1 }
	Port: core : ps2ipFifo_V_data_V | {1 }
	Port: core : ps2ipFifo_V_strb_V | {1 }
	Port: core : ps2ipFifo_V_last_V | {1 }
	Port: core : cnt0Reg_core_V | {1 }
	Port: core : cnt1Reg_core_V | {1 }
	Port: core : cnt2Reg_core_V | {1 }
	Port: core : ip2psFifo_V_data_V | {}
	Port: core : ip2psFifo_V_strb_V | {}
	Port: core : ip2psFifo_V_last_V | {}
  - Chain level:
	State 1
		tmp_6_i_i : 1
		StgValue_16 : 2
		tmp_8_i_i : 1
		StgValue_18 : 2
		tmp_i_i : 1
		StgValue_20 : 2
		tmp_1_i_i : 1
		StgValue_23 : 2
		tmp_9_i_i : 1
		StgValue_26 : 2
		tmp_7_i_i : 1
		StgValue_29 : 2
	State 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		StgValue_46 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     tmp_1_i_i_fu_202    |    0    |    39   |
|    add   |     tmp_9_i_i_fu_214    |    0    |    39   |
|          |     tmp_7_i_i_fu_226    |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     tmp_6_i_i_fu_172    |    0    |    18   |
|   icmp   |     tmp_8_i_i_fu_190    |    0    |    18   |
|          |      tmp_i_i_fu_196     |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |   p_read_4_read_fu_56   |    0    |    0    |
|   read   |   p_read14_read_fu_62   |    0    |    0    |
|          |   p_read_5_read_fu_68   |    0    |    0    |
|          |     empty_read_fu_86    |    0    |    0    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_74   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_39_write_fu_96 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    tmp_data_V_fu_160    |    0    |    0    |
|extractvalue|    tmp_strb_V_fu_164    |    0    |    0    |
|          |    tmp_last_V_fu_168    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        mrv_fu_238       |    0    |    0    |
|insertvalue|       mrv_1_fu_244      |    0    |    0    |
|          |       mrv_2_fu_250      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   171   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|cnt0Reg_V_write_assi_reg_143|   32   |
|cnt1Reg_V_write_assi_reg_109|   32   |
|cnt2Reg_V_write_assi_reg_126|   32   |
|        t_V_1_reg_286       |   32   |
|        t_V_2_reg_293       |   32   |
|         t_V_reg_279        |   32   |
|      tmp_1_i_i_reg_308     |   32   |
|      tmp_6_i_i_reg_275     |    1   |
|      tmp_7_i_i_reg_318     |   32   |
|      tmp_8_i_i_reg_300     |    1   |
|      tmp_9_i_i_reg_313     |   32   |
|     tmp_data_V_reg_260     |   32   |
|       tmp_i_i_reg_304      |    1   |
|     tmp_last_V_reg_270     |    1   |
|         tmp_reg_256        |    1   |
|     tmp_strb_V_reg_265     |    4   |
+----------------------------+--------+
|            Total           |   329  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   171  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   329  |    -   |
+-----------+--------+--------+
|   Total   |   329  |   171  |
+-----------+--------+--------+
