{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4354, "design__instance__area": 74202.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.05597113445401192, "power__switching__total": 0.020623475313186646, "power__leakage__total": 1.1510048807394924e-06, "power__total": 0.07659575343132019, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3968, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3968, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.389278, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.843022, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.389278, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.976428, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 90, "design__max_cap_violation__count": 7, "clock__skew__worst_hold": 0.719689, "clock__skew__worst_setup": 0.254497, "timing__hold__ws": -0.016876, "timing__setup__ws": -3.27616, "timing__hold__tns": -0.016876, "timing__setup__tns": -137.280716, "timing__hold__wns": -0.016876, "timing__setup__wns": -3.27616, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.138588, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 369, "timing__setup_r2r__ws": -3.019896, "timing__setup_r2r_vio__count": 336, "design__die__bbox": "0.0 0.0 417.13 435.05", "design__core__bbox": "6.72 15.68 409.92 415.52", "design__io": 55, "design__die__area": 181472, "design__core__area": 161215, "design__instance__count__stdcell": 4354, "design__instance__area__stdcell": 74202.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.460267, "design__instance__utilization__stdcell": 0.460267, "floorplan__design__io": 53, "design__io__hpwl": 10680659, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 81179.8, "design__violations": 0, "design__instance__count__setup_buffer": 30, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2237, "route__net__special": 2, "route__drc_errors__iter:1": 607, "route__wirelength__iter:1": 93354, "route__drc_errors__iter:2": 56, "route__wirelength__iter:2": 92622, "route__drc_errors__iter:3": 29, "route__wirelength__iter:3": 92551, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92556, "route__drc_errors": 0, "route__wirelength": 92556, "route__vias": 14202, "route__vias__singlecut": 14202, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 686.09, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.706786, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.706786, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.025672, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1129, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -118.369011, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1129, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 0.968154, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 125, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.904484, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 114, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.258921, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.258921, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.141713, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.03543, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.141713, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.508753, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.390514, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.390514, "timing__hold__ws__corner:min_tt_025C_5v00": 0.384554, "timing__setup__ws__corner:min_tt_025C_5v00": 1.921774, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.384554, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.030214, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.695804, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.695804, "timing__hold__ws__corner:min_ss_125C_4v50": 0.062662, "timing__setup__ws__corner:min_ss_125C_4v50": -2.975502, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -103.895317, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.975502, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 0.960093, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 116, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.810247, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 105, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.254497, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.254497, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.138588, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.086562, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.138588, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.544429, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 90, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.404199, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.404199, "timing__hold__ws__corner:max_tt_025C_5v00": 0.395269, "timing__setup__ws__corner:max_tt_025C_5v00": 1.748691, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.395269, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.911927, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 90, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.719689, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.719689, "timing__hold__ws__corner:max_ss_125C_4v50": -0.016876, "timing__setup__ws__corner:max_ss_125C_4v50": -3.27616, "timing__hold__tns__corner:max_ss_125C_4v50": -0.016876, "timing__setup__tns__corner:max_ss_125C_4v50": -137.280716, "timing__hold__wns__corner:max_ss_125C_4v50": -0.016876, "timing__setup__wns__corner:max_ss_125C_4v50": -3.27616, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 0.978425, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 128, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.019896, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 117, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 90, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.264105, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.264105, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.145665, "timing__setup__ws__corner:max_ff_n40C_5v50": 3.974103, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.145665, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.466224, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.98558, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.00193803, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0144159, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152067, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0018906, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0152067, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00194, "ir__drop__worst": 0.0144, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}