-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
-- Date        : Fri Apr 13 18:25:26 2018
-- Host        : lx24 running 64-bit SUSE Linux Enterprise Desktop 12 SP2
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ lab4_soc_FILTER_IIR_0_0_sim_netlist.vhdl
-- Design      : lab4_soc_FILTER_IIR_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg[2]\ : in STD_LOGIC;
    state_reg_reg : in STD_LOGIC;
    \q_reg_reg[1]\ : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]__0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal p_0_out_carry_i_5_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_6_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_7_n_0 : STD_LOGIC;
  signal p_0_out_carry_i_8_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of s_trigger_i_1 : label is "soft_lutpair111";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
Mul_stage_over_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]__0\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1_n_0\,
      O => \ShiftAdd.r[EN]_i_1_n_0\
    );
\ShiftAdd.r[counter][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1_n_0\
    );
\ShiftAdd.r[counter][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(0),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]__0\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(1),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(11),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(12),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(13),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(14),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(15),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(16),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(17),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(18),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(19),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(20),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(2),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(21),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(22),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(23),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(24),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(25),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(26),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(27),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(28),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(29),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(30),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(3),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(31),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(32),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(33),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(34),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(35),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(36),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(37),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(38),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(39),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(40),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(4),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(41),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(42),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(43),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(44),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(45),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(46),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(47),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(48),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(49),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(50),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(5),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(51),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(52),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(53),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(54),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(55),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(56),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(57),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(58),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(59),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(60),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(6),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(61),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(62),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg[2]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[1]\,
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(62),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]__0\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(7),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(8),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(9),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(10),
      I3 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(0),
      I1 => \slv_reg2_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(10),
      I1 => \slv_reg2_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(11),
      I1 => \slv_reg2_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(12),
      I1 => \slv_reg2_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(13),
      I1 => \slv_reg2_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(14),
      I1 => \slv_reg2_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(15),
      I1 => \slv_reg2_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(16),
      I1 => \slv_reg2_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(17),
      I1 => \slv_reg2_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(18),
      I1 => \slv_reg2_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(19),
      I1 => \slv_reg2_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(1),
      I1 => \slv_reg2_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(20),
      I1 => \slv_reg2_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(22),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg0_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg4_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg1_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg2_reg[31]\(24),
      I5 => \slv_reg3_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(25),
      I1 => \slv_reg2_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(26),
      I1 => \slv_reg2_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(27),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(28),
      I1 => \slv_reg2_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(29),
      I1 => \slv_reg2_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(2),
      I1 => \slv_reg2_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(30),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]__0\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(3),
      I1 => \slv_reg2_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(4),
      I1 => \slv_reg2_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg4_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg0_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg1_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg2_reg[31]\(5),
      I5 => \slv_reg3_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(6),
      I1 => \slv_reg2_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(7),
      I1 => \slv_reg2_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(8),
      I1 => \slv_reg2_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(9),
      I1 => \slv_reg2_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]__0\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]__0\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]__0\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]__0\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]__0\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]__0\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]__0\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]__0\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]__0\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]__0\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]__0\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]__0\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]__0\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]__0\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]__0\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]__0\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]__0\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]__0\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]__0\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]__0\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]__0\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]__0\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]__0\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]__0\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]__0\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]__0\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]__0\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]__0\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]__0\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]__0\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]__0\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]__0\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]__0\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]__0\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]__0\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]__0\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]__0\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]__0\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]__0\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]__0\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]__0\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]__0\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]__0\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]__0\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]__0\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]__0\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]__0\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]__0\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]__0\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]__0\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]__0\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]__0\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]__0\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]__0\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]__0\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]__0\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]__0\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]__0\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]__0\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]__0\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]__0\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]__0\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]__0\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]__0\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]__0\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]__0\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]__0\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]__0\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]__0\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]__0\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]__0\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]__0\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]__0\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]__0\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]__0\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]__0\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]__0\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]__0\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]__0\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]__0\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]__0\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]__0\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]__0\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]__0\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]__0\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]__0\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]__0\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]__0\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]__0\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]__0\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]__0\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]__0\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]__0\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]__0\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]__0\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]__0\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]__0\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]__0\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]__0\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]__0\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]__0\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]__0\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]__0\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]__0\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]__0\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]__0\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]__0\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]__0\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]__0\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]__0\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]__0\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]__0\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]__0\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]__0\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]__0\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]__0\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]__0\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]__0\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]__0\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]__0\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]__0\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]__0\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]__0\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]__0\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]__0\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]__0\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]__0\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]__0\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]__0\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]__0\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]__0\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]__0\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]__0\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]__0\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]__0\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]__0\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]__0\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]__0\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]__0\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]__0\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]__0\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]__0\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]__0\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]__0\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]__0\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]__0\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]__0\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]__0\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]__0\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]__0\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]__0\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]__0\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]__0\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]__0\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]__0\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]__0\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]__0\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]__0\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]__0\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg[1]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[2]\,
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2_n_0\
    );
\ShiftAdd.sr_recalc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => p_0_out_carry_i_5_n_0,
      S(2) => p_0_out_carry_i_6_n_0,
      S(1) => p_0_out_carry_i_7_n_0,
      S(0) => p_0_out_carry_i_8_n_0
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5_n_0\,
      S(2) => \p_0_out_carry__0_i_6_n_0\,
      S(1) => \p_0_out_carry__0_i_7_n_0\,
      S(0) => \p_0_out_carry__0_i_8_n_0\
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(7),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(6),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(5),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(4),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(7),
      O => \p_0_out_carry__0_i_5_n_0\
    );
\p_0_out_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(6),
      O => \p_0_out_carry__0_i_6_n_0\
    );
\p_0_out_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(5),
      O => \p_0_out_carry__0_i_7_n_0\
    );
\p_0_out_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(4),
      O => \p_0_out_carry__0_i_8_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5_n_0\,
      S(2) => \p_0_out_carry__1_i_6_n_0\,
      S(1) => \p_0_out_carry__1_i_7_n_0\,
      S(0) => \p_0_out_carry__1_i_8_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5_n_0\,
      S(2) => \p_0_out_carry__10_i_6_n_0\,
      S(1) => \p_0_out_carry__10_i_7_n_0\,
      S(0) => \p_0_out_carry__10_i_8_n_0\
    );
\p_0_out_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(46),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(45),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(44),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(43),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(46),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(47),
      O => \p_0_out_carry__10_i_5_n_0\
    );
\p_0_out_carry__10_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(45),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(46),
      O => \p_0_out_carry__10_i_6_n_0\
    );
\p_0_out_carry__10_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(44),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(45),
      O => \p_0_out_carry__10_i_7_n_0\
    );
\p_0_out_carry__10_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(43),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(44),
      O => \p_0_out_carry__10_i_8_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5_n_0\,
      S(2) => \p_0_out_carry__11_i_6_n_0\,
      S(1) => \p_0_out_carry__11_i_7_n_0\,
      S(0) => \p_0_out_carry__11_i_8_n_0\
    );
\p_0_out_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(50),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(49),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(48),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(47),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(50),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(51),
      O => \p_0_out_carry__11_i_5_n_0\
    );
\p_0_out_carry__11_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(49),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(50),
      O => \p_0_out_carry__11_i_6_n_0\
    );
\p_0_out_carry__11_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(48),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(49),
      O => \p_0_out_carry__11_i_7_n_0\
    );
\p_0_out_carry__11_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(47),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(48),
      O => \p_0_out_carry__11_i_8_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5_n_0\,
      S(2) => \p_0_out_carry__12_i_6_n_0\,
      S(1) => \p_0_out_carry__12_i_7_n_0\,
      S(0) => \p_0_out_carry__12_i_8_n_0\
    );
\p_0_out_carry__12_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(54),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(53),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(52),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(51),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(54),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(55),
      O => \p_0_out_carry__12_i_5_n_0\
    );
\p_0_out_carry__12_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(53),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(54),
      O => \p_0_out_carry__12_i_6_n_0\
    );
\p_0_out_carry__12_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(52),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(53),
      O => \p_0_out_carry__12_i_7_n_0\
    );
\p_0_out_carry__12_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(51),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(52),
      O => \p_0_out_carry__12_i_8_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5_n_0\,
      S(2) => \p_0_out_carry__13_i_6_n_0\,
      S(1) => \p_0_out_carry__13_i_7_n_0\,
      S(0) => \p_0_out_carry__13_i_8_n_0\
    );
\p_0_out_carry__13_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(58),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(57),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(56),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(55),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(58),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(59),
      O => \p_0_out_carry__13_i_5_n_0\
    );
\p_0_out_carry__13_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(57),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(58),
      O => \p_0_out_carry__13_i_6_n_0\
    );
\p_0_out_carry__13_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(56),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(57),
      O => \p_0_out_carry__13_i_7_n_0\
    );
\p_0_out_carry__13_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(55),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(56),
      O => \p_0_out_carry__13_i_8_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4_n_0\,
      S(1) => \p_0_out_carry__14_i_5_n_0\,
      S(0) => \p_0_out_carry__14_i_6_n_0\
    );
\p_0_out_carry__14_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(61),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(60),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(59),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(61),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(62),
      O => \p_0_out_carry__14_i_4_n_0\
    );
\p_0_out_carry__14_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(60),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(61),
      O => \p_0_out_carry__14_i_5_n_0\
    );
\p_0_out_carry__14_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(59),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(60),
      O => \p_0_out_carry__14_i_6_n_0\
    );
\p_0_out_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(11),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(10),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(9),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(8),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(11),
      O => \p_0_out_carry__1_i_5_n_0\
    );
\p_0_out_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(10),
      O => \p_0_out_carry__1_i_6_n_0\
    );
\p_0_out_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(9),
      O => \p_0_out_carry__1_i_7_n_0\
    );
\p_0_out_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(8),
      O => \p_0_out_carry__1_i_8_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5_n_0\,
      S(2) => \p_0_out_carry__2_i_6_n_0\,
      S(1) => \p_0_out_carry__2_i_7_n_0\,
      S(0) => \p_0_out_carry__2_i_8_n_0\
    );
\p_0_out_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(15),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(14),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(13),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(12),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(15),
      O => \p_0_out_carry__2_i_5_n_0\
    );
\p_0_out_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(14),
      O => \p_0_out_carry__2_i_6_n_0\
    );
\p_0_out_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(13),
      O => \p_0_out_carry__2_i_7_n_0\
    );
\p_0_out_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(12),
      O => \p_0_out_carry__2_i_8_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5_n_0\,
      S(2) => \p_0_out_carry__3_i_6_n_0\,
      S(1) => \p_0_out_carry__3_i_7_n_0\,
      S(0) => \p_0_out_carry__3_i_8_n_0\
    );
\p_0_out_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(19),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(18),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(17),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(16),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(19),
      O => \p_0_out_carry__3_i_5_n_0\
    );
\p_0_out_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(18),
      O => \p_0_out_carry__3_i_6_n_0\
    );
\p_0_out_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(17),
      O => \p_0_out_carry__3_i_7_n_0\
    );
\p_0_out_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(16),
      O => \p_0_out_carry__3_i_8_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5_n_0\,
      S(2) => \p_0_out_carry__4_i_6_n_0\,
      S(1) => \p_0_out_carry__4_i_7_n_0\,
      S(0) => \p_0_out_carry__4_i_8_n_0\
    );
\p_0_out_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(23),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(22),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(21),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(20),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(23),
      O => \p_0_out_carry__4_i_5_n_0\
    );
\p_0_out_carry__4_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(22),
      O => \p_0_out_carry__4_i_6_n_0\
    );
\p_0_out_carry__4_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(21),
      O => \p_0_out_carry__4_i_7_n_0\
    );
\p_0_out_carry__4_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(20),
      O => \p_0_out_carry__4_i_8_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5_n_0\,
      S(2) => \p_0_out_carry__5_i_6_n_0\,
      S(1) => \p_0_out_carry__5_i_7_n_0\,
      S(0) => \p_0_out_carry__5_i_8_n_0\
    );
\p_0_out_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(27),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(26),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(25),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(24),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(27),
      O => \p_0_out_carry__5_i_5_n_0\
    );
\p_0_out_carry__5_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(26),
      O => \p_0_out_carry__5_i_6_n_0\
    );
\p_0_out_carry__5_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(25),
      O => \p_0_out_carry__5_i_7_n_0\
    );
\p_0_out_carry__5_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(24),
      O => \p_0_out_carry__5_i_8_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5_n_0\,
      S(2) => \p_0_out_carry__6_i_6_n_0\,
      S(1) => \p_0_out_carry__6_i_7_n_0\,
      S(0) => \p_0_out_carry__6_i_8_n_0\
    );
\p_0_out_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(31),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(30),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(29),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(28),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]__0\(31),
      I5 => \ShiftAdd.r_reg[tmp2]__0\(31),
      O => \p_0_out_carry__6_i_5_n_0\
    );
\p_0_out_carry__6_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(30),
      O => \p_0_out_carry__6_i_6_n_0\
    );
\p_0_out_carry__6_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(29),
      O => \p_0_out_carry__6_i_7_n_0\
    );
\p_0_out_carry__6_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(28),
      O => \p_0_out_carry__6_i_8_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5_n_0\,
      S(2) => \p_0_out_carry__7_i_6_n_0\,
      S(1) => \p_0_out_carry__7_i_7_n_0\,
      S(0) => \p_0_out_carry__7_i_8_n_0\
    );
\p_0_out_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(34),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(33),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(32),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]__0\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4_n_0\,
      O => \p_0_out_carry__7_i_4_n_0\
    );
\p_0_out_carry__7_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(34),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(35),
      O => \p_0_out_carry__7_i_5_n_0\
    );
\p_0_out_carry__7_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(33),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(34),
      O => \p_0_out_carry__7_i_6_n_0\
    );
\p_0_out_carry__7_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(32),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(33),
      O => \p_0_out_carry__7_i_7_n_0\
    );
\p_0_out_carry__7_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]__0\(31),
      I5 => \ShiftAdd.r_reg[tmp2]__0\(32),
      O => \p_0_out_carry__7_i_8_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5_n_0\,
      S(2) => \p_0_out_carry__8_i_6_n_0\,
      S(1) => \p_0_out_carry__8_i_7_n_0\,
      S(0) => \p_0_out_carry__8_i_8_n_0\
    );
\p_0_out_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(38),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(37),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(36),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(35),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(38),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(39),
      O => \p_0_out_carry__8_i_5_n_0\
    );
\p_0_out_carry__8_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(37),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(38),
      O => \p_0_out_carry__8_i_6_n_0\
    );
\p_0_out_carry__8_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(36),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(37),
      O => \p_0_out_carry__8_i_7_n_0\
    );
\p_0_out_carry__8_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(35),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(36),
      O => \p_0_out_carry__8_i_8_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5_n_0\,
      S(2) => \p_0_out_carry__9_i_6_n_0\,
      S(1) => \p_0_out_carry__9_i_7_n_0\,
      S(0) => \p_0_out_carry__9_i_8_n_0\
    );
\p_0_out_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(42),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(41),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(40),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(39),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(42),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(43),
      O => \p_0_out_carry__9_i_5_n_0\
    );
\p_0_out_carry__9_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(41),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(42),
      O => \p_0_out_carry__9_i_6_n_0\
    );
\p_0_out_carry__9_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(40),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(41),
      O => \p_0_out_carry__9_i_7_n_0\
    );
\p_0_out_carry__9_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(39),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]__0\(40),
      O => \p_0_out_carry__9_i_8_n_0\
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(3),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(3)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(2),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(2)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(1),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(1)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]__0\(0),
      I1 => \ShiftAdd.sr_recalc_i_3_n_0\,
      O => \v[tmp2]\(0)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(3),
      O => p_0_out_carry_i_5_n_0
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(2),
      O => p_0_out_carry_i_6_n_0
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(1),
      O => p_0_out_carry_i_7_n_0
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]__0\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]__0\(0),
      O => p_0_out_carry_i_8_n_0
    );
\pgZFF_X0_quad[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
s_trigger_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_5 is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    state_reg : in STD_LOGIC;
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_5 : entity is "multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_5 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2__0_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__0_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_trigger_i_1__0\ : label is "soft_lutpair88";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
\Mul_stage_over_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\,
      O => \ShiftAdd.r[EN]_i_1__0_n_0\
    );
\ShiftAdd.r[counter][0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1__0_n_0\
    );
\ShiftAdd.r[counter][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2__0_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2__0_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2__0_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3__0_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2__0_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2__0_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2__0_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2__0_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2__0_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2__0_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2__0_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2__0_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2__0_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2__0_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2__0_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2__0_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2__0_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2__0_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2__0_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2__0_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2__0_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2__0_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2__0_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2__0_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2__0_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2__0_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2__0_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7__0_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4__0_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5__0_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5__0_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4__0_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5__0_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(0),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2__0_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2__0_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2__0_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2__0_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2__0_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(1),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(11),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(12),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(13),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(14),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(15),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(16),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(17),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(18),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(19),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(20),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(2),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(21),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(22),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(23),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(24),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(25),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(26),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(27),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(28),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(29),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(30),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(3),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(31),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(32),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(4),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(5),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(6),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg__0\(2),
      I2 => state_reg,
      I3 => \q_reg_reg__0\(1),
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4__0_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4__0_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(7),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(8),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(9),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(10),
      I3 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__0_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(0),
      I1 => \slv_reg2_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__0_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(10),
      I1 => \slv_reg2_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__0_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(11),
      I1 => \slv_reg2_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__0_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(12),
      I1 => \slv_reg2_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__0_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(13),
      I1 => \slv_reg2_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__0_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(14),
      I1 => \slv_reg2_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__0_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(15),
      I1 => \slv_reg2_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__0_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(16),
      I1 => \slv_reg2_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__0_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(17),
      I1 => \slv_reg2_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__0_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(18),
      I1 => \slv_reg2_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__0_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(19),
      I1 => \slv_reg2_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__0_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(1),
      I1 => \slv_reg2_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__0_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(20),
      I1 => \slv_reg2_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__0_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(21),
      I1 => \slv_reg2_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__0_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(22),
      I1 => \slv_reg2_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__0_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(23),
      I1 => \slv_reg2_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__0_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3__0_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg0_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg4_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg1_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg2_reg[31]\(24),
      I5 => \slv_reg3_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__0_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(25),
      I1 => \slv_reg2_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__0_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(26),
      I1 => \slv_reg2_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__0_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(27),
      I1 => \slv_reg2_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__0_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(28),
      I1 => \slv_reg2_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__0_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(29),
      I1 => \slv_reg2_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__0_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(2),
      I1 => \slv_reg2_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__0_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(30),
      I1 => \slv_reg2_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(31),
      I1 => \slv_reg2_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__0_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7__0_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9__0_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10__0_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8__0_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9__0_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__0_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(3),
      I1 => \slv_reg2_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__0_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(4),
      I1 => \slv_reg2_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__0_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg4_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg0_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg1_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg2_reg[31]\(5),
      I5 => \slv_reg3_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__0_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(6),
      I1 => \slv_reg2_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__0_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(7),
      I1 => \slv_reg2_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__0_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(8),
      I1 => \slv_reg2_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3__0_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__0_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg4_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3__0_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2__0_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg3_reg[31]\(9),
      I1 => \slv_reg2_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg1_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg0_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3__0_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1__0_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1__0_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__0_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg__0\(1),
      I2 => state_reg,
      I3 => \q_reg_reg__0\(2),
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2__0_n_0\
    );
\ShiftAdd.sr_recalc_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3__0_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2__0_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \p_0_out_carry_i_5__0_n_0\,
      S(2) => \p_0_out_carry_i_6__0_n_0\,
      S(1) => \p_0_out_carry_i_7__0_n_0\,
      S(0) => \p_0_out_carry_i_8__0_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5__0_n_0\,
      S(2) => \p_0_out_carry__0_i_6__0_n_0\,
      S(1) => \p_0_out_carry__0_i_7__0_n_0\,
      S(0) => \p_0_out_carry__0_i_8__0_n_0\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(7),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(6),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(5),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(4),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(7),
      O => \p_0_out_carry__0_i_5__0_n_0\
    );
\p_0_out_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(6),
      O => \p_0_out_carry__0_i_6__0_n_0\
    );
\p_0_out_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(5),
      O => \p_0_out_carry__0_i_7__0_n_0\
    );
\p_0_out_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(4),
      O => \p_0_out_carry__0_i_8__0_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5__0_n_0\,
      S(2) => \p_0_out_carry__1_i_6__0_n_0\,
      S(1) => \p_0_out_carry__1_i_7__0_n_0\,
      S(0) => \p_0_out_carry__1_i_8__0_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5__0_n_0\,
      S(2) => \p_0_out_carry__10_i_6__0_n_0\,
      S(1) => \p_0_out_carry__10_i_7__0_n_0\,
      S(0) => \p_0_out_carry__10_i_8__0_n_0\
    );
\p_0_out_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      O => \p_0_out_carry__10_i_5__0_n_0\
    );
\p_0_out_carry__10_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      O => \p_0_out_carry__10_i_6__0_n_0\
    );
\p_0_out_carry__10_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      O => \p_0_out_carry__10_i_7__0_n_0\
    );
\p_0_out_carry__10_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      O => \p_0_out_carry__10_i_8__0_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5__0_n_0\,
      S(2) => \p_0_out_carry__11_i_6__0_n_0\,
      S(1) => \p_0_out_carry__11_i_7__0_n_0\,
      S(0) => \p_0_out_carry__11_i_8__0_n_0\
    );
\p_0_out_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      O => \p_0_out_carry__11_i_5__0_n_0\
    );
\p_0_out_carry__11_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      O => \p_0_out_carry__11_i_6__0_n_0\
    );
\p_0_out_carry__11_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      O => \p_0_out_carry__11_i_7__0_n_0\
    );
\p_0_out_carry__11_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      O => \p_0_out_carry__11_i_8__0_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5__0_n_0\,
      S(2) => \p_0_out_carry__12_i_6__0_n_0\,
      S(1) => \p_0_out_carry__12_i_7__0_n_0\,
      S(0) => \p_0_out_carry__12_i_8__0_n_0\
    );
\p_0_out_carry__12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      O => \p_0_out_carry__12_i_5__0_n_0\
    );
\p_0_out_carry__12_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      O => \p_0_out_carry__12_i_6__0_n_0\
    );
\p_0_out_carry__12_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      O => \p_0_out_carry__12_i_7__0_n_0\
    );
\p_0_out_carry__12_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      O => \p_0_out_carry__12_i_8__0_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5__0_n_0\,
      S(2) => \p_0_out_carry__13_i_6__0_n_0\,
      S(1) => \p_0_out_carry__13_i_7__0_n_0\,
      S(0) => \p_0_out_carry__13_i_8__0_n_0\
    );
\p_0_out_carry__13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      O => \p_0_out_carry__13_i_5__0_n_0\
    );
\p_0_out_carry__13_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      O => \p_0_out_carry__13_i_6__0_n_0\
    );
\p_0_out_carry__13_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      O => \p_0_out_carry__13_i_7__0_n_0\
    );
\p_0_out_carry__13_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      O => \p_0_out_carry__13_i_8__0_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4__0_n_0\,
      S(1) => \p_0_out_carry__14_i_5__0_n_0\,
      S(0) => \p_0_out_carry__14_i_6__0_n_0\
    );
\p_0_out_carry__14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      O => \p_0_out_carry__14_i_4__0_n_0\
    );
\p_0_out_carry__14_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      O => \p_0_out_carry__14_i_5__0_n_0\
    );
\p_0_out_carry__14_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      O => \p_0_out_carry__14_i_6__0_n_0\
    );
\p_0_out_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(11),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(10),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(9),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(8),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(11),
      O => \p_0_out_carry__1_i_5__0_n_0\
    );
\p_0_out_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(10),
      O => \p_0_out_carry__1_i_6__0_n_0\
    );
\p_0_out_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(9),
      O => \p_0_out_carry__1_i_7__0_n_0\
    );
\p_0_out_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(8),
      O => \p_0_out_carry__1_i_8__0_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5__0_n_0\,
      S(2) => \p_0_out_carry__2_i_6__0_n_0\,
      S(1) => \p_0_out_carry__2_i_7__0_n_0\,
      S(0) => \p_0_out_carry__2_i_8__0_n_0\
    );
\p_0_out_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(15),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(14),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(13),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(12),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(15),
      O => \p_0_out_carry__2_i_5__0_n_0\
    );
\p_0_out_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(14),
      O => \p_0_out_carry__2_i_6__0_n_0\
    );
\p_0_out_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(13),
      O => \p_0_out_carry__2_i_7__0_n_0\
    );
\p_0_out_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(12),
      O => \p_0_out_carry__2_i_8__0_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5__0_n_0\,
      S(2) => \p_0_out_carry__3_i_6__0_n_0\,
      S(1) => \p_0_out_carry__3_i_7__0_n_0\,
      S(0) => \p_0_out_carry__3_i_8__0_n_0\
    );
\p_0_out_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(19),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(18),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(17),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(16),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(19),
      O => \p_0_out_carry__3_i_5__0_n_0\
    );
\p_0_out_carry__3_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(18),
      O => \p_0_out_carry__3_i_6__0_n_0\
    );
\p_0_out_carry__3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(17),
      O => \p_0_out_carry__3_i_7__0_n_0\
    );
\p_0_out_carry__3_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(16),
      O => \p_0_out_carry__3_i_8__0_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5__0_n_0\,
      S(2) => \p_0_out_carry__4_i_6__0_n_0\,
      S(1) => \p_0_out_carry__4_i_7__0_n_0\,
      S(0) => \p_0_out_carry__4_i_8__0_n_0\
    );
\p_0_out_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(23),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(22),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(21),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(20),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(23),
      O => \p_0_out_carry__4_i_5__0_n_0\
    );
\p_0_out_carry__4_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(22),
      O => \p_0_out_carry__4_i_6__0_n_0\
    );
\p_0_out_carry__4_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(21),
      O => \p_0_out_carry__4_i_7__0_n_0\
    );
\p_0_out_carry__4_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(20),
      O => \p_0_out_carry__4_i_8__0_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5__0_n_0\,
      S(2) => \p_0_out_carry__5_i_6__0_n_0\,
      S(1) => \p_0_out_carry__5_i_7__0_n_0\,
      S(0) => \p_0_out_carry__5_i_8__0_n_0\
    );
\p_0_out_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(27),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(26),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(25),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(24),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(27),
      O => \p_0_out_carry__5_i_5__0_n_0\
    );
\p_0_out_carry__5_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(26),
      O => \p_0_out_carry__5_i_6__0_n_0\
    );
\p_0_out_carry__5_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(25),
      O => \p_0_out_carry__5_i_7__0_n_0\
    );
\p_0_out_carry__5_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(24),
      O => \p_0_out_carry__5_i_8__0_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5__0_n_0\,
      S(2) => \p_0_out_carry__6_i_6__0_n_0\,
      S(1) => \p_0_out_carry__6_i_7__0_n_0\,
      S(0) => \p_0_out_carry__6_i_8__0_n_0\
    );
\p_0_out_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(31),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(30),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(29),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(28),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__0_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(31),
      O => \p_0_out_carry__6_i_5__0_n_0\
    );
\p_0_out_carry__6_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(30),
      O => \p_0_out_carry__6_i_6__0_n_0\
    );
\p_0_out_carry__6_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(29),
      O => \p_0_out_carry__6_i_7__0_n_0\
    );
\p_0_out_carry__6_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(28),
      O => \p_0_out_carry__6_i_8__0_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4__0_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5__0_n_0\,
      S(2) => \p_0_out_carry__7_i_6__0_n_0\,
      S(1) => \p_0_out_carry__7_i_7__0_n_0\,
      S(0) => \p_0_out_carry__7_i_8__0_n_0\
    );
\p_0_out_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4__0_n_0\,
      O => \p_0_out_carry__7_i_4__0_n_0\
    );
\p_0_out_carry__7_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      O => \p_0_out_carry__7_i_5__0_n_0\
    );
\p_0_out_carry__7_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      O => \p_0_out_carry__7_i_6__0_n_0\
    );
\p_0_out_carry__7_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      O => \p_0_out_carry__7_i_7__0_n_0\
    );
\p_0_out_carry__7_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__0_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(32),
      O => \p_0_out_carry__7_i_8__0_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5__0_n_0\,
      S(2) => \p_0_out_carry__8_i_6__0_n_0\,
      S(1) => \p_0_out_carry__8_i_7__0_n_0\,
      S(0) => \p_0_out_carry__8_i_8__0_n_0\
    );
\p_0_out_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      O => \p_0_out_carry__8_i_5__0_n_0\
    );
\p_0_out_carry__8_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      O => \p_0_out_carry__8_i_6__0_n_0\
    );
\p_0_out_carry__8_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      O => \p_0_out_carry__8_i_7__0_n_0\
    );
\p_0_out_carry__8_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      O => \p_0_out_carry__8_i_8__0_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5__0_n_0\,
      S(2) => \p_0_out_carry__9_i_6__0_n_0\,
      S(1) => \p_0_out_carry__9_i_7__0_n_0\,
      S(0) => \p_0_out_carry__9_i_8__0_n_0\
    );
\p_0_out_carry__9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      O => \p_0_out_carry__9_i_5__0_n_0\
    );
\p_0_out_carry__9_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      O => \p_0_out_carry__9_i_6__0_n_0\
    );
\p_0_out_carry__9_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      O => \p_0_out_carry__9_i_7__0_n_0\
    );
\p_0_out_carry__9_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      O => \p_0_out_carry__9_i_8__0_n_0\
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(3),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(3)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(2),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(2)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(1),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(1)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(0),
      I1 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      O => \v[tmp2]\(0)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(3),
      O => \p_0_out_carry_i_5__0_n_0\
    );
\p_0_out_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(2),
      O => \p_0_out_carry_i_6__0_n_0\
    );
\p_0_out_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(1),
      O => \p_0_out_carry_i_7__0_n_0\
    );
\p_0_out_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__0_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__0_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(0),
      O => \p_0_out_carry_i_8__0_n_0\
    );
\pgZFF_X0_quad[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2__0_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__0_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
\s_trigger_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2__0_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_6 is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg12_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg13_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg[2]\ : in STD_LOGIC;
    state_reg_reg : in STD_LOGIC;
    \q_reg_reg[1]\ : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg14_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_6 : entity is "multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2__3_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3__3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__3_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1__3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1__3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1__3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1__3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1__3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1__3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6__3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1__3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_trigger_i_1__3\ : label is "soft_lutpair66";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
\Mul_stage_over_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\,
      O => \ShiftAdd.r[EN]_i_1__3_n_0\
    );
\ShiftAdd.r[counter][0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1__3_n_0\
    );
\ShiftAdd.r[counter][2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2__3_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2__3_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2__3_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3__3_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2__3_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2__3_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2__3_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2__3_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2__3_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2__3_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2__3_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2__3_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2__3_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2__3_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2__3_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2__3_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2__3_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2__3_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2__3_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2__3_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2__3_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2__3_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2__3_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2__3_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2__3_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2__3_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2__3_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7__3_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4__3_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5__3_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5__3_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4__3_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5__3_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(0),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2__3_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2__3_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2__3_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2__3_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2__3_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(1),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(11),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(12),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(13),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(14),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(15),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(16),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(17),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(18),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(19),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(20),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(2),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(21),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(22),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(23),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(24),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(25),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(26),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(27),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(28),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(29),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(30),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(3),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(31),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(32),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(4),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(5),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(6),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg[2]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[1]\,
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4__3_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4__3_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(7),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(8),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(9),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(10),
      I3 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__3_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(0),
      I1 => \slv_reg12_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__3_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(10),
      I1 => \slv_reg12_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__3_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(11),
      I1 => \slv_reg12_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__3_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(12),
      I1 => \slv_reg12_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__3_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(13),
      I1 => \slv_reg12_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__3_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(14),
      I1 => \slv_reg12_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__3_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(15),
      I1 => \slv_reg12_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__3_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(16),
      I1 => \slv_reg12_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__3_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(17),
      I1 => \slv_reg12_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__3_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(18),
      I1 => \slv_reg12_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__3_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(19),
      I1 => \slv_reg12_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__3_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(1),
      I1 => \slv_reg12_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__3_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(20),
      I1 => \slv_reg12_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__3_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(21),
      I1 => \slv_reg12_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__3_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(22),
      I1 => \slv_reg12_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__3_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(23),
      I1 => \slv_reg12_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__3_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3__3_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg10_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg14_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg11_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg12_reg[31]\(24),
      I5 => \slv_reg13_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__3_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(25),
      I1 => \slv_reg12_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__3_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(26),
      I1 => \slv_reg12_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__3_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(27),
      I1 => \slv_reg12_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__3_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(28),
      I1 => \slv_reg12_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__3_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(29),
      I1 => \slv_reg12_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__3_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(2),
      I1 => \slv_reg12_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__3_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(30),
      I1 => \slv_reg12_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(31),
      I1 => \slv_reg12_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__3_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7__3_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9__3_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10__3_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8__3_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9__3_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__3_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(3),
      I1 => \slv_reg12_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__3_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(4),
      I1 => \slv_reg12_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__3_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg14_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg10_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg11_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg12_reg[31]\(5),
      I5 => \slv_reg13_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__3_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(6),
      I1 => \slv_reg12_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__3_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(7),
      I1 => \slv_reg12_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__3_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(8),
      I1 => \slv_reg12_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3__3_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__3_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3__3_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2__3_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(9),
      I1 => \slv_reg12_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3__3_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1__3_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1__3_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__3_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg[1]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[2]\,
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2__3_n_0\
    );
\ShiftAdd.sr_recalc_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3__3_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2__3_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \p_0_out_carry_i_5__3_n_0\,
      S(2) => \p_0_out_carry_i_6__3_n_0\,
      S(1) => \p_0_out_carry_i_7__3_n_0\,
      S(0) => \p_0_out_carry_i_8__3_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5__3_n_0\,
      S(2) => \p_0_out_carry__0_i_6__3_n_0\,
      S(1) => \p_0_out_carry__0_i_7__3_n_0\,
      S(0) => \p_0_out_carry__0_i_8__3_n_0\
    );
\p_0_out_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(7),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(6),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(5),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(4),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(7),
      O => \p_0_out_carry__0_i_5__3_n_0\
    );
\p_0_out_carry__0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(6),
      O => \p_0_out_carry__0_i_6__3_n_0\
    );
\p_0_out_carry__0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(5),
      O => \p_0_out_carry__0_i_7__3_n_0\
    );
\p_0_out_carry__0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(4),
      O => \p_0_out_carry__0_i_8__3_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5__3_n_0\,
      S(2) => \p_0_out_carry__1_i_6__3_n_0\,
      S(1) => \p_0_out_carry__1_i_7__3_n_0\,
      S(0) => \p_0_out_carry__1_i_8__3_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5__3_n_0\,
      S(2) => \p_0_out_carry__10_i_6__3_n_0\,
      S(1) => \p_0_out_carry__10_i_7__3_n_0\,
      S(0) => \p_0_out_carry__10_i_8__3_n_0\
    );
\p_0_out_carry__10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      O => \p_0_out_carry__10_i_5__3_n_0\
    );
\p_0_out_carry__10_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      O => \p_0_out_carry__10_i_6__3_n_0\
    );
\p_0_out_carry__10_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      O => \p_0_out_carry__10_i_7__3_n_0\
    );
\p_0_out_carry__10_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      O => \p_0_out_carry__10_i_8__3_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5__3_n_0\,
      S(2) => \p_0_out_carry__11_i_6__3_n_0\,
      S(1) => \p_0_out_carry__11_i_7__3_n_0\,
      S(0) => \p_0_out_carry__11_i_8__3_n_0\
    );
\p_0_out_carry__11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      O => \p_0_out_carry__11_i_5__3_n_0\
    );
\p_0_out_carry__11_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      O => \p_0_out_carry__11_i_6__3_n_0\
    );
\p_0_out_carry__11_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      O => \p_0_out_carry__11_i_7__3_n_0\
    );
\p_0_out_carry__11_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      O => \p_0_out_carry__11_i_8__3_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5__3_n_0\,
      S(2) => \p_0_out_carry__12_i_6__3_n_0\,
      S(1) => \p_0_out_carry__12_i_7__3_n_0\,
      S(0) => \p_0_out_carry__12_i_8__3_n_0\
    );
\p_0_out_carry__12_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      O => \p_0_out_carry__12_i_5__3_n_0\
    );
\p_0_out_carry__12_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      O => \p_0_out_carry__12_i_6__3_n_0\
    );
\p_0_out_carry__12_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      O => \p_0_out_carry__12_i_7__3_n_0\
    );
\p_0_out_carry__12_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      O => \p_0_out_carry__12_i_8__3_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5__3_n_0\,
      S(2) => \p_0_out_carry__13_i_6__3_n_0\,
      S(1) => \p_0_out_carry__13_i_7__3_n_0\,
      S(0) => \p_0_out_carry__13_i_8__3_n_0\
    );
\p_0_out_carry__13_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      O => \p_0_out_carry__13_i_5__3_n_0\
    );
\p_0_out_carry__13_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      O => \p_0_out_carry__13_i_6__3_n_0\
    );
\p_0_out_carry__13_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      O => \p_0_out_carry__13_i_7__3_n_0\
    );
\p_0_out_carry__13_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      O => \p_0_out_carry__13_i_8__3_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4__3_n_0\,
      S(1) => \p_0_out_carry__14_i_5__3_n_0\,
      S(0) => \p_0_out_carry__14_i_6__3_n_0\
    );
\p_0_out_carry__14_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      O => \p_0_out_carry__14_i_4__3_n_0\
    );
\p_0_out_carry__14_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      O => \p_0_out_carry__14_i_5__3_n_0\
    );
\p_0_out_carry__14_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      O => \p_0_out_carry__14_i_6__3_n_0\
    );
\p_0_out_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(11),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(10),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(9),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(8),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(11),
      O => \p_0_out_carry__1_i_5__3_n_0\
    );
\p_0_out_carry__1_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(10),
      O => \p_0_out_carry__1_i_6__3_n_0\
    );
\p_0_out_carry__1_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(9),
      O => \p_0_out_carry__1_i_7__3_n_0\
    );
\p_0_out_carry__1_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(8),
      O => \p_0_out_carry__1_i_8__3_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5__3_n_0\,
      S(2) => \p_0_out_carry__2_i_6__3_n_0\,
      S(1) => \p_0_out_carry__2_i_7__3_n_0\,
      S(0) => \p_0_out_carry__2_i_8__3_n_0\
    );
\p_0_out_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(15),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(14),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(13),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(12),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(15),
      O => \p_0_out_carry__2_i_5__3_n_0\
    );
\p_0_out_carry__2_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(14),
      O => \p_0_out_carry__2_i_6__3_n_0\
    );
\p_0_out_carry__2_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(13),
      O => \p_0_out_carry__2_i_7__3_n_0\
    );
\p_0_out_carry__2_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(12),
      O => \p_0_out_carry__2_i_8__3_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5__3_n_0\,
      S(2) => \p_0_out_carry__3_i_6__3_n_0\,
      S(1) => \p_0_out_carry__3_i_7__3_n_0\,
      S(0) => \p_0_out_carry__3_i_8__3_n_0\
    );
\p_0_out_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(19),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(18),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(17),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(16),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(19),
      O => \p_0_out_carry__3_i_5__3_n_0\
    );
\p_0_out_carry__3_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(18),
      O => \p_0_out_carry__3_i_6__3_n_0\
    );
\p_0_out_carry__3_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(17),
      O => \p_0_out_carry__3_i_7__3_n_0\
    );
\p_0_out_carry__3_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(16),
      O => \p_0_out_carry__3_i_8__3_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5__3_n_0\,
      S(2) => \p_0_out_carry__4_i_6__3_n_0\,
      S(1) => \p_0_out_carry__4_i_7__3_n_0\,
      S(0) => \p_0_out_carry__4_i_8__3_n_0\
    );
\p_0_out_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(23),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(22),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(21),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(20),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(23),
      O => \p_0_out_carry__4_i_5__3_n_0\
    );
\p_0_out_carry__4_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(22),
      O => \p_0_out_carry__4_i_6__3_n_0\
    );
\p_0_out_carry__4_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(21),
      O => \p_0_out_carry__4_i_7__3_n_0\
    );
\p_0_out_carry__4_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(20),
      O => \p_0_out_carry__4_i_8__3_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5__3_n_0\,
      S(2) => \p_0_out_carry__5_i_6__3_n_0\,
      S(1) => \p_0_out_carry__5_i_7__3_n_0\,
      S(0) => \p_0_out_carry__5_i_8__3_n_0\
    );
\p_0_out_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(27),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(26),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(25),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(24),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(27),
      O => \p_0_out_carry__5_i_5__3_n_0\
    );
\p_0_out_carry__5_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(26),
      O => \p_0_out_carry__5_i_6__3_n_0\
    );
\p_0_out_carry__5_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(25),
      O => \p_0_out_carry__5_i_7__3_n_0\
    );
\p_0_out_carry__5_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(24),
      O => \p_0_out_carry__5_i_8__3_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5__3_n_0\,
      S(2) => \p_0_out_carry__6_i_6__3_n_0\,
      S(1) => \p_0_out_carry__6_i_7__3_n_0\,
      S(0) => \p_0_out_carry__6_i_8__3_n_0\
    );
\p_0_out_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(31),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(30),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(29),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(28),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__3_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(31),
      O => \p_0_out_carry__6_i_5__3_n_0\
    );
\p_0_out_carry__6_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(30),
      O => \p_0_out_carry__6_i_6__3_n_0\
    );
\p_0_out_carry__6_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(29),
      O => \p_0_out_carry__6_i_7__3_n_0\
    );
\p_0_out_carry__6_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(28),
      O => \p_0_out_carry__6_i_8__3_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4__3_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5__3_n_0\,
      S(2) => \p_0_out_carry__7_i_6__3_n_0\,
      S(1) => \p_0_out_carry__7_i_7__3_n_0\,
      S(0) => \p_0_out_carry__7_i_8__3_n_0\
    );
\p_0_out_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4__3_n_0\,
      O => \p_0_out_carry__7_i_4__3_n_0\
    );
\p_0_out_carry__7_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      O => \p_0_out_carry__7_i_5__3_n_0\
    );
\p_0_out_carry__7_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      O => \p_0_out_carry__7_i_6__3_n_0\
    );
\p_0_out_carry__7_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      O => \p_0_out_carry__7_i_7__3_n_0\
    );
\p_0_out_carry__7_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__3_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(32),
      O => \p_0_out_carry__7_i_8__3_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5__3_n_0\,
      S(2) => \p_0_out_carry__8_i_6__3_n_0\,
      S(1) => \p_0_out_carry__8_i_7__3_n_0\,
      S(0) => \p_0_out_carry__8_i_8__3_n_0\
    );
\p_0_out_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      O => \p_0_out_carry__8_i_5__3_n_0\
    );
\p_0_out_carry__8_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      O => \p_0_out_carry__8_i_6__3_n_0\
    );
\p_0_out_carry__8_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      O => \p_0_out_carry__8_i_7__3_n_0\
    );
\p_0_out_carry__8_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      O => \p_0_out_carry__8_i_8__3_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5__3_n_0\,
      S(2) => \p_0_out_carry__9_i_6__3_n_0\,
      S(1) => \p_0_out_carry__9_i_7__3_n_0\,
      S(0) => \p_0_out_carry__9_i_8__3_n_0\
    );
\p_0_out_carry__9_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      O => \p_0_out_carry__9_i_5__3_n_0\
    );
\p_0_out_carry__9_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      O => \p_0_out_carry__9_i_6__3_n_0\
    );
\p_0_out_carry__9_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      O => \p_0_out_carry__9_i_7__3_n_0\
    );
\p_0_out_carry__9_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      O => \p_0_out_carry__9_i_8__3_n_0\
    );
\p_0_out_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(3),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(3)
    );
\p_0_out_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(2),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(2)
    );
\p_0_out_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(1),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(1)
    );
\p_0_out_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(0),
      I1 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      O => \v[tmp2]\(0)
    );
\p_0_out_carry_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(3),
      O => \p_0_out_carry_i_5__3_n_0\
    );
\p_0_out_carry_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(2),
      O => \p_0_out_carry_i_6__3_n_0\
    );
\p_0_out_carry_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(1),
      O => \p_0_out_carry_i_7__3_n_0\
    );
\p_0_out_carry_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__3_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__3_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(0),
      O => \p_0_out_carry_i_8__3_n_0\
    );
\pgZFF_X0_quad[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2__3_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__3_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
\s_trigger_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2__3_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_7 is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg12_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg13_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg[2]\ : in STD_LOGIC;
    state_reg_reg : in STD_LOGIC;
    \q_reg_reg[1]\ : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg14_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_7 : entity is "multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2__4_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3__4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__4_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1__4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1__4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1__4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1__4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1__4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1__4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1__4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1__4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1__4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1__4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1__4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1__4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1__4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1__4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1__4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1__4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1__4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1__4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4__4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1__4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2__4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6__4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1__4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1__4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_trigger_i_1__4\ : label is "soft_lutpair44";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
\Mul_stage_over_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\,
      O => \ShiftAdd.r[EN]_i_1__4_n_0\
    );
\ShiftAdd.r[counter][0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1__4_n_0\
    );
\ShiftAdd.r[counter][2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2__4_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2__4_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2__4_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3__4_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2__4_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2__4_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2__4_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2__4_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2__4_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2__4_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2__4_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2__4_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2__4_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2__4_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2__4_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2__4_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2__4_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2__4_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2__4_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2__4_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2__4_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2__4_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2__4_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2__4_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2__4_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2__4_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2__4_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7__4_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4__4_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5__4_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5__4_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4__4_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5__4_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(0),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2__4_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2__4_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2__4_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2__4_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2__4_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(1),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(11),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(12),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(13),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(14),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(15),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(16),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(17),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(18),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(19),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(20),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(2),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(21),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(22),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(23),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(24),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(25),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(26),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(27),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(28),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(29),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(30),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(3),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(31),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(32),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(4),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(5),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(6),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg[2]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[1]\,
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4__4_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4__4_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(7),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(8),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(9),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(10),
      I3 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__4_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(0),
      I1 => \slv_reg12_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__4_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(10),
      I1 => \slv_reg12_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__4_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(11),
      I1 => \slv_reg12_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__4_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(12),
      I1 => \slv_reg12_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__4_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(13),
      I1 => \slv_reg12_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__4_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(14),
      I1 => \slv_reg12_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__4_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(15),
      I1 => \slv_reg12_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__4_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(16),
      I1 => \slv_reg12_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__4_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(17),
      I1 => \slv_reg12_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__4_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(18),
      I1 => \slv_reg12_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__4_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(19),
      I1 => \slv_reg12_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__4_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(1),
      I1 => \slv_reg12_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__4_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(20),
      I1 => \slv_reg12_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__4_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(21),
      I1 => \slv_reg12_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__4_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(22),
      I1 => \slv_reg12_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__4_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(23),
      I1 => \slv_reg12_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__4_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3__4_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg10_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg14_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg11_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg12_reg[31]\(24),
      I5 => \slv_reg13_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__4_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(25),
      I1 => \slv_reg12_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__4_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(26),
      I1 => \slv_reg12_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__4_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(27),
      I1 => \slv_reg12_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__4_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(28),
      I1 => \slv_reg12_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__4_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(29),
      I1 => \slv_reg12_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__4_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(2),
      I1 => \slv_reg12_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__4_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(30),
      I1 => \slv_reg12_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(31),
      I1 => \slv_reg12_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7__4_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9__4_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10__4_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8__4_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9__4_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__4_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(3),
      I1 => \slv_reg12_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__4_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(4),
      I1 => \slv_reg12_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__4_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg14_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg10_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg11_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg12_reg[31]\(5),
      I5 => \slv_reg13_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__4_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(6),
      I1 => \slv_reg12_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__4_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(7),
      I1 => \slv_reg12_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__4_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(8),
      I1 => \slv_reg12_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3__4_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__4_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg14_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3__4_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2__4_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg13_reg[31]\(9),
      I1 => \slv_reg12_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg11_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg10_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3__4_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1__4_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1__4_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__4_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg[1]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[2]\,
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2__4_n_0\
    );
\ShiftAdd.sr_recalc_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3__4_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2__4_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \p_0_out_carry_i_5__4_n_0\,
      S(2) => \p_0_out_carry_i_6__4_n_0\,
      S(1) => \p_0_out_carry_i_7__4_n_0\,
      S(0) => \p_0_out_carry_i_8__4_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5__4_n_0\,
      S(2) => \p_0_out_carry__0_i_6__4_n_0\,
      S(1) => \p_0_out_carry__0_i_7__4_n_0\,
      S(0) => \p_0_out_carry__0_i_8__4_n_0\
    );
\p_0_out_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(7),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(6),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(5),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(4),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(7),
      O => \p_0_out_carry__0_i_5__4_n_0\
    );
\p_0_out_carry__0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(6),
      O => \p_0_out_carry__0_i_6__4_n_0\
    );
\p_0_out_carry__0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(5),
      O => \p_0_out_carry__0_i_7__4_n_0\
    );
\p_0_out_carry__0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(4),
      O => \p_0_out_carry__0_i_8__4_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5__4_n_0\,
      S(2) => \p_0_out_carry__1_i_6__4_n_0\,
      S(1) => \p_0_out_carry__1_i_7__4_n_0\,
      S(0) => \p_0_out_carry__1_i_8__4_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5__4_n_0\,
      S(2) => \p_0_out_carry__10_i_6__4_n_0\,
      S(1) => \p_0_out_carry__10_i_7__4_n_0\,
      S(0) => \p_0_out_carry__10_i_8__4_n_0\
    );
\p_0_out_carry__10_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      O => \p_0_out_carry__10_i_5__4_n_0\
    );
\p_0_out_carry__10_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      O => \p_0_out_carry__10_i_6__4_n_0\
    );
\p_0_out_carry__10_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      O => \p_0_out_carry__10_i_7__4_n_0\
    );
\p_0_out_carry__10_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      O => \p_0_out_carry__10_i_8__4_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5__4_n_0\,
      S(2) => \p_0_out_carry__11_i_6__4_n_0\,
      S(1) => \p_0_out_carry__11_i_7__4_n_0\,
      S(0) => \p_0_out_carry__11_i_8__4_n_0\
    );
\p_0_out_carry__11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      O => \p_0_out_carry__11_i_5__4_n_0\
    );
\p_0_out_carry__11_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      O => \p_0_out_carry__11_i_6__4_n_0\
    );
\p_0_out_carry__11_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      O => \p_0_out_carry__11_i_7__4_n_0\
    );
\p_0_out_carry__11_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      O => \p_0_out_carry__11_i_8__4_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5__4_n_0\,
      S(2) => \p_0_out_carry__12_i_6__4_n_0\,
      S(1) => \p_0_out_carry__12_i_7__4_n_0\,
      S(0) => \p_0_out_carry__12_i_8__4_n_0\
    );
\p_0_out_carry__12_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      O => \p_0_out_carry__12_i_5__4_n_0\
    );
\p_0_out_carry__12_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      O => \p_0_out_carry__12_i_6__4_n_0\
    );
\p_0_out_carry__12_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      O => \p_0_out_carry__12_i_7__4_n_0\
    );
\p_0_out_carry__12_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      O => \p_0_out_carry__12_i_8__4_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5__4_n_0\,
      S(2) => \p_0_out_carry__13_i_6__4_n_0\,
      S(1) => \p_0_out_carry__13_i_7__4_n_0\,
      S(0) => \p_0_out_carry__13_i_8__4_n_0\
    );
\p_0_out_carry__13_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      O => \p_0_out_carry__13_i_5__4_n_0\
    );
\p_0_out_carry__13_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      O => \p_0_out_carry__13_i_6__4_n_0\
    );
\p_0_out_carry__13_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      O => \p_0_out_carry__13_i_7__4_n_0\
    );
\p_0_out_carry__13_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      O => \p_0_out_carry__13_i_8__4_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4__4_n_0\,
      S(1) => \p_0_out_carry__14_i_5__4_n_0\,
      S(0) => \p_0_out_carry__14_i_6__4_n_0\
    );
\p_0_out_carry__14_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      O => \p_0_out_carry__14_i_4__4_n_0\
    );
\p_0_out_carry__14_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      O => \p_0_out_carry__14_i_5__4_n_0\
    );
\p_0_out_carry__14_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      O => \p_0_out_carry__14_i_6__4_n_0\
    );
\p_0_out_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(11),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(10),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(9),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(8),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(11),
      O => \p_0_out_carry__1_i_5__4_n_0\
    );
\p_0_out_carry__1_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(10),
      O => \p_0_out_carry__1_i_6__4_n_0\
    );
\p_0_out_carry__1_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(9),
      O => \p_0_out_carry__1_i_7__4_n_0\
    );
\p_0_out_carry__1_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(8),
      O => \p_0_out_carry__1_i_8__4_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5__4_n_0\,
      S(2) => \p_0_out_carry__2_i_6__4_n_0\,
      S(1) => \p_0_out_carry__2_i_7__4_n_0\,
      S(0) => \p_0_out_carry__2_i_8__4_n_0\
    );
\p_0_out_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(15),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(14),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(13),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(12),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(15),
      O => \p_0_out_carry__2_i_5__4_n_0\
    );
\p_0_out_carry__2_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(14),
      O => \p_0_out_carry__2_i_6__4_n_0\
    );
\p_0_out_carry__2_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(13),
      O => \p_0_out_carry__2_i_7__4_n_0\
    );
\p_0_out_carry__2_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(12),
      O => \p_0_out_carry__2_i_8__4_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5__4_n_0\,
      S(2) => \p_0_out_carry__3_i_6__4_n_0\,
      S(1) => \p_0_out_carry__3_i_7__4_n_0\,
      S(0) => \p_0_out_carry__3_i_8__4_n_0\
    );
\p_0_out_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(19),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(18),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(17),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(16),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(19),
      O => \p_0_out_carry__3_i_5__4_n_0\
    );
\p_0_out_carry__3_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(18),
      O => \p_0_out_carry__3_i_6__4_n_0\
    );
\p_0_out_carry__3_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(17),
      O => \p_0_out_carry__3_i_7__4_n_0\
    );
\p_0_out_carry__3_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(16),
      O => \p_0_out_carry__3_i_8__4_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5__4_n_0\,
      S(2) => \p_0_out_carry__4_i_6__4_n_0\,
      S(1) => \p_0_out_carry__4_i_7__4_n_0\,
      S(0) => \p_0_out_carry__4_i_8__4_n_0\
    );
\p_0_out_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(23),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(22),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(21),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(20),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(23),
      O => \p_0_out_carry__4_i_5__4_n_0\
    );
\p_0_out_carry__4_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(22),
      O => \p_0_out_carry__4_i_6__4_n_0\
    );
\p_0_out_carry__4_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(21),
      O => \p_0_out_carry__4_i_7__4_n_0\
    );
\p_0_out_carry__4_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(20),
      O => \p_0_out_carry__4_i_8__4_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5__4_n_0\,
      S(2) => \p_0_out_carry__5_i_6__4_n_0\,
      S(1) => \p_0_out_carry__5_i_7__4_n_0\,
      S(0) => \p_0_out_carry__5_i_8__4_n_0\
    );
\p_0_out_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(27),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(26),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(25),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(24),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(27),
      O => \p_0_out_carry__5_i_5__4_n_0\
    );
\p_0_out_carry__5_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(26),
      O => \p_0_out_carry__5_i_6__4_n_0\
    );
\p_0_out_carry__5_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(25),
      O => \p_0_out_carry__5_i_7__4_n_0\
    );
\p_0_out_carry__5_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(24),
      O => \p_0_out_carry__5_i_8__4_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5__4_n_0\,
      S(2) => \p_0_out_carry__6_i_6__4_n_0\,
      S(1) => \p_0_out_carry__6_i_7__4_n_0\,
      S(0) => \p_0_out_carry__6_i_8__4_n_0\
    );
\p_0_out_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(31),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(30),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(29),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(28),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(31),
      O => \p_0_out_carry__6_i_5__4_n_0\
    );
\p_0_out_carry__6_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(30),
      O => \p_0_out_carry__6_i_6__4_n_0\
    );
\p_0_out_carry__6_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(29),
      O => \p_0_out_carry__6_i_7__4_n_0\
    );
\p_0_out_carry__6_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(28),
      O => \p_0_out_carry__6_i_8__4_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4__4_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5__4_n_0\,
      S(2) => \p_0_out_carry__7_i_6__4_n_0\,
      S(1) => \p_0_out_carry__7_i_7__4_n_0\,
      S(0) => \p_0_out_carry__7_i_8__4_n_0\
    );
\p_0_out_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4__4_n_0\,
      O => \p_0_out_carry__7_i_4__4_n_0\
    );
\p_0_out_carry__7_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      O => \p_0_out_carry__7_i_5__4_n_0\
    );
\p_0_out_carry__7_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      O => \p_0_out_carry__7_i_6__4_n_0\
    );
\p_0_out_carry__7_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      O => \p_0_out_carry__7_i_7__4_n_0\
    );
\p_0_out_carry__7_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__4_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(32),
      O => \p_0_out_carry__7_i_8__4_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5__4_n_0\,
      S(2) => \p_0_out_carry__8_i_6__4_n_0\,
      S(1) => \p_0_out_carry__8_i_7__4_n_0\,
      S(0) => \p_0_out_carry__8_i_8__4_n_0\
    );
\p_0_out_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      O => \p_0_out_carry__8_i_5__4_n_0\
    );
\p_0_out_carry__8_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      O => \p_0_out_carry__8_i_6__4_n_0\
    );
\p_0_out_carry__8_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      O => \p_0_out_carry__8_i_7__4_n_0\
    );
\p_0_out_carry__8_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      O => \p_0_out_carry__8_i_8__4_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5__4_n_0\,
      S(2) => \p_0_out_carry__9_i_6__4_n_0\,
      S(1) => \p_0_out_carry__9_i_7__4_n_0\,
      S(0) => \p_0_out_carry__9_i_8__4_n_0\
    );
\p_0_out_carry__9_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      O => \p_0_out_carry__9_i_5__4_n_0\
    );
\p_0_out_carry__9_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      O => \p_0_out_carry__9_i_6__4_n_0\
    );
\p_0_out_carry__9_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      O => \p_0_out_carry__9_i_7__4_n_0\
    );
\p_0_out_carry__9_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      O => \p_0_out_carry__9_i_8__4_n_0\
    );
\p_0_out_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(3),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(3)
    );
\p_0_out_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(2),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(2)
    );
\p_0_out_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(1),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(1)
    );
\p_0_out_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(0),
      I1 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      O => \v[tmp2]\(0)
    );
\p_0_out_carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(3),
      O => \p_0_out_carry_i_5__4_n_0\
    );
\p_0_out_carry_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(2),
      O => \p_0_out_carry_i_6__4_n_0\
    );
\p_0_out_carry_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(1),
      O => \p_0_out_carry_i_7__4_n_0\
    );
\p_0_out_carry_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__4_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__4_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(0),
      O => \p_0_out_carry_i_8__4_n_0\
    );
\pgZFF_X0_quad[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2__4_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__4_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
\s_trigger_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2__4_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_8 is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg[2]\ : in STD_LOGIC;
    state_reg_reg : in STD_LOGIC;
    \q_reg_reg[1]\ : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_8 : entity is "multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_8 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2__1_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3__1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__1_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1__1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \s_trigger_i_1__1\ : label is "soft_lutpair22";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
\Mul_stage_over_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\,
      O => \ShiftAdd.r[EN]_i_1__1_n_0\
    );
\ShiftAdd.r[counter][0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1__1_n_0\
    );
\ShiftAdd.r[counter][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2__1_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2__1_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2__1_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3__1_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2__1_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2__1_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2__1_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2__1_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2__1_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2__1_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2__1_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2__1_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2__1_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2__1_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2__1_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2__1_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2__1_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2__1_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2__1_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2__1_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2__1_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2__1_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2__1_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2__1_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2__1_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2__1_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2__1_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7__1_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4__1_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5__1_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5__1_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4__1_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5__1_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(0),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2__1_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2__1_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2__1_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2__1_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2__1_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(1),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(11),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(12),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(13),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(14),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(15),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(16),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(17),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(18),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(19),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(20),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(2),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(21),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(22),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(23),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(24),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(25),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(26),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(27),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(28),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(29),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(30),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(3),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(31),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(32),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(4),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(5),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(6),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg[2]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[1]\,
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4__1_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4__1_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(7),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(8),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(9),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(10),
      I3 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__1_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(0),
      I1 => \slv_reg7_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__1_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(10),
      I1 => \slv_reg7_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__1_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(11),
      I1 => \slv_reg7_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__1_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(12),
      I1 => \slv_reg7_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__1_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(13),
      I1 => \slv_reg7_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__1_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(14),
      I1 => \slv_reg7_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__1_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(15),
      I1 => \slv_reg7_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__1_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(16),
      I1 => \slv_reg7_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__1_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(17),
      I1 => \slv_reg7_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__1_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(18),
      I1 => \slv_reg7_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__1_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(19),
      I1 => \slv_reg7_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__1_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(1),
      I1 => \slv_reg7_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__1_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(20),
      I1 => \slv_reg7_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__1_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(21),
      I1 => \slv_reg7_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__1_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(22),
      I1 => \slv_reg7_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__1_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(23),
      I1 => \slv_reg7_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__1_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3__1_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg5_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg9_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg6_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg7_reg[31]\(24),
      I5 => \slv_reg8_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__1_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(25),
      I1 => \slv_reg7_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__1_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(26),
      I1 => \slv_reg7_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__1_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(27),
      I1 => \slv_reg7_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__1_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(28),
      I1 => \slv_reg7_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__1_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(29),
      I1 => \slv_reg7_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__1_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(2),
      I1 => \slv_reg7_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__1_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(30),
      I1 => \slv_reg7_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(31),
      I1 => \slv_reg7_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__1_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7__1_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9__1_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10__1_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8__1_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9__1_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__1_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(3),
      I1 => \slv_reg7_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__1_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(4),
      I1 => \slv_reg7_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__1_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg9_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg5_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg6_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg7_reg[31]\(5),
      I5 => \slv_reg8_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__1_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(6),
      I1 => \slv_reg7_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__1_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(7),
      I1 => \slv_reg7_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__1_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(8),
      I1 => \slv_reg7_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3__1_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__1_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3__1_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2__1_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(9),
      I1 => \slv_reg7_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3__1_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1__1_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1__1_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__1_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg[1]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[2]\,
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2__1_n_0\
    );
\ShiftAdd.sr_recalc_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3__1_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2__1_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \p_0_out_carry_i_5__1_n_0\,
      S(2) => \p_0_out_carry_i_6__1_n_0\,
      S(1) => \p_0_out_carry_i_7__1_n_0\,
      S(0) => \p_0_out_carry_i_8__1_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5__1_n_0\,
      S(2) => \p_0_out_carry__0_i_6__1_n_0\,
      S(1) => \p_0_out_carry__0_i_7__1_n_0\,
      S(0) => \p_0_out_carry__0_i_8__1_n_0\
    );
\p_0_out_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(7),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(6),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(5),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(4),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(7),
      O => \p_0_out_carry__0_i_5__1_n_0\
    );
\p_0_out_carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(6),
      O => \p_0_out_carry__0_i_6__1_n_0\
    );
\p_0_out_carry__0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(5),
      O => \p_0_out_carry__0_i_7__1_n_0\
    );
\p_0_out_carry__0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(4),
      O => \p_0_out_carry__0_i_8__1_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5__1_n_0\,
      S(2) => \p_0_out_carry__1_i_6__1_n_0\,
      S(1) => \p_0_out_carry__1_i_7__1_n_0\,
      S(0) => \p_0_out_carry__1_i_8__1_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5__1_n_0\,
      S(2) => \p_0_out_carry__10_i_6__1_n_0\,
      S(1) => \p_0_out_carry__10_i_7__1_n_0\,
      S(0) => \p_0_out_carry__10_i_8__1_n_0\
    );
\p_0_out_carry__10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      O => \p_0_out_carry__10_i_5__1_n_0\
    );
\p_0_out_carry__10_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      O => \p_0_out_carry__10_i_6__1_n_0\
    );
\p_0_out_carry__10_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      O => \p_0_out_carry__10_i_7__1_n_0\
    );
\p_0_out_carry__10_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      O => \p_0_out_carry__10_i_8__1_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5__1_n_0\,
      S(2) => \p_0_out_carry__11_i_6__1_n_0\,
      S(1) => \p_0_out_carry__11_i_7__1_n_0\,
      S(0) => \p_0_out_carry__11_i_8__1_n_0\
    );
\p_0_out_carry__11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      O => \p_0_out_carry__11_i_5__1_n_0\
    );
\p_0_out_carry__11_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      O => \p_0_out_carry__11_i_6__1_n_0\
    );
\p_0_out_carry__11_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      O => \p_0_out_carry__11_i_7__1_n_0\
    );
\p_0_out_carry__11_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      O => \p_0_out_carry__11_i_8__1_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5__1_n_0\,
      S(2) => \p_0_out_carry__12_i_6__1_n_0\,
      S(1) => \p_0_out_carry__12_i_7__1_n_0\,
      S(0) => \p_0_out_carry__12_i_8__1_n_0\
    );
\p_0_out_carry__12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      O => \p_0_out_carry__12_i_5__1_n_0\
    );
\p_0_out_carry__12_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      O => \p_0_out_carry__12_i_6__1_n_0\
    );
\p_0_out_carry__12_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      O => \p_0_out_carry__12_i_7__1_n_0\
    );
\p_0_out_carry__12_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      O => \p_0_out_carry__12_i_8__1_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5__1_n_0\,
      S(2) => \p_0_out_carry__13_i_6__1_n_0\,
      S(1) => \p_0_out_carry__13_i_7__1_n_0\,
      S(0) => \p_0_out_carry__13_i_8__1_n_0\
    );
\p_0_out_carry__13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      O => \p_0_out_carry__13_i_5__1_n_0\
    );
\p_0_out_carry__13_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      O => \p_0_out_carry__13_i_6__1_n_0\
    );
\p_0_out_carry__13_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      O => \p_0_out_carry__13_i_7__1_n_0\
    );
\p_0_out_carry__13_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      O => \p_0_out_carry__13_i_8__1_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4__1_n_0\,
      S(1) => \p_0_out_carry__14_i_5__1_n_0\,
      S(0) => \p_0_out_carry__14_i_6__1_n_0\
    );
\p_0_out_carry__14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      O => \p_0_out_carry__14_i_4__1_n_0\
    );
\p_0_out_carry__14_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      O => \p_0_out_carry__14_i_5__1_n_0\
    );
\p_0_out_carry__14_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      O => \p_0_out_carry__14_i_6__1_n_0\
    );
\p_0_out_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(11),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(10),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(9),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(8),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(11),
      O => \p_0_out_carry__1_i_5__1_n_0\
    );
\p_0_out_carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(10),
      O => \p_0_out_carry__1_i_6__1_n_0\
    );
\p_0_out_carry__1_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(9),
      O => \p_0_out_carry__1_i_7__1_n_0\
    );
\p_0_out_carry__1_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(8),
      O => \p_0_out_carry__1_i_8__1_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5__1_n_0\,
      S(2) => \p_0_out_carry__2_i_6__1_n_0\,
      S(1) => \p_0_out_carry__2_i_7__1_n_0\,
      S(0) => \p_0_out_carry__2_i_8__1_n_0\
    );
\p_0_out_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(15),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(14),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(13),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(12),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(15),
      O => \p_0_out_carry__2_i_5__1_n_0\
    );
\p_0_out_carry__2_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(14),
      O => \p_0_out_carry__2_i_6__1_n_0\
    );
\p_0_out_carry__2_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(13),
      O => \p_0_out_carry__2_i_7__1_n_0\
    );
\p_0_out_carry__2_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(12),
      O => \p_0_out_carry__2_i_8__1_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5__1_n_0\,
      S(2) => \p_0_out_carry__3_i_6__1_n_0\,
      S(1) => \p_0_out_carry__3_i_7__1_n_0\,
      S(0) => \p_0_out_carry__3_i_8__1_n_0\
    );
\p_0_out_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(19),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(18),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(17),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(16),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(19),
      O => \p_0_out_carry__3_i_5__1_n_0\
    );
\p_0_out_carry__3_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(18),
      O => \p_0_out_carry__3_i_6__1_n_0\
    );
\p_0_out_carry__3_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(17),
      O => \p_0_out_carry__3_i_7__1_n_0\
    );
\p_0_out_carry__3_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(16),
      O => \p_0_out_carry__3_i_8__1_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5__1_n_0\,
      S(2) => \p_0_out_carry__4_i_6__1_n_0\,
      S(1) => \p_0_out_carry__4_i_7__1_n_0\,
      S(0) => \p_0_out_carry__4_i_8__1_n_0\
    );
\p_0_out_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(23),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(22),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(21),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(20),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(23),
      O => \p_0_out_carry__4_i_5__1_n_0\
    );
\p_0_out_carry__4_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(22),
      O => \p_0_out_carry__4_i_6__1_n_0\
    );
\p_0_out_carry__4_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(21),
      O => \p_0_out_carry__4_i_7__1_n_0\
    );
\p_0_out_carry__4_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(20),
      O => \p_0_out_carry__4_i_8__1_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5__1_n_0\,
      S(2) => \p_0_out_carry__5_i_6__1_n_0\,
      S(1) => \p_0_out_carry__5_i_7__1_n_0\,
      S(0) => \p_0_out_carry__5_i_8__1_n_0\
    );
\p_0_out_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(27),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(26),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(25),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(24),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(27),
      O => \p_0_out_carry__5_i_5__1_n_0\
    );
\p_0_out_carry__5_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(26),
      O => \p_0_out_carry__5_i_6__1_n_0\
    );
\p_0_out_carry__5_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(25),
      O => \p_0_out_carry__5_i_7__1_n_0\
    );
\p_0_out_carry__5_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(24),
      O => \p_0_out_carry__5_i_8__1_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5__1_n_0\,
      S(2) => \p_0_out_carry__6_i_6__1_n_0\,
      S(1) => \p_0_out_carry__6_i_7__1_n_0\,
      S(0) => \p_0_out_carry__6_i_8__1_n_0\
    );
\p_0_out_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(31),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(30),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(29),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(28),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__1_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(31),
      O => \p_0_out_carry__6_i_5__1_n_0\
    );
\p_0_out_carry__6_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(30),
      O => \p_0_out_carry__6_i_6__1_n_0\
    );
\p_0_out_carry__6_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(29),
      O => \p_0_out_carry__6_i_7__1_n_0\
    );
\p_0_out_carry__6_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(28),
      O => \p_0_out_carry__6_i_8__1_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4__1_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5__1_n_0\,
      S(2) => \p_0_out_carry__7_i_6__1_n_0\,
      S(1) => \p_0_out_carry__7_i_7__1_n_0\,
      S(0) => \p_0_out_carry__7_i_8__1_n_0\
    );
\p_0_out_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4__1_n_0\,
      O => \p_0_out_carry__7_i_4__1_n_0\
    );
\p_0_out_carry__7_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      O => \p_0_out_carry__7_i_5__1_n_0\
    );
\p_0_out_carry__7_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      O => \p_0_out_carry__7_i_6__1_n_0\
    );
\p_0_out_carry__7_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      O => \p_0_out_carry__7_i_7__1_n_0\
    );
\p_0_out_carry__7_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__1_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(32),
      O => \p_0_out_carry__7_i_8__1_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5__1_n_0\,
      S(2) => \p_0_out_carry__8_i_6__1_n_0\,
      S(1) => \p_0_out_carry__8_i_7__1_n_0\,
      S(0) => \p_0_out_carry__8_i_8__1_n_0\
    );
\p_0_out_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      O => \p_0_out_carry__8_i_5__1_n_0\
    );
\p_0_out_carry__8_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      O => \p_0_out_carry__8_i_6__1_n_0\
    );
\p_0_out_carry__8_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      O => \p_0_out_carry__8_i_7__1_n_0\
    );
\p_0_out_carry__8_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      O => \p_0_out_carry__8_i_8__1_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5__1_n_0\,
      S(2) => \p_0_out_carry__9_i_6__1_n_0\,
      S(1) => \p_0_out_carry__9_i_7__1_n_0\,
      S(0) => \p_0_out_carry__9_i_8__1_n_0\
    );
\p_0_out_carry__9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      O => \p_0_out_carry__9_i_5__1_n_0\
    );
\p_0_out_carry__9_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      O => \p_0_out_carry__9_i_6__1_n_0\
    );
\p_0_out_carry__9_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      O => \p_0_out_carry__9_i_7__1_n_0\
    );
\p_0_out_carry__9_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      O => \p_0_out_carry__9_i_8__1_n_0\
    );
\p_0_out_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(3),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(3)
    );
\p_0_out_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(2),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(2)
    );
\p_0_out_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(1),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(1)
    );
\p_0_out_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(0),
      I1 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      O => \v[tmp2]\(0)
    );
\p_0_out_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(3),
      O => \p_0_out_carry_i_5__1_n_0\
    );
\p_0_out_carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(2),
      O => \p_0_out_carry_i_6__1_n_0\
    );
\p_0_out_carry_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(1),
      O => \p_0_out_carry_i_7__1_n_0\
    );
\p_0_out_carry_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__1_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__1_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(0),
      O => \p_0_out_carry_i_8__1_n_0\
    );
\pgZFF_X0_quad[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2__1_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__1_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
\s_trigger_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2__1_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_9 is
  port (
    Mul_Ready : out STD_LOGIC;
    Mul_stage_over_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X0_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_Y1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X2_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pgZFF_X1_quad_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger_reg : out STD_LOGIC;
    \pgZFF_X0_quad_reg[61]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_X2_reg[30]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ZFF_Y1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Mul_stage_over : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_trigger : in STD_LOGIC;
    \q_reg_reg[2]\ : in STD_LOGIC;
    state_reg_reg : in STD_LOGIC;
    \q_reg_reg[1]\ : in STD_LOGIC;
    \q_reg_reg__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ZFF_Y2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ZFF_X0_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_9 : entity is "multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_9 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^mul_ready\ : STD_LOGIC;
  signal \ShiftAdd.r[EN]_i_1__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[counter][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][10]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][11]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][12]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][13]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][14]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][15]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][16]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][17]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][18]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][19]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][20]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][21]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][22]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][23]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][24]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][25]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][26]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][27]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][28]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][29]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][4]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][5]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_4__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][62]_i_5__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][6]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][8]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp1][9]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_1__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmp2][62]_i_4__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][10]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][11]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][12]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][13]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][14]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][15]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][16]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][17]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][18]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][19]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][20]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][21]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][22]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][23]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][24]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][25]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][26]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][27]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][28]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][29]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][2]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][30]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_10__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_4__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_5__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_6__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_7__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_8__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][31]_i_9__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][3]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][4]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][5]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][6]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][7]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][8]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r[tmpA][9]_i_3__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[EN]__0\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][0]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][1]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][2]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][3]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][4]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[counter_n_0_][5]\ : STD_LOGIC;
  signal \ShiftAdd.r_reg[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \ShiftAdd.r_reg[tmp2]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \ShiftAdd.r_reg[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ShiftAdd.sr_recalc_i_2__2_n_0\ : STD_LOGIC;
  signal \ShiftAdd.sr_recalc_i_3__2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal p_0_in1_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \p_0_out_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__10_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__11_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__12_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__13_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__14_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__1_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__2_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__3_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__4_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__5_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__6_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_4__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__7_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__8_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_i_8__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_0\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_1\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__9_n_3\ : STD_LOGIC;
  signal \p_0_out_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \p_0_out_carry_i_8__2_n_0\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal \rin[counter]0_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_READY0_out : STD_LOGIC;
  signal sr_recalc : STD_LOGIC;
  signal \v[tmp1]\ : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \v[tmp2]\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \v[tmpA]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_p_0_out_carry__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][1]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][2]_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][3]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ShiftAdd.r[counter][4]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][30]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][31]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][32]_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][33]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][34]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][35]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][36]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][37]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][38]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][39]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][40]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][41]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][42]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][43]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][44]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][45]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][47]_i_1__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][48]_i_1__2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][49]_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][50]_i_1__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][51]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][52]_i_1__2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][53]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][54]_i_1__2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][55]_i_1__2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][56]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][57]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][58]_i_1__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][59]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][60]_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][61]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp1][62]_i_4__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][61]_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmp2][62]_i_2__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ShiftAdd.r[tmpA][31]_i_6__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \pgZFF_X0_quad[61]_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \pgZFF_X1_quad[61]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pgZFF_Y1_quad[61]_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \s_trigger_i_1__2\ : label is "soft_lutpair0";
begin
  E(0) <= \^e\(0);
  Mul_Ready <= \^mul_ready\;
\Mul_stage_over_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Mul_stage_over,
      I1 => \slv_reg15_reg[0]\(0),
      I2 => \^e\(0),
      O => Mul_stage_over_reg
    );
\ShiftAdd.RES_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(30),
      Q => \pgZFF_X0_quad_reg[61]\(0)
    );
\ShiftAdd.RES_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(31),
      Q => \pgZFF_X0_quad_reg[61]\(1)
    );
\ShiftAdd.RES_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(32),
      Q => \pgZFF_X0_quad_reg[61]\(2)
    );
\ShiftAdd.RES_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(33),
      Q => \pgZFF_X0_quad_reg[61]\(3)
    );
\ShiftAdd.RES_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(34),
      Q => \pgZFF_X0_quad_reg[61]\(4)
    );
\ShiftAdd.RES_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(35),
      Q => \pgZFF_X0_quad_reg[61]\(5)
    );
\ShiftAdd.RES_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(36),
      Q => \pgZFF_X0_quad_reg[61]\(6)
    );
\ShiftAdd.RES_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(37),
      Q => \pgZFF_X0_quad_reg[61]\(7)
    );
\ShiftAdd.RES_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(38),
      Q => \pgZFF_X0_quad_reg[61]\(8)
    );
\ShiftAdd.RES_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(39),
      Q => \pgZFF_X0_quad_reg[61]\(9)
    );
\ShiftAdd.RES_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(40),
      Q => \pgZFF_X0_quad_reg[61]\(10)
    );
\ShiftAdd.RES_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(41),
      Q => \pgZFF_X0_quad_reg[61]\(11)
    );
\ShiftAdd.RES_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(42),
      Q => \pgZFF_X0_quad_reg[61]\(12)
    );
\ShiftAdd.RES_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(43),
      Q => \pgZFF_X0_quad_reg[61]\(13)
    );
\ShiftAdd.RES_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(44),
      Q => \pgZFF_X0_quad_reg[61]\(14)
    );
\ShiftAdd.RES_reg[45]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(45),
      Q => \pgZFF_X0_quad_reg[61]\(15)
    );
\ShiftAdd.RES_reg[46]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(46),
      Q => \pgZFF_X0_quad_reg[61]\(16)
    );
\ShiftAdd.RES_reg[47]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(47),
      Q => \pgZFF_X0_quad_reg[61]\(17)
    );
\ShiftAdd.RES_reg[48]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(48),
      Q => \pgZFF_X0_quad_reg[61]\(18)
    );
\ShiftAdd.RES_reg[49]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(49),
      Q => \pgZFF_X0_quad_reg[61]\(19)
    );
\ShiftAdd.RES_reg[50]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(50),
      Q => \pgZFF_X0_quad_reg[61]\(20)
    );
\ShiftAdd.RES_reg[51]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(51),
      Q => \pgZFF_X0_quad_reg[61]\(21)
    );
\ShiftAdd.RES_reg[52]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(52),
      Q => \pgZFF_X0_quad_reg[61]\(22)
    );
\ShiftAdd.RES_reg[53]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(53),
      Q => \pgZFF_X0_quad_reg[61]\(23)
    );
\ShiftAdd.RES_reg[54]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(54),
      Q => \pgZFF_X0_quad_reg[61]\(24)
    );
\ShiftAdd.RES_reg[55]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(55),
      Q => \pgZFF_X0_quad_reg[61]\(25)
    );
\ShiftAdd.RES_reg[56]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(56),
      Q => \pgZFF_X0_quad_reg[61]\(26)
    );
\ShiftAdd.RES_reg[57]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(57),
      Q => \pgZFF_X0_quad_reg[61]\(27)
    );
\ShiftAdd.RES_reg[58]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(58),
      Q => \pgZFF_X0_quad_reg[61]\(28)
    );
\ShiftAdd.RES_reg[59]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(59),
      Q => \pgZFF_X0_quad_reg[61]\(29)
    );
\ShiftAdd.RES_reg[60]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(60),
      Q => \pgZFF_X0_quad_reg[61]\(30)
    );
\ShiftAdd.RES_reg[61]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => \ShiftAdd.r_reg[tmp1]\(61),
      Q => \pgZFF_X0_quad_reg[61]\(31)
    );
\ShiftAdd.r[EN]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \ShiftAdd.r_reg[EN]__0\,
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => sr_recalc,
      I3 => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\,
      O => \ShiftAdd.r[EN]_i_1__2_n_0\
    );
\ShiftAdd.r[counter][0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(0)
    );
\ShiftAdd.r[counter][1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      O => \ShiftAdd.r[counter][1]_i_1__2_n_0\
    );
\ShiftAdd.r[counter][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(2)
    );
\ShiftAdd.r[counter][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      O => \rin[counter]0_in\(3)
    );
\ShiftAdd.r[counter][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      O => \rin[counter]0_in\(4)
    );
\ShiftAdd.r[counter][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      O => \rin[counter]0_in\(5)
    );
\ShiftAdd.r[tmp1][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(1),
      I4 => \ShiftAdd.r[tmp1][0]_i_2__2_n_0\,
      O => \v[tmp1]\(1)
    );
\ShiftAdd.r[tmp1][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][0]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(11),
      I4 => \ShiftAdd.r[tmp1][10]_i_2__2_n_0\,
      O => \v[tmp1]\(11)
    );
\ShiftAdd.r[tmp1][10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][10]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][10]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(11),
      I1 => \ZFF_X2_reg[30]\(5),
      I2 => \out\(1),
      I3 => Q(5),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][10]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(12),
      I4 => \ShiftAdd.r[tmp1][11]_i_2__2_n_0\,
      O => \v[tmp1]\(12)
    );
\ShiftAdd.r[tmp1][11]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][11]_i_3__2_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \ZFF_X0_reg[31]\(6),
      I4 => \out\(2),
      I5 => \ZFF_Y2_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(6),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(6),
      I5 => \ZFF_Y1_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][11]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(13),
      I4 => \ShiftAdd.r[tmp1][12]_i_2__2_n_0\,
      O => \v[tmp1]\(13)
    );
\ShiftAdd.r[tmp1][12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][12]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][12]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(13),
      I1 => \ZFF_X2_reg[30]\(7),
      I2 => \out\(1),
      I3 => Q(7),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(7),
      O => \ShiftAdd.r[tmp1][12]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(14),
      I4 => \ShiftAdd.r[tmp1][13]_i_2__2_n_0\,
      O => \v[tmp1]\(14)
    );
\ShiftAdd.r[tmp1][13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][13]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][13]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(14),
      I1 => \ZFF_X2_reg[30]\(8),
      I2 => \out\(1),
      I3 => Q(8),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(8),
      O => \ShiftAdd.r[tmp1][13]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(15),
      I4 => \ShiftAdd.r[tmp1][14]_i_2__2_n_0\,
      O => \v[tmp1]\(15)
    );
\ShiftAdd.r[tmp1][14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][14]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][14]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(15),
      I1 => \ZFF_X2_reg[30]\(9),
      I2 => \out\(1),
      I3 => Q(9),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][14]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(16),
      I4 => \ShiftAdd.r[tmp1][15]_i_2__2_n_0\,
      O => \v[tmp1]\(16)
    );
\ShiftAdd.r[tmp1][15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][15]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][15]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(16),
      I1 => \ZFF_X2_reg[30]\(10),
      I2 => \out\(1),
      I3 => Q(10),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(10),
      O => \ShiftAdd.r[tmp1][15]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(17),
      I4 => \ShiftAdd.r[tmp1][16]_i_2__2_n_0\,
      O => \v[tmp1]\(17)
    );
\ShiftAdd.r[tmp1][16]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][16]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][16]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(17),
      I1 => \ZFF_X2_reg[30]\(11),
      I2 => \out\(1),
      I3 => Q(11),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(11),
      O => \ShiftAdd.r[tmp1][16]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(18),
      I4 => \ShiftAdd.r[tmp1][17]_i_2__2_n_0\,
      O => \v[tmp1]\(18)
    );
\ShiftAdd.r[tmp1][17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][17]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][17]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(18),
      I1 => \ZFF_X2_reg[30]\(12),
      I2 => \out\(1),
      I3 => Q(12),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(12),
      O => \ShiftAdd.r[tmp1][17]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(19),
      I4 => \ShiftAdd.r[tmp1][18]_i_2__2_n_0\,
      O => \v[tmp1]\(19)
    );
\ShiftAdd.r[tmp1][18]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][18]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][18]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][18]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(19),
      I1 => \ZFF_X2_reg[30]\(13),
      I2 => \out\(1),
      I3 => Q(13),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(13),
      O => \ShiftAdd.r[tmp1][18]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(20),
      I4 => \ShiftAdd.r[tmp1][19]_i_2__2_n_0\,
      O => \v[tmp1]\(20)
    );
\ShiftAdd.r[tmp1][19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][19]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][19]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(20),
      I1 => \ZFF_X2_reg[30]\(14),
      I2 => \out\(1),
      I3 => Q(14),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(14),
      O => \ShiftAdd.r[tmp1][19]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(2),
      I4 => \ShiftAdd.r[tmp1][1]_i_2__2_n_0\,
      O => \v[tmp1]\(2)
    );
\ShiftAdd.r[tmp1][1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][1]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(21),
      I4 => \ShiftAdd.r[tmp1][20]_i_2__2_n_0\,
      O => \v[tmp1]\(21)
    );
\ShiftAdd.r[tmp1][20]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][20]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][20]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][20]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(21),
      I1 => \ZFF_X2_reg[30]\(15),
      I2 => \out\(1),
      I3 => Q(15),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(15),
      O => \ShiftAdd.r[tmp1][20]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(22),
      I4 => \ShiftAdd.r[tmp1][21]_i_2__2_n_0\,
      O => \v[tmp1]\(22)
    );
\ShiftAdd.r[tmp1][21]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][21]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][21]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][21]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(22),
      I1 => \ZFF_X2_reg[30]\(16),
      I2 => \out\(1),
      I3 => Q(16),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(16),
      O => \ShiftAdd.r[tmp1][21]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(23),
      I4 => \ShiftAdd.r[tmp1][22]_i_2__2_n_0\,
      O => \v[tmp1]\(23)
    );
\ShiftAdd.r[tmp1][22]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][22]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][22]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(23),
      I1 => \ZFF_X2_reg[30]\(17),
      I2 => \out\(1),
      I3 => Q(17),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(17),
      O => \ShiftAdd.r[tmp1][22]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(24),
      I4 => \ShiftAdd.r[tmp1][23]_i_2__2_n_0\,
      O => \v[tmp1]\(24)
    );
\ShiftAdd.r[tmp1][23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(24),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][23]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][23]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(24),
      I1 => \ZFF_X2_reg[30]\(18),
      I2 => \out\(1),
      I3 => Q(18),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(18),
      O => \ShiftAdd.r[tmp1][23]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(25),
      I4 => \ShiftAdd.r[tmp1][24]_i_2__2_n_0\,
      O => \v[tmp1]\(25)
    );
\ShiftAdd.r[tmp1][24]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][24]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][24]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(25),
      I1 => \ZFF_X2_reg[30]\(19),
      I2 => \out\(1),
      I3 => Q(19),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(19),
      O => \ShiftAdd.r[tmp1][24]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(26),
      I4 => \ShiftAdd.r[tmp1][25]_i_2__2_n_0\,
      O => \v[tmp1]\(26)
    );
\ShiftAdd.r[tmp1][25]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][25]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][25]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][25]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(26),
      I1 => \ZFF_X2_reg[30]\(20),
      I2 => \out\(1),
      I3 => Q(20),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(20),
      O => \ShiftAdd.r[tmp1][25]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(27),
      I4 => \ShiftAdd.r[tmp1][26]_i_2__2_n_0\,
      O => \v[tmp1]\(27)
    );
\ShiftAdd.r[tmp1][26]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][26]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][26]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][26]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(27),
      I1 => \ZFF_X2_reg[30]\(21),
      I2 => \out\(1),
      I3 => Q(21),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(21),
      O => \ShiftAdd.r[tmp1][26]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(28),
      I4 => \ShiftAdd.r[tmp1][27]_i_2__2_n_0\,
      O => \v[tmp1]\(28)
    );
\ShiftAdd.r[tmp1][27]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][27]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][27]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][27]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(28),
      I1 => \ZFF_X2_reg[30]\(22),
      I2 => \out\(1),
      I3 => Q(22),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(22),
      O => \ShiftAdd.r[tmp1][27]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(29),
      I4 => \ShiftAdd.r[tmp1][28]_i_2__2_n_0\,
      O => \v[tmp1]\(29)
    );
\ShiftAdd.r[tmp1][28]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(29),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][28]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][28]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][28]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(29),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][28]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(30),
      I4 => \ShiftAdd.r[tmp1][29]_i_2__2_n_0\,
      O => \v[tmp1]\(30)
    );
\ShiftAdd.r[tmp1][29]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(30),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][29]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][29]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][29]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_Y1_reg[31]\(30),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_X2_reg[30]\(23),
      O => \ShiftAdd.r[tmp1][29]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(3),
      I4 => \ShiftAdd.r[tmp1][2]_i_2__2_n_0\,
      O => \v[tmp1]\(3)
    );
\ShiftAdd.r[tmp1][2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(3),
      O => \ShiftAdd.r[tmp1][2]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(31),
      O => \v[tmp1]\(31)
    );
\ShiftAdd.r[tmp1][31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(32),
      O => \v[tmp1]\(32)
    );
\ShiftAdd.r[tmp1][32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(33),
      O => \v[tmp1]\(33)
    );
\ShiftAdd.r[tmp1][33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(34),
      O => \v[tmp1]\(34)
    );
\ShiftAdd.r[tmp1][34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(35),
      O => \v[tmp1]\(35)
    );
\ShiftAdd.r[tmp1][35]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(36),
      O => \v[tmp1]\(36)
    );
\ShiftAdd.r[tmp1][36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(37),
      O => \v[tmp1]\(37)
    );
\ShiftAdd.r[tmp1][37]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(38),
      O => \v[tmp1]\(38)
    );
\ShiftAdd.r[tmp1][38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(39),
      O => \v[tmp1]\(39)
    );
\ShiftAdd.r[tmp1][39]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(40),
      O => \v[tmp1]\(40)
    );
\ShiftAdd.r[tmp1][3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(4),
      I4 => \ShiftAdd.r[tmp1][3]_i_2__2_n_0\,
      O => \v[tmp1]\(4)
    );
\ShiftAdd.r[tmp1][3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][3]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(41),
      O => \v[tmp1]\(41)
    );
\ShiftAdd.r[tmp1][41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(42),
      O => \v[tmp1]\(42)
    );
\ShiftAdd.r[tmp1][42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(43),
      O => \v[tmp1]\(43)
    );
\ShiftAdd.r[tmp1][43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(44),
      O => \v[tmp1]\(44)
    );
\ShiftAdd.r[tmp1][44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(45),
      O => \v[tmp1]\(45)
    );
\ShiftAdd.r[tmp1][45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(46),
      O => \v[tmp1]\(46)
    );
\ShiftAdd.r[tmp1][46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(47),
      O => \v[tmp1]\(47)
    );
\ShiftAdd.r[tmp1][47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(48),
      O => \v[tmp1]\(48)
    );
\ShiftAdd.r[tmp1][48]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(49),
      O => \v[tmp1]\(49)
    );
\ShiftAdd.r[tmp1][49]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(50),
      O => \v[tmp1]\(50)
    );
\ShiftAdd.r[tmp1][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(5),
      I4 => \ShiftAdd.r[tmp1][4]_i_2__2_n_0\,
      O => \v[tmp1]\(5)
    );
\ShiftAdd.r[tmp1][4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(5),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(5),
      O => \ShiftAdd.r[tmp1][4]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][50]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(51),
      O => \v[tmp1]\(51)
    );
\ShiftAdd.r[tmp1][51]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(52),
      O => \v[tmp1]\(52)
    );
\ShiftAdd.r[tmp1][52]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(53),
      O => \v[tmp1]\(53)
    );
\ShiftAdd.r[tmp1][53]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(54),
      O => \v[tmp1]\(54)
    );
\ShiftAdd.r[tmp1][54]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(55),
      O => \v[tmp1]\(55)
    );
\ShiftAdd.r[tmp1][55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(56),
      O => \v[tmp1]\(56)
    );
\ShiftAdd.r[tmp1][56]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(57),
      O => \v[tmp1]\(57)
    );
\ShiftAdd.r[tmp1][57]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(58),
      O => \v[tmp1]\(58)
    );
\ShiftAdd.r[tmp1][58]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(59),
      O => \v[tmp1]\(59)
    );
\ShiftAdd.r[tmp1][59]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(60),
      O => \v[tmp1]\(60)
    );
\ShiftAdd.r[tmp1][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(6),
      I4 => \ShiftAdd.r[tmp1][5]_i_2__2_n_0\,
      O => \v[tmp1]\(6)
    );
\ShiftAdd.r[tmp1][5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][5]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][5]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(6),
      I1 => \ZFF_X2_reg[30]\(0),
      I2 => \out\(1),
      I3 => Q(0),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(0),
      O => \ShiftAdd.r[tmp1][5]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][60]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(61),
      O => \v[tmp1]\(61)
    );
\ShiftAdd.r[tmp1][61]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(62),
      O => \v[tmp1]\(62)
    );
\ShiftAdd.r[tmp1][62]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I1 => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(63),
      O => \v[tmp1]\(63)
    );
\ShiftAdd.r[tmp1][62]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I1 => \out\(8),
      I2 => \out\(24),
      I3 => \out\(10),
      I4 => \ShiftAdd.r[tmpA][31]_i_7__2_n_0\,
      I5 => \ShiftAdd.r[tmp1][62]_i_4__2_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(31),
      I3 => \out\(2),
      I4 => \ShiftAdd.r[tmp1][62]_i_5__2_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(25),
      I2 => \out\(29),
      I3 => \out\(22),
      I4 => \ShiftAdd.r[tmpA][31]_i_5__2_n_0\,
      O => \ShiftAdd.r[tmp1][62]_i_4__2_n_0\
    );
\ShiftAdd.r[tmp1][62]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => Q(23),
      I1 => \ZFF_X0_reg[31]\(23),
      I2 => \ZFF_X2_reg[30]\(23),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \ZFF_Y1_reg[31]\(31),
      O => \ShiftAdd.r[tmp1][62]_i_5__2_n_0\
    );
\ShiftAdd.r[tmp1][63]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(0),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(0)
    );
\ShiftAdd.r[tmp1][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(7),
      I4 => \ShiftAdd.r[tmp1][6]_i_2__2_n_0\,
      O => \v[tmp1]\(7)
    );
\ShiftAdd.r[tmp1][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][6]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][6]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(7),
      I1 => \ZFF_X2_reg[30]\(1),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(1),
      O => \ShiftAdd.r[tmp1][6]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(8),
      I4 => \ShiftAdd.r[tmp1][7]_i_2__2_n_0\,
      O => \v[tmp1]\(8)
    );
\ShiftAdd.r[tmp1][7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][7]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][7]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(8),
      I1 => \ZFF_X2_reg[30]\(2),
      I2 => \out\(1),
      I3 => Q(2),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(2),
      O => \ShiftAdd.r[tmp1][7]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(9),
      I4 => \ShiftAdd.r[tmp1][8]_i_2__2_n_0\,
      O => \v[tmp1]\(9)
    );
\ShiftAdd.r[tmp1][8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ZFF_Y2_reg[31]\(9),
      I3 => \out\(2),
      I4 => \ZFF_X0_reg[31]\(3),
      I5 => \ShiftAdd.r[tmp1][8]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][8]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => Q(3),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_X2_reg[30]\(3),
      I5 => \ZFF_Y1_reg[31]\(9),
      O => \ShiftAdd.r[tmp1][8]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp1]\(10),
      I4 => \ShiftAdd.r[tmp1][9]_i_2__2_n_0\,
      O => \v[tmp1]\(10)
    );
\ShiftAdd.r[tmp1][9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmp1][9]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp1][9]_i_2__2_n_0\
    );
\ShiftAdd.r[tmp1][9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ZFF_Y1_reg[31]\(10),
      I1 => \ZFF_X2_reg[30]\(4),
      I2 => \out\(1),
      I3 => Q(4),
      I4 => \out\(0),
      I5 => \ZFF_X0_reg[31]\(4),
      O => \ShiftAdd.r[tmp1][9]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp2][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(1),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(1)
    );
\ShiftAdd.r[tmp2][10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(11),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(11)
    );
\ShiftAdd.r[tmp2][11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(12),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(12)
    );
\ShiftAdd.r[tmp2][12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(13),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(13)
    );
\ShiftAdd.r[tmp2][13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(14),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(14)
    );
\ShiftAdd.r[tmp2][14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(15),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(15)
    );
\ShiftAdd.r[tmp2][15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(16),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(16)
    );
\ShiftAdd.r[tmp2][16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(17),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(17)
    );
\ShiftAdd.r[tmp2][17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(18),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(18)
    );
\ShiftAdd.r[tmp2][18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(19),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(19)
    );
\ShiftAdd.r[tmp2][19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(20),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(20)
    );
\ShiftAdd.r[tmp2][1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(2),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(2)
    );
\ShiftAdd.r[tmp2][20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(21),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(21)
    );
\ShiftAdd.r[tmp2][21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(22),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(22)
    );
\ShiftAdd.r[tmp2][22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(23),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(23)
    );
\ShiftAdd.r[tmp2][23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(24),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(24)
    );
\ShiftAdd.r[tmp2][24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(25),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(25)
    );
\ShiftAdd.r[tmp2][25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(26),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(26)
    );
\ShiftAdd.r[tmp2][26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(27),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(27)
    );
\ShiftAdd.r[tmp2][27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(28),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(28)
    );
\ShiftAdd.r[tmp2][28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(29),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(29)
    );
\ShiftAdd.r[tmp2][29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(30),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(30)
    );
\ShiftAdd.r[tmp2][2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(3),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(3)
    );
\ShiftAdd.r[tmp2][30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(31),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(31)
    );
\ShiftAdd.r[tmp2][31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(32),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(32)
    );
\ShiftAdd.r[tmp2][32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(33)
    );
\ShiftAdd.r[tmp2][33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(34)
    );
\ShiftAdd.r[tmp2][34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(35)
    );
\ShiftAdd.r[tmp2][35]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(36)
    );
\ShiftAdd.r[tmp2][36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(37)
    );
\ShiftAdd.r[tmp2][37]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(38)
    );
\ShiftAdd.r[tmp2][38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(39)
    );
\ShiftAdd.r[tmp2][39]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(40)
    );
\ShiftAdd.r[tmp2][3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(4),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(4)
    );
\ShiftAdd.r[tmp2][40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(41)
    );
\ShiftAdd.r[tmp2][41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(42)
    );
\ShiftAdd.r[tmp2][42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(43)
    );
\ShiftAdd.r[tmp2][43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(44)
    );
\ShiftAdd.r[tmp2][44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(45)
    );
\ShiftAdd.r[tmp2][45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(46)
    );
\ShiftAdd.r[tmp2][46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(47)
    );
\ShiftAdd.r[tmp2][47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(48)
    );
\ShiftAdd.r[tmp2][48]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(49)
    );
\ShiftAdd.r[tmp2][49]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(50)
    );
\ShiftAdd.r[tmp2][4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(5),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(5)
    );
\ShiftAdd.r[tmp2][50]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(51)
    );
\ShiftAdd.r[tmp2][51]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(52),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(52)
    );
\ShiftAdd.r[tmp2][52]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(53),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(53)
    );
\ShiftAdd.r[tmp2][53]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(54),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(54)
    );
\ShiftAdd.r[tmp2][54]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(55),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(55)
    );
\ShiftAdd.r[tmp2][55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(56),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(56)
    );
\ShiftAdd.r[tmp2][56]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(57),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(57)
    );
\ShiftAdd.r[tmp2][57]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(58),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(58)
    );
\ShiftAdd.r[tmp2][58]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(59),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(59)
    );
\ShiftAdd.r[tmp2][59]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(60),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(60)
    );
\ShiftAdd.r[tmp2][5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(6),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(6)
    );
\ShiftAdd.r[tmp2][60]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(61),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(61)
    );
\ShiftAdd.r[tmp2][61]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(62),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(62)
    );
\ShiftAdd.r[tmp2][62]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFFF00000000"
    )
        port map (
      I0 => s_trigger,
      I1 => \q_reg_reg[2]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[1]\,
      I4 => \q_reg_reg__0\(0),
      I5 => sr_recalc,
      O => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \p_0_out_carry__14_n_4\,
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(63)
    );
\ShiftAdd.r[tmp2][62]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A3A0A"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp1]\(0),
      I1 => \ShiftAdd.r[tmp2][62]_i_4__2_n_0\,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\
    );
\ShiftAdd.r[tmp2][62]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFF7FFF7"
    )
        port map (
      I0 => \ZFF_Y2_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ZFF_Y1_reg[31]\(0),
      O => \ShiftAdd.r[tmp2][62]_i_4__2_n_0\
    );
\ShiftAdd.r[tmp2][6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(7),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(7)
    );
\ShiftAdd.r[tmp2][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(8),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(8)
    );
\ShiftAdd.r[tmp2][8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(9),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(9)
    );
\ShiftAdd.r[tmp2][9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => \ShiftAdd.r[tmp2][62]_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(10),
      I3 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => p_0_in1_out(10)
    );
\ShiftAdd.r[tmpA][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__2_n_0\,
      O => \v[tmpA]\(0)
    );
\ShiftAdd.r[tmpA][0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(0),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][0]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(0),
      I1 => \slv_reg7_reg[31]\(0),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(0),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(0),
      O => \ShiftAdd.r[tmpA][0]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__2_n_0\,
      O => \v[tmpA]\(10)
    );
\ShiftAdd.r[tmpA][10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(10),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][10]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][10]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(10),
      I1 => \slv_reg7_reg[31]\(10),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(10),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(10),
      O => \ShiftAdd.r[tmpA][10]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__2_n_0\,
      O => \v[tmpA]\(11)
    );
\ShiftAdd.r[tmpA][11]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(11),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][11]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][11]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][11]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(11),
      I1 => \slv_reg7_reg[31]\(11),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(11),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(11),
      O => \ShiftAdd.r[tmpA][11]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__2_n_0\,
      O => \v[tmpA]\(12)
    );
\ShiftAdd.r[tmpA][12]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(12),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][12]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][12]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][12]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(12),
      I1 => \slv_reg7_reg[31]\(12),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(12),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(12),
      O => \ShiftAdd.r[tmpA][12]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__2_n_0\,
      O => \v[tmpA]\(13)
    );
\ShiftAdd.r[tmpA][13]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(13),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][13]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][13]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][13]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(13),
      I1 => \slv_reg7_reg[31]\(13),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(13),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(13),
      O => \ShiftAdd.r[tmpA][13]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__2_n_0\,
      O => \v[tmpA]\(14)
    );
\ShiftAdd.r[tmpA][14]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(14),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][14]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][14]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][14]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(14),
      I1 => \slv_reg7_reg[31]\(14),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(14),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(14),
      O => \ShiftAdd.r[tmpA][14]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__2_n_0\,
      O => \v[tmpA]\(15)
    );
\ShiftAdd.r[tmpA][15]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(15),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][15]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][15]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][15]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(15),
      I1 => \slv_reg7_reg[31]\(15),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(15),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(15),
      O => \ShiftAdd.r[tmpA][15]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__2_n_0\,
      O => \v[tmpA]\(16)
    );
\ShiftAdd.r[tmpA][16]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(16),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][16]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][16]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][16]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(16),
      I1 => \slv_reg7_reg[31]\(16),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(16),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(16),
      O => \ShiftAdd.r[tmpA][16]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__2_n_0\,
      O => \v[tmpA]\(17)
    );
\ShiftAdd.r[tmpA][17]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(17),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][17]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][17]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][17]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(17),
      I1 => \slv_reg7_reg[31]\(17),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(17),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(17),
      O => \ShiftAdd.r[tmpA][17]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__2_n_0\,
      O => \v[tmpA]\(18)
    );
\ShiftAdd.r[tmpA][18]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(18),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][18]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][18]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][18]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(18),
      I1 => \slv_reg7_reg[31]\(18),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(18),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(18),
      O => \ShiftAdd.r[tmpA][18]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__2_n_0\,
      O => \v[tmpA]\(19)
    );
\ShiftAdd.r[tmpA][19]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(19),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][19]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][19]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][19]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(19),
      I1 => \slv_reg7_reg[31]\(19),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(19),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(19),
      O => \ShiftAdd.r[tmpA][19]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__2_n_0\,
      O => \v[tmpA]\(1)
    );
\ShiftAdd.r[tmpA][1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(1),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][1]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][1]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(1),
      I1 => \slv_reg7_reg[31]\(1),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(1),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(1),
      O => \ShiftAdd.r[tmpA][1]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__2_n_0\,
      O => \v[tmpA]\(20)
    );
\ShiftAdd.r[tmpA][20]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(20),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][20]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][20]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][20]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(20),
      I1 => \slv_reg7_reg[31]\(20),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(20),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(20),
      O => \ShiftAdd.r[tmpA][20]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__2_n_0\,
      O => \v[tmpA]\(21)
    );
\ShiftAdd.r[tmpA][21]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(21),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][21]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][21]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][21]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(21),
      I1 => \slv_reg7_reg[31]\(21),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(21),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(21),
      O => \ShiftAdd.r[tmpA][21]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__2_n_0\,
      O => \v[tmpA]\(22)
    );
\ShiftAdd.r[tmpA][22]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(22),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][22]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][22]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][22]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(22),
      I1 => \slv_reg7_reg[31]\(22),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(22),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(22),
      O => \ShiftAdd.r[tmpA][22]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__2_n_0\,
      O => \v[tmpA]\(23)
    );
\ShiftAdd.r[tmpA][23]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(23),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][23]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][23]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][23]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(23),
      I1 => \slv_reg7_reg[31]\(23),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(23),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(23),
      O => \ShiftAdd.r[tmpA][23]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__2_n_0\,
      O => \v[tmpA]\(24)
    );
\ShiftAdd.r[tmpA][24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8AAAAAAA8AA"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][24]_i_3__2_n_0\,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \slv_reg5_reg[31]\(24),
      I4 => \out\(2),
      I5 => \slv_reg9_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][24]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAFABFFFBAFFBFF"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg6_reg[31]\(24),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg7_reg[31]\(24),
      I5 => \slv_reg8_reg[31]\(24),
      O => \ShiftAdd.r[tmpA][24]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__2_n_0\,
      O => \v[tmpA]\(25)
    );
\ShiftAdd.r[tmpA][25]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(25),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][25]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][25]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][25]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(25),
      I1 => \slv_reg7_reg[31]\(25),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(25),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(25),
      O => \ShiftAdd.r[tmpA][25]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__2_n_0\,
      O => \v[tmpA]\(26)
    );
\ShiftAdd.r[tmpA][26]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(26),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][26]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][26]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][26]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(26),
      I1 => \slv_reg7_reg[31]\(26),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(26),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(26),
      O => \ShiftAdd.r[tmpA][26]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__2_n_0\,
      O => \v[tmpA]\(27)
    );
\ShiftAdd.r[tmpA][27]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(27),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][27]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][27]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][27]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(27),
      I1 => \slv_reg7_reg[31]\(27),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(27),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(27),
      O => \ShiftAdd.r[tmpA][27]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__2_n_0\,
      O => \v[tmpA]\(28)
    );
\ShiftAdd.r[tmpA][28]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(28),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][28]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][28]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][28]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(28),
      I1 => \slv_reg7_reg[31]\(28),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(28),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(28),
      O => \ShiftAdd.r[tmpA][28]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__2_n_0\,
      O => \v[tmpA]\(29)
    );
\ShiftAdd.r[tmpA][29]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(29),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][29]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][29]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][29]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(29),
      I1 => \slv_reg7_reg[31]\(29),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(29),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(29),
      O => \ShiftAdd.r[tmpA][29]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__2_n_0\,
      O => \v[tmpA]\(2)
    );
\ShiftAdd.r[tmpA][2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(2),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][2]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][2]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(2),
      I1 => \slv_reg7_reg[31]\(2),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(2),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(2),
      O => \ShiftAdd.r[tmpA][2]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__2_n_0\,
      O => \v[tmpA]\(30)
    );
\ShiftAdd.r[tmpA][30]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(30),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][30]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][30]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][30]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(30),
      I1 => \slv_reg7_reg[31]\(30),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(30),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(30),
      O => \ShiftAdd.r[tmpA][30]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(31),
      I1 => \slv_reg7_reg[31]\(31),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(31),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(31),
      O => \ShiftAdd.r[tmpA][31]_i_10__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__2_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      O => \v[tmpA]\(31)
    );
\ShiftAdd.r[tmpA][31]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_5__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_6__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_7__2_n_0\,
      I3 => \out\(10),
      I4 => \out\(24),
      I5 => \out\(8),
      O => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ShiftAdd.r[tmpA][31]_i_8__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_9__2_n_0\,
      I2 => \out\(20),
      I3 => \out\(31),
      I4 => \out\(7),
      I5 => \out\(13),
      O => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(31),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][31]_i_10__2_n_0\,
      O => \ShiftAdd.r[tmpA][31]_i_4__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(30),
      I1 => \out\(26),
      I2 => \out\(27),
      I3 => \out\(5),
      O => \ShiftAdd.r[tmpA][31]_i_5__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \out\(22),
      I1 => \out\(29),
      I2 => \out\(25),
      I3 => \out\(14),
      O => \ShiftAdd.r[tmpA][31]_i_6__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(17),
      I1 => \out\(11),
      I2 => \out\(23),
      I3 => \out\(6),
      O => \ShiftAdd.r[tmpA][31]_i_7__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(15),
      I2 => \out\(12),
      I3 => \out\(3),
      I4 => \out\(18),
      I5 => \out\(19),
      O => \ShiftAdd.r[tmpA][31]_i_8__2_n_0\
    );
\ShiftAdd.r[tmpA][31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \out\(21),
      I1 => \out\(16),
      I2 => \out\(28),
      I3 => \out\(4),
      O => \ShiftAdd.r[tmpA][31]_i_9__2_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__2_n_0\,
      O => \v[tmpA]\(3)
    );
\ShiftAdd.r[tmpA][3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(3),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][3]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][3]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(3),
      I1 => \slv_reg7_reg[31]\(3),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(3),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(3),
      O => \ShiftAdd.r[tmpA][3]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__2_n_0\,
      O => \v[tmpA]\(4)
    );
\ShiftAdd.r[tmpA][4]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(4),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][4]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][4]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(4),
      I1 => \slv_reg7_reg[31]\(4),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(4),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(4),
      O => \ShiftAdd.r[tmpA][4]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__2_n_0\,
      O => \v[tmpA]\(5)
    );
\ShiftAdd.r[tmpA][5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \slv_reg9_reg[31]\(5),
      I3 => \out\(2),
      I4 => \slv_reg5_reg[31]\(5),
      I5 => \ShiftAdd.r[tmpA][5]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][5]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5450540004500400"
    )
        port map (
      I0 => \out\(2),
      I1 => \slv_reg6_reg[31]\(5),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \slv_reg7_reg[31]\(5),
      I5 => \slv_reg8_reg[31]\(5),
      O => \ShiftAdd.r[tmpA][5]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__2_n_0\,
      O => \v[tmpA]\(6)
    );
\ShiftAdd.r[tmpA][6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(6),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][6]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][6]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(6),
      I1 => \slv_reg7_reg[31]\(6),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(6),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(6),
      O => \ShiftAdd.r[tmpA][6]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__2_n_0\,
      O => \v[tmpA]\(7)
    );
\ShiftAdd.r[tmpA][7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(7),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][7]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][7]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][7]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(7),
      I1 => \slv_reg7_reg[31]\(7),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(7),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(7),
      O => \ShiftAdd.r[tmpA][7]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__2_n_0\,
      O => \v[tmpA]\(8)
    );
\ShiftAdd.r[tmpA][8]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(8),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][8]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][8]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][8]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(8),
      I1 => \slv_reg7_reg[31]\(8),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(8),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(8),
      O => \ShiftAdd.r[tmpA][8]_i_3__2_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__2_n_0\,
      O => \v[tmpA]\(9)
    );
\ShiftAdd.r[tmpA][9]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC4FFF7"
    )
        port map (
      I0 => \slv_reg9_reg[31]\(9),
      I1 => \out\(2),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => \ShiftAdd.r[tmpA][9]_i_3__2_n_0\,
      O => \ShiftAdd.r[tmpA][9]_i_2__2_n_0\
    );
\ShiftAdd.r[tmpA][9]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg8_reg[31]\(9),
      I1 => \slv_reg7_reg[31]\(9),
      I2 => \out\(1),
      I3 => \slv_reg6_reg[31]\(9),
      I4 => \out\(0),
      I5 => \slv_reg5_reg[31]\(9),
      O => \ShiftAdd.r[tmpA][9]_i_3__2_n_0\
    );
\ShiftAdd.r_reg[EN]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \ShiftAdd.r[EN]_i_1__2_n_0\,
      Q => \ShiftAdd.r_reg[EN]__0\,
      R => '0'
    );
\ShiftAdd.r_reg[counter][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(0),
      Q => \ShiftAdd.r_reg[counter_n_0_][0]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[counter][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \ShiftAdd.r[counter][1]_i_1__2_n_0\,
      Q => \ShiftAdd.r_reg[counter_n_0_][1]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[counter][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(2),
      Q => \ShiftAdd.r_reg[counter_n_0_][2]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[counter][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(3),
      Q => \ShiftAdd.r_reg[counter_n_0_][3]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[counter][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(4),
      Q => \ShiftAdd.r_reg[counter_n_0_][4]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[counter][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \rin[counter]0_in\(5),
      Q => \ShiftAdd.r_reg[counter_n_0_][5]\,
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(1),
      Q => \ShiftAdd.r_reg[tmp1]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(11),
      Q => \ShiftAdd.r_reg[tmp1]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(12),
      Q => \ShiftAdd.r_reg[tmp1]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(13),
      Q => \ShiftAdd.r_reg[tmp1]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(14),
      Q => \ShiftAdd.r_reg[tmp1]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(15),
      Q => \ShiftAdd.r_reg[tmp1]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(16),
      Q => \ShiftAdd.r_reg[tmp1]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(17),
      Q => \ShiftAdd.r_reg[tmp1]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(18),
      Q => \ShiftAdd.r_reg[tmp1]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(19),
      Q => \ShiftAdd.r_reg[tmp1]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(20),
      Q => \ShiftAdd.r_reg[tmp1]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(2),
      Q => \ShiftAdd.r_reg[tmp1]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(21),
      Q => \ShiftAdd.r_reg[tmp1]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(22),
      Q => \ShiftAdd.r_reg[tmp1]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(23),
      Q => \ShiftAdd.r_reg[tmp1]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(24),
      Q => \ShiftAdd.r_reg[tmp1]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(25),
      Q => \ShiftAdd.r_reg[tmp1]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(26),
      Q => \ShiftAdd.r_reg[tmp1]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(27),
      Q => \ShiftAdd.r_reg[tmp1]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(28),
      Q => \ShiftAdd.r_reg[tmp1]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(29),
      Q => \ShiftAdd.r_reg[tmp1]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(30),
      Q => \ShiftAdd.r_reg[tmp1]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(3),
      Q => \ShiftAdd.r_reg[tmp1]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(31),
      Q => \ShiftAdd.r_reg[tmp1]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(32),
      Q => \ShiftAdd.r_reg[tmp1]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(33),
      Q => \ShiftAdd.r_reg[tmp1]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(34),
      Q => \ShiftAdd.r_reg[tmp1]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(35),
      Q => \ShiftAdd.r_reg[tmp1]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(36),
      Q => \ShiftAdd.r_reg[tmp1]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(37),
      Q => \ShiftAdd.r_reg[tmp1]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(38),
      Q => \ShiftAdd.r_reg[tmp1]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(39),
      Q => \ShiftAdd.r_reg[tmp1]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(40),
      Q => \ShiftAdd.r_reg[tmp1]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(4),
      Q => \ShiftAdd.r_reg[tmp1]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(41),
      Q => \ShiftAdd.r_reg[tmp1]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(42),
      Q => \ShiftAdd.r_reg[tmp1]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(43),
      Q => \ShiftAdd.r_reg[tmp1]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(44),
      Q => \ShiftAdd.r_reg[tmp1]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(45),
      Q => \ShiftAdd.r_reg[tmp1]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(46),
      Q => \ShiftAdd.r_reg[tmp1]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(47),
      Q => \ShiftAdd.r_reg[tmp1]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(48),
      Q => \ShiftAdd.r_reg[tmp1]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(49),
      Q => \ShiftAdd.r_reg[tmp1]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(50),
      Q => \ShiftAdd.r_reg[tmp1]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(5),
      Q => \ShiftAdd.r_reg[tmp1]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(51),
      Q => \ShiftAdd.r_reg[tmp1]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(52),
      Q => \ShiftAdd.r_reg[tmp1]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(53),
      Q => \ShiftAdd.r_reg[tmp1]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(54),
      Q => \ShiftAdd.r_reg[tmp1]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(55),
      Q => \ShiftAdd.r_reg[tmp1]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(56),
      Q => \ShiftAdd.r_reg[tmp1]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(57),
      Q => \ShiftAdd.r_reg[tmp1]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(58),
      Q => \ShiftAdd.r_reg[tmp1]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(59),
      Q => \ShiftAdd.r_reg[tmp1]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(60),
      Q => \ShiftAdd.r_reg[tmp1]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(6),
      Q => \ShiftAdd.r_reg[tmp1]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(61),
      Q => \ShiftAdd.r_reg[tmp1]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(62),
      Q => \ShiftAdd.r_reg[tmp1]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(63),
      Q => \ShiftAdd.r_reg[tmp1]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(0),
      Q => \ShiftAdd.r_reg[tmp1]\(63),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(7),
      Q => \ShiftAdd.r_reg[tmp1]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(8),
      Q => \ShiftAdd.r_reg[tmp1]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(9),
      Q => \ShiftAdd.r_reg[tmp1]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmp1]\(10),
      Q => \ShiftAdd.r_reg[tmp1]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(1),
      Q => \ShiftAdd.r_reg[tmp2]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(11),
      Q => \ShiftAdd.r_reg[tmp2]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(12),
      Q => \ShiftAdd.r_reg[tmp2]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(13),
      Q => \ShiftAdd.r_reg[tmp2]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(14),
      Q => \ShiftAdd.r_reg[tmp2]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(15),
      Q => \ShiftAdd.r_reg[tmp2]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(16),
      Q => \ShiftAdd.r_reg[tmp2]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(17),
      Q => \ShiftAdd.r_reg[tmp2]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(18),
      Q => \ShiftAdd.r_reg[tmp2]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(19),
      Q => \ShiftAdd.r_reg[tmp2]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(20),
      Q => \ShiftAdd.r_reg[tmp2]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(2),
      Q => \ShiftAdd.r_reg[tmp2]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(21),
      Q => \ShiftAdd.r_reg[tmp2]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(22),
      Q => \ShiftAdd.r_reg[tmp2]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(23),
      Q => \ShiftAdd.r_reg[tmp2]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(24),
      Q => \ShiftAdd.r_reg[tmp2]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(25),
      Q => \ShiftAdd.r_reg[tmp2]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(26),
      Q => \ShiftAdd.r_reg[tmp2]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(27),
      Q => \ShiftAdd.r_reg[tmp2]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(28),
      Q => \ShiftAdd.r_reg[tmp2]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(29),
      Q => \ShiftAdd.r_reg[tmp2]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(30),
      Q => \ShiftAdd.r_reg[tmp2]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(3),
      Q => \ShiftAdd.r_reg[tmp2]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(31),
      Q => \ShiftAdd.r_reg[tmp2]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(32),
      Q => \ShiftAdd.r_reg[tmp2]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(33),
      Q => \ShiftAdd.r_reg[tmp2]\(32),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(34),
      Q => \ShiftAdd.r_reg[tmp2]\(33),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(35),
      Q => \ShiftAdd.r_reg[tmp2]\(34),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(36),
      Q => \ShiftAdd.r_reg[tmp2]\(35),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(37),
      Q => \ShiftAdd.r_reg[tmp2]\(36),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(38),
      Q => \ShiftAdd.r_reg[tmp2]\(37),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(39),
      Q => \ShiftAdd.r_reg[tmp2]\(38),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(40),
      Q => \ShiftAdd.r_reg[tmp2]\(39),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(4),
      Q => \ShiftAdd.r_reg[tmp2]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(41),
      Q => \ShiftAdd.r_reg[tmp2]\(40),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(42),
      Q => \ShiftAdd.r_reg[tmp2]\(41),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(43),
      Q => \ShiftAdd.r_reg[tmp2]\(42),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(44),
      Q => \ShiftAdd.r_reg[tmp2]\(43),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(45),
      Q => \ShiftAdd.r_reg[tmp2]\(44),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(46),
      Q => \ShiftAdd.r_reg[tmp2]\(45),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(47),
      Q => \ShiftAdd.r_reg[tmp2]\(46),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(48),
      Q => \ShiftAdd.r_reg[tmp2]\(47),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(49),
      Q => \ShiftAdd.r_reg[tmp2]\(48),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(50),
      Q => \ShiftAdd.r_reg[tmp2]\(49),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(5),
      Q => \ShiftAdd.r_reg[tmp2]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(51),
      Q => \ShiftAdd.r_reg[tmp2]\(50),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(52),
      Q => \ShiftAdd.r_reg[tmp2]\(51),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(53),
      Q => \ShiftAdd.r_reg[tmp2]\(52),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(54),
      Q => \ShiftAdd.r_reg[tmp2]\(53),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(55),
      Q => \ShiftAdd.r_reg[tmp2]\(54),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(56),
      Q => \ShiftAdd.r_reg[tmp2]\(55),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(57),
      Q => \ShiftAdd.r_reg[tmp2]\(56),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(58),
      Q => \ShiftAdd.r_reg[tmp2]\(57),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(59),
      Q => \ShiftAdd.r_reg[tmp2]\(58),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(60),
      Q => \ShiftAdd.r_reg[tmp2]\(59),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(6),
      Q => \ShiftAdd.r_reg[tmp2]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(61),
      Q => \ShiftAdd.r_reg[tmp2]\(60),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(62),
      Q => \ShiftAdd.r_reg[tmp2]\(61),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(63),
      Q => \ShiftAdd.r_reg[tmp2]\(62),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(7),
      Q => \ShiftAdd.r_reg[tmp2]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(8),
      Q => \ShiftAdd.r_reg[tmp2]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(9),
      Q => \ShiftAdd.r_reg[tmp2]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmp2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => p_0_in1_out(10),
      Q => \ShiftAdd.r_reg[tmp2]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(0),
      Q => \ShiftAdd.r_reg[tmpA]\(0),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(10),
      Q => \ShiftAdd.r_reg[tmpA]\(10),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(11),
      Q => \ShiftAdd.r_reg[tmpA]\(11),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(12),
      Q => \ShiftAdd.r_reg[tmpA]\(12),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(13),
      Q => \ShiftAdd.r_reg[tmpA]\(13),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(14),
      Q => \ShiftAdd.r_reg[tmpA]\(14),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(15),
      Q => \ShiftAdd.r_reg[tmpA]\(15),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(16),
      Q => \ShiftAdd.r_reg[tmpA]\(16),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(17),
      Q => \ShiftAdd.r_reg[tmpA]\(17),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(18),
      Q => \ShiftAdd.r_reg[tmpA]\(18),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(19),
      Q => \ShiftAdd.r_reg[tmpA]\(19),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(1),
      Q => \ShiftAdd.r_reg[tmpA]\(1),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(20),
      Q => \ShiftAdd.r_reg[tmpA]\(20),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(21),
      Q => \ShiftAdd.r_reg[tmpA]\(21),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(22),
      Q => \ShiftAdd.r_reg[tmpA]\(22),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(23),
      Q => \ShiftAdd.r_reg[tmpA]\(23),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(24),
      Q => \ShiftAdd.r_reg[tmpA]\(24),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(25),
      Q => \ShiftAdd.r_reg[tmpA]\(25),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(26),
      Q => \ShiftAdd.r_reg[tmpA]\(26),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(27),
      Q => \ShiftAdd.r_reg[tmpA]\(27),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(28),
      Q => \ShiftAdd.r_reg[tmpA]\(28),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(29),
      Q => \ShiftAdd.r_reg[tmpA]\(29),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(2),
      Q => \ShiftAdd.r_reg[tmpA]\(2),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(30),
      Q => \ShiftAdd.r_reg[tmpA]\(30),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(31),
      Q => \ShiftAdd.r_reg[tmpA]\(31),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(3),
      Q => \ShiftAdd.r_reg[tmpA]\(3),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(4),
      Q => \ShiftAdd.r_reg[tmpA]\(4),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(5),
      Q => \ShiftAdd.r_reg[tmpA]\(5),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(6),
      Q => \ShiftAdd.r_reg[tmpA]\(6),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(7),
      Q => \ShiftAdd.r_reg[tmpA]\(7),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(8),
      Q => \ShiftAdd.r_reg[tmpA]\(8),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.r_reg[tmpA][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sr_recalc,
      D => \v[tmpA]\(9),
      Q => \ShiftAdd.r_reg[tmpA]\(9),
      R => \ShiftAdd.r[tmp2][62]_i_1__2_n_0\
    );
\ShiftAdd.sr_READY_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      CLR => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      D => s_READY0_out,
      Q => \^mul_ready\
    );
\ShiftAdd.sr_recalc_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      I1 => sr_recalc,
      I2 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[EN]__0\,
      O => s_READY0_out
    );
\ShiftAdd.sr_recalc_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9FFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \q_reg_reg[1]\,
      I2 => state_reg_reg,
      I3 => \q_reg_reg[2]\,
      I4 => s_trigger,
      O => \ShiftAdd.sr_recalc_i_2__2_n_0\
    );
\ShiftAdd.sr_recalc_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ShiftAdd.r_reg[counter_n_0_][0]\,
      I1 => \ShiftAdd.r_reg[counter_n_0_][1]\,
      I2 => \ShiftAdd.r_reg[counter_n_0_][2]\,
      I3 => \ShiftAdd.r_reg[counter_n_0_][3]\,
      I4 => \ShiftAdd.r_reg[counter_n_0_][5]\,
      I5 => \ShiftAdd.r_reg[counter_n_0_][4]\,
      O => \ShiftAdd.sr_recalc_i_3__2_n_0\
    );
\ShiftAdd.sr_recalc_reg\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => s_READY0_out,
      D => '0',
      PRE => \ShiftAdd.sr_recalc_i_2__2_n_0\,
      Q => sr_recalc
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(3 downto 0),
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3) => \p_0_out_carry_i_5__2_n_0\,
      S(2) => \p_0_out_carry_i_6__2_n_0\,
      S(1) => \p_0_out_carry_i_7__2_n_0\,
      S(0) => \p_0_out_carry_i_8__2_n_0\
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3) => \p_0_out_carry__0_n_0\,
      CO(2) => \p_0_out_carry__0_n_1\,
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \p_0_out_carry__0_i_5__2_n_0\,
      S(2) => \p_0_out_carry__0_i_6__2_n_0\,
      S(1) => \p_0_out_carry__0_i_7__2_n_0\,
      S(0) => \p_0_out_carry__0_i_8__2_n_0\
    );
\p_0_out_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(7),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(7)
    );
\p_0_out_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(6),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(6)
    );
\p_0_out_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(5),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(5)
    );
\p_0_out_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(4),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(4)
    );
\p_0_out_carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(7),
      I4 => \ShiftAdd.r[tmpA][7]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(7),
      O => \p_0_out_carry__0_i_5__2_n_0\
    );
\p_0_out_carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(6),
      I4 => \ShiftAdd.r[tmpA][6]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(6),
      O => \p_0_out_carry__0_i_6__2_n_0\
    );
\p_0_out_carry__0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(5),
      I4 => \ShiftAdd.r[tmpA][5]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(5),
      O => \p_0_out_carry__0_i_7__2_n_0\
    );
\p_0_out_carry__0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(4),
      I4 => \ShiftAdd.r[tmpA][4]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(4),
      O => \p_0_out_carry__0_i_8__2_n_0\
    );
\p_0_out_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__0_n_0\,
      CO(3) => \p_0_out_carry__1_n_0\,
      CO(2) => \p_0_out_carry__1_n_1\,
      CO(1) => \p_0_out_carry__1_n_2\,
      CO(0) => \p_0_out_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \p_0_out_carry__1_i_5__2_n_0\,
      S(2) => \p_0_out_carry__1_i_6__2_n_0\,
      S(1) => \p_0_out_carry__1_i_7__2_n_0\,
      S(0) => \p_0_out_carry__1_i_8__2_n_0\
    );
\p_0_out_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__9_n_0\,
      CO(3) => \p_0_out_carry__10_n_0\,
      CO(2) => \p_0_out_carry__10_n_1\,
      CO(1) => \p_0_out_carry__10_n_2\,
      CO(0) => \p_0_out_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(46 downto 43),
      O(3 downto 0) => p_0_in(47 downto 44),
      S(3) => \p_0_out_carry__10_i_5__2_n_0\,
      S(2) => \p_0_out_carry__10_i_6__2_n_0\,
      S(1) => \p_0_out_carry__10_i_7__2_n_0\,
      S(0) => \p_0_out_carry__10_i_8__2_n_0\
    );
\p_0_out_carry__10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(46)
    );
\p_0_out_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(45)
    );
\p_0_out_carry__10_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(44)
    );
\p_0_out_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(43)
    );
\p_0_out_carry__10_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(46),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(47),
      O => \p_0_out_carry__10_i_5__2_n_0\
    );
\p_0_out_carry__10_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(45),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(46),
      O => \p_0_out_carry__10_i_6__2_n_0\
    );
\p_0_out_carry__10_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(44),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(45),
      O => \p_0_out_carry__10_i_7__2_n_0\
    );
\p_0_out_carry__10_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(43),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(44),
      O => \p_0_out_carry__10_i_8__2_n_0\
    );
\p_0_out_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__10_n_0\,
      CO(3) => \p_0_out_carry__11_n_0\,
      CO(2) => \p_0_out_carry__11_n_1\,
      CO(1) => \p_0_out_carry__11_n_2\,
      CO(0) => \p_0_out_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(50 downto 47),
      O(3 downto 0) => p_0_in(51 downto 48),
      S(3) => \p_0_out_carry__11_i_5__2_n_0\,
      S(2) => \p_0_out_carry__11_i_6__2_n_0\,
      S(1) => \p_0_out_carry__11_i_7__2_n_0\,
      S(0) => \p_0_out_carry__11_i_8__2_n_0\
    );
\p_0_out_carry__11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(50)
    );
\p_0_out_carry__11_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(49)
    );
\p_0_out_carry__11_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(48)
    );
\p_0_out_carry__11_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(47)
    );
\p_0_out_carry__11_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(50),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(51),
      O => \p_0_out_carry__11_i_5__2_n_0\
    );
\p_0_out_carry__11_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(49),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(50),
      O => \p_0_out_carry__11_i_6__2_n_0\
    );
\p_0_out_carry__11_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(48),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(49),
      O => \p_0_out_carry__11_i_7__2_n_0\
    );
\p_0_out_carry__11_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(47),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(48),
      O => \p_0_out_carry__11_i_8__2_n_0\
    );
\p_0_out_carry__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__11_n_0\,
      CO(3) => \p_0_out_carry__12_n_0\,
      CO(2) => \p_0_out_carry__12_n_1\,
      CO(1) => \p_0_out_carry__12_n_2\,
      CO(0) => \p_0_out_carry__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(54 downto 51),
      O(3 downto 0) => p_0_in(55 downto 52),
      S(3) => \p_0_out_carry__12_i_5__2_n_0\,
      S(2) => \p_0_out_carry__12_i_6__2_n_0\,
      S(1) => \p_0_out_carry__12_i_7__2_n_0\,
      S(0) => \p_0_out_carry__12_i_8__2_n_0\
    );
\p_0_out_carry__12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(54)
    );
\p_0_out_carry__12_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(53)
    );
\p_0_out_carry__12_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(52)
    );
\p_0_out_carry__12_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(51)
    );
\p_0_out_carry__12_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(54),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(55),
      O => \p_0_out_carry__12_i_5__2_n_0\
    );
\p_0_out_carry__12_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(53),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(54),
      O => \p_0_out_carry__12_i_6__2_n_0\
    );
\p_0_out_carry__12_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(52),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(53),
      O => \p_0_out_carry__12_i_7__2_n_0\
    );
\p_0_out_carry__12_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(51),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(52),
      O => \p_0_out_carry__12_i_8__2_n_0\
    );
\p_0_out_carry__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__12_n_0\,
      CO(3) => \p_0_out_carry__13_n_0\,
      CO(2) => \p_0_out_carry__13_n_1\,
      CO(1) => \p_0_out_carry__13_n_2\,
      CO(0) => \p_0_out_carry__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(58 downto 55),
      O(3 downto 0) => p_0_in(59 downto 56),
      S(3) => \p_0_out_carry__13_i_5__2_n_0\,
      S(2) => \p_0_out_carry__13_i_6__2_n_0\,
      S(1) => \p_0_out_carry__13_i_7__2_n_0\,
      S(0) => \p_0_out_carry__13_i_8__2_n_0\
    );
\p_0_out_carry__13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(58)
    );
\p_0_out_carry__13_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(57)
    );
\p_0_out_carry__13_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(56)
    );
\p_0_out_carry__13_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(55)
    );
\p_0_out_carry__13_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(58),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(59),
      O => \p_0_out_carry__13_i_5__2_n_0\
    );
\p_0_out_carry__13_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(57),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(58),
      O => \p_0_out_carry__13_i_6__2_n_0\
    );
\p_0_out_carry__13_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(56),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(57),
      O => \p_0_out_carry__13_i_7__2_n_0\
    );
\p_0_out_carry__13_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(55),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(56),
      O => \p_0_out_carry__13_i_8__2_n_0\
    );
\p_0_out_carry__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__13_n_0\,
      CO(3) => \NLW_p_0_out_carry__14_CO_UNCONNECTED\(3),
      CO(2) => \p_0_out_carry__14_n_1\,
      CO(1) => \p_0_out_carry__14_n_2\,
      CO(0) => \p_0_out_carry__14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \v[tmp2]\(61 downto 59),
      O(3) => \p_0_out_carry__14_n_4\,
      O(2 downto 0) => p_0_in(62 downto 60),
      S(3) => '1',
      S(2) => \p_0_out_carry__14_i_4__2_n_0\,
      S(1) => \p_0_out_carry__14_i_5__2_n_0\,
      S(0) => \p_0_out_carry__14_i_6__2_n_0\
    );
\p_0_out_carry__14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(61)
    );
\p_0_out_carry__14_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(60)
    );
\p_0_out_carry__14_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(59)
    );
\p_0_out_carry__14_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(61),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(62),
      O => \p_0_out_carry__14_i_4__2_n_0\
    );
\p_0_out_carry__14_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(60),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(61),
      O => \p_0_out_carry__14_i_5__2_n_0\
    );
\p_0_out_carry__14_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(59),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(60),
      O => \p_0_out_carry__14_i_6__2_n_0\
    );
\p_0_out_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(11),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(11)
    );
\p_0_out_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(10),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(10)
    );
\p_0_out_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(9),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(9)
    );
\p_0_out_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(8),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(8)
    );
\p_0_out_carry__1_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(11),
      I4 => \ShiftAdd.r[tmpA][11]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(11),
      O => \p_0_out_carry__1_i_5__2_n_0\
    );
\p_0_out_carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(10),
      I4 => \ShiftAdd.r[tmpA][10]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(10),
      O => \p_0_out_carry__1_i_6__2_n_0\
    );
\p_0_out_carry__1_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(9),
      I4 => \ShiftAdd.r[tmpA][9]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(9),
      O => \p_0_out_carry__1_i_7__2_n_0\
    );
\p_0_out_carry__1_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(8),
      I4 => \ShiftAdd.r[tmpA][8]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(8),
      O => \p_0_out_carry__1_i_8__2_n_0\
    );
\p_0_out_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__1_n_0\,
      CO(3) => \p_0_out_carry__2_n_0\,
      CO(2) => \p_0_out_carry__2_n_1\,
      CO(1) => \p_0_out_carry__2_n_2\,
      CO(0) => \p_0_out_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(15 downto 12),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \p_0_out_carry__2_i_5__2_n_0\,
      S(2) => \p_0_out_carry__2_i_6__2_n_0\,
      S(1) => \p_0_out_carry__2_i_7__2_n_0\,
      S(0) => \p_0_out_carry__2_i_8__2_n_0\
    );
\p_0_out_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(15),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(15)
    );
\p_0_out_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(14),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(14)
    );
\p_0_out_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(13),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(13)
    );
\p_0_out_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(12),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(12)
    );
\p_0_out_carry__2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(15),
      I4 => \ShiftAdd.r[tmpA][15]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(15),
      O => \p_0_out_carry__2_i_5__2_n_0\
    );
\p_0_out_carry__2_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(14),
      I4 => \ShiftAdd.r[tmpA][14]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(14),
      O => \p_0_out_carry__2_i_6__2_n_0\
    );
\p_0_out_carry__2_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(13),
      I4 => \ShiftAdd.r[tmpA][13]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(13),
      O => \p_0_out_carry__2_i_7__2_n_0\
    );
\p_0_out_carry__2_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(12),
      I4 => \ShiftAdd.r[tmpA][12]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(12),
      O => \p_0_out_carry__2_i_8__2_n_0\
    );
\p_0_out_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__2_n_0\,
      CO(3) => \p_0_out_carry__3_n_0\,
      CO(2) => \p_0_out_carry__3_n_1\,
      CO(1) => \p_0_out_carry__3_n_2\,
      CO(0) => \p_0_out_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(19 downto 16),
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \p_0_out_carry__3_i_5__2_n_0\,
      S(2) => \p_0_out_carry__3_i_6__2_n_0\,
      S(1) => \p_0_out_carry__3_i_7__2_n_0\,
      S(0) => \p_0_out_carry__3_i_8__2_n_0\
    );
\p_0_out_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(19),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(19)
    );
\p_0_out_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(18),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(18)
    );
\p_0_out_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(17),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(17)
    );
\p_0_out_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(16),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(16)
    );
\p_0_out_carry__3_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(19),
      I4 => \ShiftAdd.r[tmpA][19]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(19),
      O => \p_0_out_carry__3_i_5__2_n_0\
    );
\p_0_out_carry__3_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(18),
      I4 => \ShiftAdd.r[tmpA][18]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(18),
      O => \p_0_out_carry__3_i_6__2_n_0\
    );
\p_0_out_carry__3_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(17),
      I4 => \ShiftAdd.r[tmpA][17]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(17),
      O => \p_0_out_carry__3_i_7__2_n_0\
    );
\p_0_out_carry__3_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(16),
      I4 => \ShiftAdd.r[tmpA][16]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(16),
      O => \p_0_out_carry__3_i_8__2_n_0\
    );
\p_0_out_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__3_n_0\,
      CO(3) => \p_0_out_carry__4_n_0\,
      CO(2) => \p_0_out_carry__4_n_1\,
      CO(1) => \p_0_out_carry__4_n_2\,
      CO(0) => \p_0_out_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(23 downto 20),
      O(3 downto 0) => p_0_in(23 downto 20),
      S(3) => \p_0_out_carry__4_i_5__2_n_0\,
      S(2) => \p_0_out_carry__4_i_6__2_n_0\,
      S(1) => \p_0_out_carry__4_i_7__2_n_0\,
      S(0) => \p_0_out_carry__4_i_8__2_n_0\
    );
\p_0_out_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(23),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(23)
    );
\p_0_out_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(22),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(22)
    );
\p_0_out_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(21),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(21)
    );
\p_0_out_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(20),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(20)
    );
\p_0_out_carry__4_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(23),
      I4 => \ShiftAdd.r[tmpA][23]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(23),
      O => \p_0_out_carry__4_i_5__2_n_0\
    );
\p_0_out_carry__4_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(22),
      I4 => \ShiftAdd.r[tmpA][22]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(22),
      O => \p_0_out_carry__4_i_6__2_n_0\
    );
\p_0_out_carry__4_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(21),
      I4 => \ShiftAdd.r[tmpA][21]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(21),
      O => \p_0_out_carry__4_i_7__2_n_0\
    );
\p_0_out_carry__4_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(20),
      I4 => \ShiftAdd.r[tmpA][20]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(20),
      O => \p_0_out_carry__4_i_8__2_n_0\
    );
\p_0_out_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__4_n_0\,
      CO(3) => \p_0_out_carry__5_n_0\,
      CO(2) => \p_0_out_carry__5_n_1\,
      CO(1) => \p_0_out_carry__5_n_2\,
      CO(0) => \p_0_out_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(27 downto 24),
      O(3 downto 0) => p_0_in(27 downto 24),
      S(3) => \p_0_out_carry__5_i_5__2_n_0\,
      S(2) => \p_0_out_carry__5_i_6__2_n_0\,
      S(1) => \p_0_out_carry__5_i_7__2_n_0\,
      S(0) => \p_0_out_carry__5_i_8__2_n_0\
    );
\p_0_out_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(27),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(27)
    );
\p_0_out_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(26),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(26)
    );
\p_0_out_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(25),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(25)
    );
\p_0_out_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(24),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(24)
    );
\p_0_out_carry__5_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(27),
      I4 => \ShiftAdd.r[tmpA][27]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(27),
      O => \p_0_out_carry__5_i_5__2_n_0\
    );
\p_0_out_carry__5_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(26),
      I4 => \ShiftAdd.r[tmpA][26]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(26),
      O => \p_0_out_carry__5_i_6__2_n_0\
    );
\p_0_out_carry__5_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(25),
      I4 => \ShiftAdd.r[tmpA][25]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(25),
      O => \p_0_out_carry__5_i_7__2_n_0\
    );
\p_0_out_carry__5_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(24),
      I4 => \ShiftAdd.r[tmpA][24]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(24),
      O => \p_0_out_carry__5_i_8__2_n_0\
    );
\p_0_out_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__5_n_0\,
      CO(3) => \p_0_out_carry__6_n_0\,
      CO(2) => \p_0_out_carry__6_n_1\,
      CO(1) => \p_0_out_carry__6_n_2\,
      CO(0) => \p_0_out_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(31 downto 28),
      O(3 downto 0) => p_0_in(31 downto 28),
      S(3) => \p_0_out_carry__6_i_5__2_n_0\,
      S(2) => \p_0_out_carry__6_i_6__2_n_0\,
      S(1) => \p_0_out_carry__6_i_7__2_n_0\,
      S(0) => \p_0_out_carry__6_i_8__2_n_0\
    );
\p_0_out_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(31),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(31)
    );
\p_0_out_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(30),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(30)
    );
\p_0_out_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(29),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(29)
    );
\p_0_out_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(28),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(28)
    );
\p_0_out_carry__6_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__2_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(31),
      O => \p_0_out_carry__6_i_5__2_n_0\
    );
\p_0_out_carry__6_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(30),
      I4 => \ShiftAdd.r[tmpA][30]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(30),
      O => \p_0_out_carry__6_i_6__2_n_0\
    );
\p_0_out_carry__6_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(29),
      I4 => \ShiftAdd.r[tmpA][29]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(29),
      O => \p_0_out_carry__6_i_7__2_n_0\
    );
\p_0_out_carry__6_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(28),
      I4 => \ShiftAdd.r[tmpA][28]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(28),
      O => \p_0_out_carry__6_i_8__2_n_0\
    );
\p_0_out_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__6_n_0\,
      CO(3) => \p_0_out_carry__7_n_0\,
      CO(2) => \p_0_out_carry__7_n_1\,
      CO(1) => \p_0_out_carry__7_n_2\,
      CO(0) => \p_0_out_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \v[tmp2]\(34 downto 32),
      DI(0) => \p_0_out_carry__7_i_4__2_n_0\,
      O(3 downto 0) => p_0_in(35 downto 32),
      S(3) => \p_0_out_carry__7_i_5__2_n_0\,
      S(2) => \p_0_out_carry__7_i_6__2_n_0\,
      S(1) => \p_0_out_carry__7_i_7__2_n_0\,
      S(0) => \p_0_out_carry__7_i_8__2_n_0\
    );
\p_0_out_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(34)
    );
\p_0_out_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(33)
    );
\p_0_out_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(32)
    );
\p_0_out_carry__7_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFA2F7"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmpA]\(31),
      I4 => \ShiftAdd.r[tmpA][31]_i_4__2_n_0\,
      O => \p_0_out_carry__7_i_4__2_n_0\
    );
\p_0_out_carry__7_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(34),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(35),
      O => \p_0_out_carry__7_i_5__2_n_0\
    );
\p_0_out_carry__7_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(33),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(34),
      O => \p_0_out_carry__7_i_6__2_n_0\
    );
\p_0_out_carry__7_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(32),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(33),
      O => \p_0_out_carry__7_i_7__2_n_0\
    );
\p_0_out_carry__7_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008555D555D0008"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r[tmpA][31]_i_4__2_n_0\,
      I4 => \ShiftAdd.r_reg[tmpA]\(31),
      I5 => \ShiftAdd.r_reg[tmp2]\(32),
      O => \p_0_out_carry__7_i_8__2_n_0\
    );
\p_0_out_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__7_n_0\,
      CO(3) => \p_0_out_carry__8_n_0\,
      CO(2) => \p_0_out_carry__8_n_1\,
      CO(1) => \p_0_out_carry__8_n_2\,
      CO(0) => \p_0_out_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(38 downto 35),
      O(3 downto 0) => p_0_in(39 downto 36),
      S(3) => \p_0_out_carry__8_i_5__2_n_0\,
      S(2) => \p_0_out_carry__8_i_6__2_n_0\,
      S(1) => \p_0_out_carry__8_i_7__2_n_0\,
      S(0) => \p_0_out_carry__8_i_8__2_n_0\
    );
\p_0_out_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(38)
    );
\p_0_out_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(37)
    );
\p_0_out_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(36)
    );
\p_0_out_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(35)
    );
\p_0_out_carry__8_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(38),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(39),
      O => \p_0_out_carry__8_i_5__2_n_0\
    );
\p_0_out_carry__8_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(37),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(38),
      O => \p_0_out_carry__8_i_6__2_n_0\
    );
\p_0_out_carry__8_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(36),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(37),
      O => \p_0_out_carry__8_i_7__2_n_0\
    );
\p_0_out_carry__8_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(35),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(36),
      O => \p_0_out_carry__8_i_8__2_n_0\
    );
\p_0_out_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_0_out_carry__8_n_0\,
      CO(3) => \p_0_out_carry__9_n_0\,
      CO(2) => \p_0_out_carry__9_n_1\,
      CO(1) => \p_0_out_carry__9_n_2\,
      CO(0) => \p_0_out_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \v[tmp2]\(42 downto 39),
      O(3 downto 0) => p_0_in(43 downto 40),
      S(3) => \p_0_out_carry__9_i_5__2_n_0\,
      S(2) => \p_0_out_carry__9_i_6__2_n_0\,
      S(1) => \p_0_out_carry__9_i_7__2_n_0\,
      S(0) => \p_0_out_carry__9_i_8__2_n_0\
    );
\p_0_out_carry__9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(42)
    );
\p_0_out_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(41)
    );
\p_0_out_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(40)
    );
\p_0_out_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(39)
    );
\p_0_out_carry__9_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(42),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(43),
      O => \p_0_out_carry__9_i_5__2_n_0\
    );
\p_0_out_carry__9_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(41),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(42),
      O => \p_0_out_carry__9_i_6__2_n_0\
    );
\p_0_out_carry__9_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(40),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(41),
      O => \p_0_out_carry__9_i_7__2_n_0\
    );
\p_0_out_carry__9_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(39),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I2 => \ShiftAdd.r_reg[tmp2]\(40),
      O => \p_0_out_carry__9_i_8__2_n_0\
    );
\p_0_out_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(3),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(3)
    );
\p_0_out_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(2),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(2)
    );
\p_0_out_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(1),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(1)
    );
\p_0_out_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ShiftAdd.r_reg[tmp2]\(0),
      I1 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      O => \v[tmp2]\(0)
    );
\p_0_out_carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(3),
      I4 => \ShiftAdd.r[tmpA][3]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(3),
      O => \p_0_out_carry_i_5__2_n_0\
    );
\p_0_out_carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(2),
      I4 => \ShiftAdd.r[tmpA][2]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(2),
      O => \p_0_out_carry_i_6__2_n_0\
    );
\p_0_out_carry_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(1),
      I4 => \ShiftAdd.r[tmpA][1]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(1),
      O => \p_0_out_carry_i_7__2_n_0\
    );
\p_0_out_carry_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055085D55005D08"
    )
        port map (
      I0 => \ShiftAdd.sr_recalc_i_3__2_n_0\,
      I1 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I2 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I3 => \ShiftAdd.r_reg[tmp2]\(0),
      I4 => \ShiftAdd.r[tmpA][0]_i_2__2_n_0\,
      I5 => \ShiftAdd.r_reg[tmpA]\(0),
      O => \p_0_out_carry_i_8__2_n_0\
    );
\pgZFF_X0_quad[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X0_quad_reg[30]\(0)
    );
\pgZFF_X1_quad[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X1_quad_reg[30]\(0)
    );
\pgZFF_X2_quad[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I3 => \^mul_ready\,
      I4 => \out\(2),
      O => \pgZFF_X2_quad_reg[30]\(0)
    );
\pgZFF_Y1_quad[61]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I4 => \^mul_ready\,
      O => \pgZFF_Y1_quad_reg[30]\(0)
    );
\pgZFF_Y2_quad[61]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \ShiftAdd.r[tmpA][31]_i_2__2_n_0\,
      I4 => \ShiftAdd.r[tmpA][31]_i_3__2_n_0\,
      I5 => \^mul_ready\,
      O => \^e\(0)
    );
\s_trigger_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDDDDF"
    )
        port map (
      I0 => \^mul_ready\,
      I1 => \ShiftAdd.r[tmp1][62]_i_2__2_n_0\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(2),
      O => s_trigger_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3 is
  port (
    state_reg : out STD_LOGIC;
    \ShiftAdd.sr_READY_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3 is
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal \^shiftadd.sr_ready_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_trigger : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal \state_reg_i_1__2_n_0\ : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair183";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair182";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair181";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair180";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair184";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair183";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair182";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair181";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair216";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair215";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair214";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair213";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair217";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair216";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair215";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair214";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair187";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair186";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair185";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair184";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair188";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair187";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair186";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair185";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair220";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair219";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair218";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair217";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair221";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair220";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair219";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair218";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair191";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair190";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair189";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair188";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair192";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair191";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair190";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair189";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair224";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair223";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair222";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair221";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair225";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair224";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair223";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair222";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair195";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair194";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair193";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair192";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair196";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair195";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair194";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair193";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair228";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair227";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair226";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair225";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair229";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair228";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair227";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair226";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair199";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair198";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair197";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair196";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair200";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair199";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair198";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair197";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair232";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair231";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair230";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair229";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair233";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair232";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair231";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair230";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair206";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair205";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair204";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair206";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair205";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair203";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair202";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair201";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair200";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair204";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair203";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair202";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair201";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair235";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair234";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair233";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair235";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair234";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair208";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair207";
  attribute HLUTNM of \Y_out_double[3]_i_4__2\ : label is "lutpair357";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair209";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair208";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair207";
  attribute HLUTNM of \Y_out_double[3]_i_8__2\ : label is "lutpair357";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair179";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair178";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair177";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair180";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair179";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair178";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair177";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair212";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair211";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair210";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair209";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair213";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair212";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair211";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair210";
begin
  \ShiftAdd.sr_READY_reg\(1 downto 0) <= \^shiftadd.sr_ready_reg\(1 downto 0);
  state_reg <= \^state_reg\;
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \q_reg_reg__0\(0),
      I3 => \^shiftadd.sr_ready_reg\(0),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4__2_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4__2_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8__2_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4__2_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8__2_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => Q(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => Q(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => Q(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => Q(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => Q(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => Q(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => Q(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => Q(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => Q(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => Q(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => Q(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => Q(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => Q(20),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => Q(21),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => Q(22),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => Q(23),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => Q(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => Q(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => Q(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => Q(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => Q(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => Q(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => Q(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => Q(9),
      R => '0'
    );
\ZFF_X0[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^shiftadd.sr_ready_reg\(0),
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      O => mul_coefs6_in
    );
\counter[0]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0\(0),
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \^state_reg\,
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \counter[0]_i_3__2_n_0\
    );
\counter[0]_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4__2_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__2_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_9
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg[1]\ => \^shiftadd.sr_ready_reg\(0),
      \q_reg_reg[2]\ => \^shiftadd.sr_ready_reg\(1),
      \q_reg_reg__0\(0) => \q_reg_reg__0\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg5_reg[31]\(31 downto 0) => \slv_reg5_reg[31]\(31 downto 0),
      \slv_reg6_reg[31]\(31 downto 0) => \slv_reg6_reg[31]\(31 downto 0),
      \slv_reg7_reg[31]\(31 downto 0) => \slv_reg7_reg[31]\(31 downto 0),
      \slv_reg8_reg[31]\(31 downto 0) => \slv_reg8_reg[31]\(31 downto 0),
      \slv_reg9_reg[31]\(31 downto 0) => \slv_reg9_reg[31]\(31 downto 0),
      state_reg_reg => \^state_reg\
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1__2_n_0\
    );
\q_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1__2_n_0\
    );
\q_reg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(1),
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1__2_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1__2_n_0\,
      Q => \q_reg_reg__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1__2_n_0\,
      Q => \^shiftadd.sr_ready_reg\(0),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1__2_n_0\,
      Q => \^shiftadd.sr_ready_reg\(1),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
\state_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \state_reg_i_1__2_n_0\
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg_i_1__2_n_0\,
      Q => \^state_reg\,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_0 is
  port (
    state_reg : out STD_LOGIC;
    \ShiftAdd.sr_READY_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_0 : entity is "IIR_Biquad_II_v3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_0 is
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal \^shiftadd.sr_ready_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__1_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_trigger : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal \state_reg_i_1__1_n_0\ : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair124";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair123";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair122";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair121";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair125";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair124";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair123";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair122";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair157";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair156";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair155";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair154";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair158";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair157";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair156";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair155";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair128";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair127";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair126";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair125";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair129";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair128";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair127";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair126";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair161";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair160";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair159";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair158";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair162";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair161";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair160";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair159";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair132";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair131";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair130";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair129";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair133";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair132";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair131";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair130";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair165";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair164";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair163";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair162";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair166";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair165";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair164";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair163";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair136";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair135";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair134";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair133";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair137";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair136";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair135";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair134";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair169";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair168";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair167";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair166";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair170";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair169";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair168";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair167";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair140";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair139";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair138";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair137";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair141";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair140";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair139";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair138";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair173";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair172";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair171";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair170";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair174";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair173";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair172";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair171";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair147";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair146";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair145";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair147";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair146";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair144";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair143";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair142";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair141";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair145";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair144";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair143";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair142";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair176";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair175";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair174";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair176";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair175";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair149";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair148";
  attribute HLUTNM of \Y_out_double[3]_i_4__1\ : label is "lutpair356";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair150";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair149";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair148";
  attribute HLUTNM of \Y_out_double[3]_i_8__1\ : label is "lutpair356";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair120";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair119";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair118";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair121";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair120";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair119";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair118";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair153";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair152";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair151";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair150";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair154";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair153";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair152";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair151";
begin
  \ShiftAdd.sr_READY_reg\(1 downto 0) <= \^shiftadd.sr_ready_reg\(1 downto 0);
  state_reg <= \^state_reg\;
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \q_reg_reg__0\(0),
      I3 => \^shiftadd.sr_ready_reg\(0),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4__1_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4__1_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8__1_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4__1_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8__1_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => Q(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => Q(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => Q(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => Q(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => Q(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => Q(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => Q(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => Q(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => Q(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => Q(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => Q(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => Q(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => Q(20),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => Q(21),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => Q(22),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => Q(23),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => Q(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => Q(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => Q(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => Q(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => Q(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => Q(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => Q(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => Q(9),
      R => '0'
    );
\ZFF_X0[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^shiftadd.sr_ready_reg\(0),
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      O => mul_coefs6_in
    );
\counter[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0\(0),
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \^state_reg\,
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \counter[0]_i_3__1_n_0\
    );
\counter[0]_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4__1_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__1_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_8
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg[1]\ => \^shiftadd.sr_ready_reg\(0),
      \q_reg_reg[2]\ => \^shiftadd.sr_ready_reg\(1),
      \q_reg_reg__0\(0) => \q_reg_reg__0\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg5_reg[31]\(31 downto 0) => \slv_reg5_reg[31]\(31 downto 0),
      \slv_reg6_reg[31]\(31 downto 0) => \slv_reg6_reg[31]\(31 downto 0),
      \slv_reg7_reg[31]\(31 downto 0) => \slv_reg7_reg[31]\(31 downto 0),
      \slv_reg8_reg[31]\(31 downto 0) => \slv_reg8_reg[31]\(31 downto 0),
      \slv_reg9_reg[31]\(31 downto 0) => \slv_reg9_reg[31]\(31 downto 0),
      state_reg_reg => \^state_reg\
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1__1_n_0\
    );
\q_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1__1_n_0\
    );
\q_reg[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(1),
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1__1_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1__1_n_0\,
      Q => \q_reg_reg__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1__1_n_0\,
      Q => \^shiftadd.sr_ready_reg\(0),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1__1_n_0\,
      Q => \^shiftadd.sr_ready_reg\(1),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
\state_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \state_reg_i_1__1_n_0\
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg_i_1__1_n_0\,
      Q => \^state_reg\,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_1 is
  port (
    state_reg : out STD_LOGIC;
    \ShiftAdd.sr_READY_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 19 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg12_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg13_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    \slv_reg18_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg19_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Y_out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Y_out_reg[19]_0\ : in STD_LOGIC;
    \slv_reg17_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[18]_0\ : in STD_LOGIC;
    \Y_out_reg[17]_0\ : in STD_LOGIC;
    \Y_out_reg[16]_0\ : in STD_LOGIC;
    \Y_out_reg[15]_0\ : in STD_LOGIC;
    \Y_out_reg[14]_0\ : in STD_LOGIC;
    \Y_out_reg[13]_0\ : in STD_LOGIC;
    \Y_out_reg[12]_0\ : in STD_LOGIC;
    \Y_out_reg[11]_0\ : in STD_LOGIC;
    \Y_out_reg[10]_0\ : in STD_LOGIC;
    \Y_out_reg[9]_0\ : in STD_LOGIC;
    \Y_out_reg[8]_0\ : in STD_LOGIC;
    \Y_out_reg[7]_0\ : in STD_LOGIC;
    \Y_out_reg[6]_0\ : in STD_LOGIC;
    \Y_out_reg[5]_0\ : in STD_LOGIC;
    \Y_out_reg[4]_0\ : in STD_LOGIC;
    \Y_out_reg[3]_0\ : in STD_LOGIC;
    \Y_out_reg[2]_0\ : in STD_LOGIC;
    \Y_out_reg[1]_0\ : in STD_LOGIC;
    \Y_out_reg[0]_0\ : in STD_LOGIC;
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg14_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_1 : entity is "IIR_Biquad_II_v3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_1 is
  signal \AUDIO_OUT_L[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal IIR_HP_Y_Out_L : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shiftadd.sr_ready_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8__4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal data4 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_trigger : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal \state_reg_i_1__4_n_0\ : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_AUDIO_OUT_L[23]_INST_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[11]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[15]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[19]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[23]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[3]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_L[7]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair301";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair300";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair299";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair298";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair302";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair301";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair300";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair299";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair334";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair333";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair332";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair331";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair335";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair334";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair333";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair332";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair305";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair304";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair303";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair302";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair306";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair305";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair304";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair303";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair338";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair337";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair336";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair335";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair339";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair338";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair337";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair336";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair309";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair308";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair307";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair306";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair310";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair309";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair308";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair307";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair342";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair341";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair340";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair339";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair343";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair342";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair341";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair340";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair313";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair312";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair311";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair310";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair314";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair313";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair312";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair311";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair346";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair345";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair344";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair343";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair347";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair346";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair345";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair344";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair317";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair316";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair315";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair314";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair318";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair317";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair316";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair315";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair350";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair349";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair348";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair347";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair351";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair350";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair349";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair348";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair324";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair323";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair322";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair324";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair323";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair321";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair320";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair319";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair318";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair322";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair321";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair320";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair319";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair353";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair352";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair351";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair353";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair352";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair326";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair325";
  attribute HLUTNM of \Y_out_double[3]_i_4__4\ : label is "lutpair359";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair327";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair326";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair325";
  attribute HLUTNM of \Y_out_double[3]_i_8__4\ : label is "lutpair359";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair297";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair296";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair295";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair298";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair297";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair296";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair295";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair330";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair329";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair328";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair327";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair331";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair330";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair329";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair328";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ShiftAdd.sr_READY_reg\(1 downto 0) <= \^shiftadd.sr_ready_reg\(1 downto 0);
  state_reg <= \^state_reg\;
\AUDIO_OUT_L[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[0]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(0),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(0),
      O => AUDIO_OUT_L(0)
    );
\AUDIO_OUT_L[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[10]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(10),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(10),
      O => AUDIO_OUT_L(10)
    );
\AUDIO_OUT_L[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[11]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(11),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(11),
      O => AUDIO_OUT_L(11)
    );
\AUDIO_OUT_L[11]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[7]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_L[11]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_L[11]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[11]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[11]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_L(11 downto 8),
      O(3 downto 0) => data4(11 downto 8),
      S(3) => \AUDIO_OUT_L[11]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[11]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[11]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[11]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(11),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(11),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(11),
      I5 => \Y_out_reg[23]_1\(11),
      O => \AUDIO_OUT_L[11]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(10),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(10),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(10),
      I5 => \Y_out_reg[23]_1\(10),
      O => \AUDIO_OUT_L[11]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(9),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(9),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(9),
      I5 => \Y_out_reg[23]_1\(9),
      O => \AUDIO_OUT_L[11]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(8),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(8),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(8),
      I5 => \Y_out_reg[23]_1\(8),
      O => \AUDIO_OUT_L[11]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[12]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(12),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(12),
      O => AUDIO_OUT_L(12)
    );
\AUDIO_OUT_L[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[13]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(13),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(13),
      O => AUDIO_OUT_L(13)
    );
\AUDIO_OUT_L[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[14]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(14),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(14),
      O => AUDIO_OUT_L(14)
    );
\AUDIO_OUT_L[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[15]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(15),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(15),
      O => AUDIO_OUT_L(15)
    );
\AUDIO_OUT_L[15]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[11]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_L[15]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_L[15]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[15]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[15]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_L(15 downto 12),
      O(3 downto 0) => data4(15 downto 12),
      S(3) => \AUDIO_OUT_L[15]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[15]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[15]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[15]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(15),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(15),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(15),
      I5 => \Y_out_reg[23]_1\(15),
      O => \AUDIO_OUT_L[15]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(14),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(14),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(14),
      I5 => \Y_out_reg[23]_1\(14),
      O => \AUDIO_OUT_L[15]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(13),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(13),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(13),
      I5 => \Y_out_reg[23]_1\(13),
      O => \AUDIO_OUT_L[15]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(12),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(12),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(12),
      I5 => \Y_out_reg[23]_1\(12),
      O => \AUDIO_OUT_L[15]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[16]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(16),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(16),
      O => AUDIO_OUT_L(16)
    );
\AUDIO_OUT_L[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[17]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(17),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(17),
      O => AUDIO_OUT_L(17)
    );
\AUDIO_OUT_L[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[18]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(18),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(18),
      O => AUDIO_OUT_L(18)
    );
\AUDIO_OUT_L[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[19]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(19),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(19),
      O => AUDIO_OUT_L(19)
    );
\AUDIO_OUT_L[19]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[15]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_L[19]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_L[19]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[19]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[19]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_L(19 downto 16),
      O(3 downto 0) => data4(19 downto 16),
      S(3) => \AUDIO_OUT_L[19]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[19]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[19]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[19]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(19),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(19),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(19),
      I5 => \Y_out_reg[23]_1\(19),
      O => \AUDIO_OUT_L[19]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(18),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(18),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(18),
      I5 => \Y_out_reg[23]_1\(18),
      O => \AUDIO_OUT_L[19]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(17),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(17),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(17),
      I5 => \Y_out_reg[23]_1\(17),
      O => \AUDIO_OUT_L[19]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(16),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(16),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(16),
      I5 => \Y_out_reg[23]_1\(16),
      O => \AUDIO_OUT_L[19]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[1]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(1),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(1),
      O => AUDIO_OUT_L(1)
    );
\AUDIO_OUT_L[23]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[19]_INST_0_i_2_n_0\,
      CO(3) => \NLW_AUDIO_OUT_L[23]_INST_0_i_2_CO_UNCONNECTED\(3),
      CO(2) => \AUDIO_OUT_L[23]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[23]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[23]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(2 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3) => \AUDIO_OUT_L[23]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[23]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[23]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[23]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(23),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(23),
      I5 => \Y_out_reg[23]_1\(23),
      O => \AUDIO_OUT_L[23]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(22),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(22),
      I5 => \Y_out_reg[23]_1\(22),
      O => \AUDIO_OUT_L[23]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(21),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(21),
      I5 => \Y_out_reg[23]_1\(21),
      O => \AUDIO_OUT_L[23]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(20),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(20),
      I5 => \Y_out_reg[23]_1\(20),
      O => \AUDIO_OUT_L[23]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[2]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(2),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(2),
      O => AUDIO_OUT_L(2)
    );
\AUDIO_OUT_L[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[3]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(3),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(3),
      O => AUDIO_OUT_L(3)
    );
\AUDIO_OUT_L[3]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \AUDIO_OUT_L[3]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_L[3]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[3]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[3]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_L(3 downto 0),
      O(3 downto 0) => data4(3 downto 0),
      S(3) => \AUDIO_OUT_L[3]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[3]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[3]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[3]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(3),
      I5 => \Y_out_reg[23]_1\(3),
      O => \AUDIO_OUT_L[3]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(2),
      I5 => \Y_out_reg[23]_1\(2),
      O => \AUDIO_OUT_L[3]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(1),
      I5 => \Y_out_reg[23]_1\(1),
      O => \AUDIO_OUT_L[3]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(0),
      I5 => \Y_out_reg[23]_1\(0),
      O => \AUDIO_OUT_L[3]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[4]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(4),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(4),
      O => AUDIO_OUT_L(4)
    );
\AUDIO_OUT_L[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[5]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(5),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(5),
      O => AUDIO_OUT_L(5)
    );
\AUDIO_OUT_L[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[6]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(6),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(6),
      O => AUDIO_OUT_L(6)
    );
\AUDIO_OUT_L[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[7]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(7),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(7),
      O => AUDIO_OUT_L(7)
    );
\AUDIO_OUT_L[7]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[3]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_L[7]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_L[7]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_L[7]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_L[7]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_L(7 downto 4),
      O(3 downto 0) => data4(7 downto 4),
      S(3) => \AUDIO_OUT_L[7]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_L[7]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_L[7]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_L[7]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(7),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(7),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(7),
      I5 => \Y_out_reg[23]_1\(7),
      O => \AUDIO_OUT_L[7]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(6),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(6),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(6),
      I5 => \Y_out_reg[23]_1\(6),
      O => \AUDIO_OUT_L[7]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(5),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(5),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(5),
      I5 => \Y_out_reg[23]_1\(5),
      O => \AUDIO_OUT_L[7]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_L(4),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => data2(4),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(4),
      I5 => \Y_out_reg[23]_1\(4),
      O => \AUDIO_OUT_L[7]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_L[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[8]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(8),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(8),
      O => AUDIO_OUT_L(8)
    );
\AUDIO_OUT_L[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[9]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_L(9),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => data4(9),
      O => AUDIO_OUT_L(9)
    );
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \q_reg_reg__0\(0),
      I3 => \^shiftadd.sr_ready_reg\(0),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4__4_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4__4_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8__4_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4__4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8__4_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => IIR_HP_Y_Out_L(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => IIR_HP_Y_Out_L(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => IIR_HP_Y_Out_L(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => IIR_HP_Y_Out_L(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => IIR_HP_Y_Out_L(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => IIR_HP_Y_Out_L(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => IIR_HP_Y_Out_L(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => IIR_HP_Y_Out_L(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => IIR_HP_Y_Out_L(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => IIR_HP_Y_Out_L(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => IIR_HP_Y_Out_L(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => IIR_HP_Y_Out_L(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => \^q\(0),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => \^q\(1),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => \^q\(2),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => \^q\(3),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => IIR_HP_Y_Out_L(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => IIR_HP_Y_Out_L(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => IIR_HP_Y_Out_L(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => IIR_HP_Y_Out_L(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => IIR_HP_Y_Out_L(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => IIR_HP_Y_Out_L(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => IIR_HP_Y_Out_L(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => IIR_HP_Y_Out_L(9),
      R => '0'
    );
\ZFF_X0[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^shiftadd.sr_ready_reg\(0),
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      O => mul_coefs6_in
    );
\counter[0]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0\(0),
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \^state_reg\,
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \counter[0]_i_3__4_n_0\
    );
\counter[0]_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4__4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__4_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_7
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg[1]\ => \^shiftadd.sr_ready_reg\(0),
      \q_reg_reg[2]\ => \^shiftadd.sr_ready_reg\(1),
      \q_reg_reg__0\(0) => \q_reg_reg__0\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg10_reg[31]\(31 downto 0) => \slv_reg10_reg[31]\(31 downto 0),
      \slv_reg11_reg[31]\(31 downto 0) => \slv_reg11_reg[31]\(31 downto 0),
      \slv_reg12_reg[31]\(31 downto 0) => \slv_reg12_reg[31]\(31 downto 0),
      \slv_reg13_reg[31]\(31 downto 0) => \slv_reg13_reg[31]\(31 downto 0),
      \slv_reg14_reg[31]\(31 downto 0) => \slv_reg14_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      state_reg_reg => \^state_reg\
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1__4_n_0\
    );
\q_reg[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1__4_n_0\
    );
\q_reg[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(1),
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1__4_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1__4_n_0\,
      Q => \q_reg_reg__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1__4_n_0\,
      Q => \^shiftadd.sr_ready_reg\(0),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1__4_n_0\,
      Q => \^shiftadd.sr_ready_reg\(1),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
\state_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \state_reg_i_1__4_n_0\
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg_i_1__4_n_0\,
      Q => \^state_reg\,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_2 is
  port (
    state_reg : out STD_LOGIC;
    \ShiftAdd.sr_READY_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \AUDIO_OUT_R[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg12_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg13_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    \slv_reg18_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg19_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Y_out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \Y_out_reg[0]_0\ : in STD_LOGIC;
    \slv_reg17_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[1]_0\ : in STD_LOGIC;
    \Y_out_reg[2]_0\ : in STD_LOGIC;
    \Y_out_reg[3]_0\ : in STD_LOGIC;
    \Y_out_reg[4]_0\ : in STD_LOGIC;
    \Y_out_reg[5]_0\ : in STD_LOGIC;
    \Y_out_reg[6]_0\ : in STD_LOGIC;
    \Y_out_reg[7]_0\ : in STD_LOGIC;
    \Y_out_reg[8]_0\ : in STD_LOGIC;
    \Y_out_reg[9]_0\ : in STD_LOGIC;
    \Y_out_reg[10]_0\ : in STD_LOGIC;
    \Y_out_reg[11]_0\ : in STD_LOGIC;
    \Y_out_reg[12]_0\ : in STD_LOGIC;
    \Y_out_reg[13]_0\ : in STD_LOGIC;
    \Y_out_reg[14]_0\ : in STD_LOGIC;
    \Y_out_reg[15]_0\ : in STD_LOGIC;
    \Y_out_reg[16]_0\ : in STD_LOGIC;
    \Y_out_reg[17]_0\ : in STD_LOGIC;
    \Y_out_reg[18]_0\ : in STD_LOGIC;
    \Y_out_reg[19]_0\ : in STD_LOGIC;
    \Y_out_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_out_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_out_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_out_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg14_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_2 : entity is "IIR_Biquad_II_v3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_2 is
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_4\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_5\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_6\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_2_n_7\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal IIR_HP_Y_Out_R : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shiftadd.sr_ready_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8__3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__3_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_trigger : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal \state_reg_i_1__3_n_0\ : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_AUDIO_OUT_R[23]_INST_0_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[11]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[15]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[19]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[23]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[3]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[7]_INST_0_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair242";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair241";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair240";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair239";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair243";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair242";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair241";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair240";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair275";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair274";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair273";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair272";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair276";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair275";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair274";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair273";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair246";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair245";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair244";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair243";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair247";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair246";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair245";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair244";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair279";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair278";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair277";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair276";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair280";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair279";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair278";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair277";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair250";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair249";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair248";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair247";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair251";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair250";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair249";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair248";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair283";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair282";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair281";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair280";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair284";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair283";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair282";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair281";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair254";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair253";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair252";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair251";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair255";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair254";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair253";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair252";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair287";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair286";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair285";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair284";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair288";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair287";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair286";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair285";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair258";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair257";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair256";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair255";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair259";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair258";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair257";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair256";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair291";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair290";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair289";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair288";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair292";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair291";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair290";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair289";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair265";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair264";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair263";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair265";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair264";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair262";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair261";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair260";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair259";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair263";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair262";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair261";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair260";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair294";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair293";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair292";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair294";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair293";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair267";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair266";
  attribute HLUTNM of \Y_out_double[3]_i_4__3\ : label is "lutpair358";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair268";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair267";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair266";
  attribute HLUTNM of \Y_out_double[3]_i_8__3\ : label is "lutpair358";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair238";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair237";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair236";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair239";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair238";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair237";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair236";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair271";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair270";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair269";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair268";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair272";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair271";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair270";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair269";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ShiftAdd.sr_READY_reg\(1 downto 0) <= \^shiftadd.sr_ready_reg\(1 downto 0);
  state_reg <= \^state_reg\;
\AUDIO_OUT_R[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[0]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(0),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[3]_INST_0_i_2_n_7\,
      O => AUDIO_OUT_R(0)
    );
\AUDIO_OUT_R[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[10]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(10),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[11]_INST_0_i_2_n_5\,
      O => AUDIO_OUT_R(10)
    );
\AUDIO_OUT_R[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[11]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(11),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[11]_INST_0_i_2_n_4\,
      O => AUDIO_OUT_R(11)
    );
\AUDIO_OUT_R[11]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[7]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_R[11]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_R[11]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[11]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[11]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_R(11 downto 8),
      O(3) => \AUDIO_OUT_R[11]_INST_0_i_2_n_4\,
      O(2) => \AUDIO_OUT_R[11]_INST_0_i_2_n_5\,
      O(1) => \AUDIO_OUT_R[11]_INST_0_i_2_n_6\,
      O(0) => \AUDIO_OUT_R[11]_INST_0_i_2_n_7\,
      S(3) => \AUDIO_OUT_R[11]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[11]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[11]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[11]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(11),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[11]_1\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(11),
      I5 => \Y_out_reg[23]_1\(11),
      O => \AUDIO_OUT_R[11]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(10),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[11]_1\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(10),
      I5 => \Y_out_reg[23]_1\(10),
      O => \AUDIO_OUT_R[11]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(9),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[11]_1\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(9),
      I5 => \Y_out_reg[23]_1\(9),
      O => \AUDIO_OUT_R[11]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(8),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[11]_1\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(8),
      I5 => \Y_out_reg[23]_1\(8),
      O => \AUDIO_OUT_R[11]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[12]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(12),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[15]_INST_0_i_2_n_7\,
      O => AUDIO_OUT_R(12)
    );
\AUDIO_OUT_R[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[13]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(13),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[15]_INST_0_i_2_n_6\,
      O => AUDIO_OUT_R(13)
    );
\AUDIO_OUT_R[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[14]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(14),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[15]_INST_0_i_2_n_5\,
      O => AUDIO_OUT_R(14)
    );
\AUDIO_OUT_R[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[15]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(15),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[15]_INST_0_i_2_n_4\,
      O => AUDIO_OUT_R(15)
    );
\AUDIO_OUT_R[15]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[11]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_R[15]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_R[15]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[15]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[15]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_R(15 downto 12),
      O(3) => \AUDIO_OUT_R[15]_INST_0_i_2_n_4\,
      O(2) => \AUDIO_OUT_R[15]_INST_0_i_2_n_5\,
      O(1) => \AUDIO_OUT_R[15]_INST_0_i_2_n_6\,
      O(0) => \AUDIO_OUT_R[15]_INST_0_i_2_n_7\,
      S(3) => \AUDIO_OUT_R[15]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[15]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[15]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[15]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(15),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[15]_1\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(15),
      I5 => \Y_out_reg[23]_1\(15),
      O => \AUDIO_OUT_R[15]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(14),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[15]_1\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(14),
      I5 => \Y_out_reg[23]_1\(14),
      O => \AUDIO_OUT_R[15]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(13),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[15]_1\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(13),
      I5 => \Y_out_reg[23]_1\(13),
      O => \AUDIO_OUT_R[15]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(12),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[15]_1\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(12),
      I5 => \Y_out_reg[23]_1\(12),
      O => \AUDIO_OUT_R[15]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[16]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(16),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[19]_INST_0_i_2_n_7\,
      O => AUDIO_OUT_R(16)
    );
\AUDIO_OUT_R[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[17]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(17),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[19]_INST_0_i_2_n_6\,
      O => AUDIO_OUT_R(17)
    );
\AUDIO_OUT_R[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[18]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(18),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[19]_INST_0_i_2_n_5\,
      O => AUDIO_OUT_R(18)
    );
\AUDIO_OUT_R[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[19]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(19),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[19]_INST_0_i_2_n_4\,
      O => AUDIO_OUT_R(19)
    );
\AUDIO_OUT_R[19]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[15]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_R[19]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_R[19]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[19]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[19]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_R(19 downto 16),
      O(3) => \AUDIO_OUT_R[19]_INST_0_i_2_n_4\,
      O(2) => \AUDIO_OUT_R[19]_INST_0_i_2_n_5\,
      O(1) => \AUDIO_OUT_R[19]_INST_0_i_2_n_6\,
      O(0) => \AUDIO_OUT_R[19]_INST_0_i_2_n_7\,
      S(3) => \AUDIO_OUT_R[19]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[19]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[19]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[19]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(19),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[19]_1\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(19),
      I5 => \Y_out_reg[23]_1\(19),
      O => \AUDIO_OUT_R[19]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(18),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[19]_1\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(18),
      I5 => \Y_out_reg[23]_1\(18),
      O => \AUDIO_OUT_R[19]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(17),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[19]_1\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(17),
      I5 => \Y_out_reg[23]_1\(17),
      O => \AUDIO_OUT_R[19]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(16),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[19]_1\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(16),
      I5 => \Y_out_reg[23]_1\(16),
      O => \AUDIO_OUT_R[19]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[1]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(1),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[3]_INST_0_i_2_n_6\,
      O => AUDIO_OUT_R(1)
    );
\AUDIO_OUT_R[23]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[19]_INST_0_i_2_n_0\,
      CO(3) => \NLW_AUDIO_OUT_R[23]_INST_0_i_2_CO_UNCONNECTED\(3),
      CO(2) => \AUDIO_OUT_R[23]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[23]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[23]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(2 downto 0),
      O(3 downto 0) => \AUDIO_OUT_R[23]\(3 downto 0),
      S(3) => \AUDIO_OUT_R[23]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[23]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[23]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[23]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => O(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(23),
      I5 => \Y_out_reg[23]_1\(23),
      O => \AUDIO_OUT_R[23]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => O(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(22),
      I5 => \Y_out_reg[23]_1\(22),
      O => \AUDIO_OUT_R[23]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => O(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(21),
      I5 => \Y_out_reg[23]_1\(21),
      O => \AUDIO_OUT_R[23]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => O(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(20),
      I5 => \Y_out_reg[23]_1\(20),
      O => \AUDIO_OUT_R[23]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[2]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(2),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[3]_INST_0_i_2_n_5\,
      O => AUDIO_OUT_R(2)
    );
\AUDIO_OUT_R[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[3]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(3),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[3]_INST_0_i_2_n_4\,
      O => AUDIO_OUT_R(3)
    );
\AUDIO_OUT_R[3]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \AUDIO_OUT_R[3]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_R[3]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[3]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[3]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_R(3 downto 0),
      O(3) => \AUDIO_OUT_R[3]_INST_0_i_2_n_4\,
      O(2) => \AUDIO_OUT_R[3]_INST_0_i_2_n_5\,
      O(1) => \AUDIO_OUT_R[3]_INST_0_i_2_n_6\,
      O(0) => \AUDIO_OUT_R[3]_INST_0_i_2_n_7\,
      S(3) => \AUDIO_OUT_R[3]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[3]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[3]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[3]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[3]_1\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(3),
      I5 => \Y_out_reg[23]_1\(3),
      O => \AUDIO_OUT_R[3]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[3]_1\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(2),
      I5 => \Y_out_reg[23]_1\(2),
      O => \AUDIO_OUT_R[3]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[3]_1\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(1),
      I5 => \Y_out_reg[23]_1\(1),
      O => \AUDIO_OUT_R[3]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[3]_1\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(0),
      I5 => \Y_out_reg[23]_1\(0),
      O => \AUDIO_OUT_R[3]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[4]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(4),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[7]_INST_0_i_2_n_7\,
      O => AUDIO_OUT_R(4)
    );
\AUDIO_OUT_R[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[5]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(5),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[7]_INST_0_i_2_n_6\,
      O => AUDIO_OUT_R(5)
    );
\AUDIO_OUT_R[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[6]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(6),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[7]_INST_0_i_2_n_5\,
      O => AUDIO_OUT_R(6)
    );
\AUDIO_OUT_R[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[7]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(7),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[7]_INST_0_i_2_n_4\,
      O => AUDIO_OUT_R(7)
    );
\AUDIO_OUT_R[7]_INST_0_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[3]_INST_0_i_2_n_0\,
      CO(3) => \AUDIO_OUT_R[7]_INST_0_i_2_n_0\,
      CO(2) => \AUDIO_OUT_R[7]_INST_0_i_2_n_1\,
      CO(1) => \AUDIO_OUT_R[7]_INST_0_i_2_n_2\,
      CO(0) => \AUDIO_OUT_R[7]_INST_0_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => IIR_HP_Y_Out_R(7 downto 4),
      O(3) => \AUDIO_OUT_R[7]_INST_0_i_2_n_4\,
      O(2) => \AUDIO_OUT_R[7]_INST_0_i_2_n_5\,
      O(1) => \AUDIO_OUT_R[7]_INST_0_i_2_n_6\,
      O(0) => \AUDIO_OUT_R[7]_INST_0_i_2_n_7\,
      S(3) => \AUDIO_OUT_R[7]_INST_0_i_4_n_0\,
      S(2) => \AUDIO_OUT_R[7]_INST_0_i_5_n_0\,
      S(1) => \AUDIO_OUT_R[7]_INST_0_i_6_n_0\,
      S(0) => \AUDIO_OUT_R[7]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(7),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[7]_1\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(7),
      I5 => \Y_out_reg[23]_1\(7),
      O => \AUDIO_OUT_R[7]_INST_0_i_4_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(6),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[7]_1\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(6),
      I5 => \Y_out_reg[23]_1\(6),
      O => \AUDIO_OUT_R[7]_INST_0_i_5_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(5),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[7]_1\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(5),
      I5 => \Y_out_reg[23]_1\(5),
      O => \AUDIO_OUT_R[7]_INST_0_i_6_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55566656999AAA9A"
    )
        port map (
      I0 => IIR_HP_Y_Out_R(4),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[7]_1\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \Y_out_reg[23]_0\(4),
      I5 => \Y_out_reg[23]_1\(4),
      O => \AUDIO_OUT_R[7]_INST_0_i_7_n_0\
    );
\AUDIO_OUT_R[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[8]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(8),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[11]_INST_0_i_2_n_7\,
      O => AUDIO_OUT_R(8)
    );
\AUDIO_OUT_R[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \Y_out_reg[9]_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => IIR_HP_Y_Out_R(9),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \AUDIO_OUT_R[11]_INST_0_i_2_n_6\,
      O => AUDIO_OUT_R(9)
    );
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \q_reg_reg__0\(0),
      I3 => \^shiftadd.sr_ready_reg\(0),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4__3_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4__3_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8__3_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4__3_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8__3_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => IIR_HP_Y_Out_R(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => IIR_HP_Y_Out_R(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => IIR_HP_Y_Out_R(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => IIR_HP_Y_Out_R(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => IIR_HP_Y_Out_R(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => IIR_HP_Y_Out_R(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => IIR_HP_Y_Out_R(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => IIR_HP_Y_Out_R(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => IIR_HP_Y_Out_R(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => IIR_HP_Y_Out_R(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => IIR_HP_Y_Out_R(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => IIR_HP_Y_Out_R(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => \^q\(0),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => \^q\(1),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => \^q\(2),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => \^q\(3),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => IIR_HP_Y_Out_R(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => IIR_HP_Y_Out_R(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => IIR_HP_Y_Out_R(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => IIR_HP_Y_Out_R(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => IIR_HP_Y_Out_R(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => IIR_HP_Y_Out_R(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => IIR_HP_Y_Out_R(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => IIR_HP_Y_Out_R(9),
      R => '0'
    );
\ZFF_X0[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^shiftadd.sr_ready_reg\(0),
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      O => mul_coefs6_in
    );
\counter[0]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0\(0),
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \^state_reg\,
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \counter[0]_i_3__3_n_0\
    );
\counter[0]_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4__3_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__3_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_6
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg[1]\ => \^shiftadd.sr_ready_reg\(0),
      \q_reg_reg[2]\ => \^shiftadd.sr_ready_reg\(1),
      \q_reg_reg__0\(0) => \q_reg_reg__0\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg10_reg[31]\(31 downto 0) => \slv_reg10_reg[31]\(31 downto 0),
      \slv_reg11_reg[31]\(31 downto 0) => \slv_reg11_reg[31]\(31 downto 0),
      \slv_reg12_reg[31]\(31 downto 0) => \slv_reg12_reg[31]\(31 downto 0),
      \slv_reg13_reg[31]\(31 downto 0) => \slv_reg13_reg[31]\(31 downto 0),
      \slv_reg14_reg[31]\(31 downto 0) => \slv_reg14_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      state_reg_reg => \^state_reg\
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1__3_n_0\
    );
\q_reg[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1__3_n_0\
    );
\q_reg[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(1),
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1__3_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1__3_n_0\,
      Q => \q_reg_reg__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1__3_n_0\,
      Q => \^shiftadd.sr_ready_reg\(0),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1__3_n_0\,
      Q => \^shiftadd.sr_ready_reg\(1),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
\state_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \state_reg_i_1__3_n_0\
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg_i_1__3_n_0\,
      Q => \^state_reg\,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_3 is
  port (
    \AUDIO_OUT_L[20]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \AUDIO_OUT_L[19]\ : out STD_LOGIC;
    \AUDIO_OUT_L[18]\ : out STD_LOGIC;
    \AUDIO_OUT_L[17]\ : out STD_LOGIC;
    \AUDIO_OUT_L[16]\ : out STD_LOGIC;
    \AUDIO_OUT_L[15]\ : out STD_LOGIC;
    \AUDIO_OUT_L[14]\ : out STD_LOGIC;
    \AUDIO_OUT_L[13]\ : out STD_LOGIC;
    \AUDIO_OUT_L[12]\ : out STD_LOGIC;
    \AUDIO_OUT_L[11]\ : out STD_LOGIC;
    \AUDIO_OUT_L[10]\ : out STD_LOGIC;
    \AUDIO_OUT_L[9]\ : out STD_LOGIC;
    \AUDIO_OUT_L[8]\ : out STD_LOGIC;
    \AUDIO_OUT_L[7]\ : out STD_LOGIC;
    \AUDIO_OUT_L[6]\ : out STD_LOGIC;
    \AUDIO_OUT_L[5]\ : out STD_LOGIC;
    \AUDIO_OUT_L[4]\ : out STD_LOGIC;
    AUDIO_OUT_L_3_sp_1 : out STD_LOGIC;
    AUDIO_OUT_L_2_sp_1 : out STD_LOGIC;
    AUDIO_OUT_L_1_sp_1 : out STD_LOGIC;
    AUDIO_OUT_L_0_sp_1 : out STD_LOGIC;
    IIR_LP_Done_L : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    \Y_out_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg17_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg18_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg19_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_3 : entity is "IIR_Biquad_II_v3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_3 is
  signal \AUDIO_OUT_L[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \^audio_out_l[20]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \AUDIO_OUT_L[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_L[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal AUDIO_OUT_L_0_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_L_1_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_L_2_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_L_3_sn_1 : STD_LOGIC;
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^data2\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_trigger : STD_LOGIC;
  signal state_reg : STD_LOGIC;
  signal \state_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_AUDIO_OUT_L[23]_INST_0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FILTER_DONE_INST_0_i_1 : label is "soft_lutpair110";
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair65";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair64";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair63";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair62";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair66";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair65";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair64";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair63";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair98";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair97";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair96";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair95";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair99";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair98";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair97";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair96";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair69";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair68";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair67";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair66";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair70";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair69";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair68";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair67";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair102";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair101";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair100";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair99";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair103";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair102";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair101";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair100";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair73";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair72";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair71";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair70";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair74";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair73";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair72";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair71";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair106";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair105";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair104";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair103";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair107";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair106";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair105";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair104";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair77";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair76";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair75";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair74";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair78";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair77";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair76";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair75";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair110";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair109";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair108";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair107";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair111";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair110";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair109";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair108";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair81";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair80";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair79";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair78";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair82";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair81";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair80";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair79";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair114";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair113";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair112";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair111";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair115";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair114";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair113";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair112";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair88";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair87";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair86";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair88";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair87";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair85";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair84";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair83";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair82";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair86";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair85";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair84";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair83";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair117";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair116";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair115";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair117";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair116";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair90";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair89";
  attribute HLUTNM of \Y_out_double[3]_i_4__0\ : label is "lutpair355";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair91";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair90";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair89";
  attribute HLUTNM of \Y_out_double[3]_i_8__0\ : label is "lutpair355";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair61";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair60";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair59";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair62";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair61";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair60";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair59";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair94";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair93";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair92";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair91";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair95";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair94";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair93";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair92";
  attribute SOFT_HLUTNM of \state_reg_i_1__0\ : label is "soft_lutpair110";
begin
  \AUDIO_OUT_L[20]\(23 downto 0) <= \^audio_out_l[20]\(23 downto 0);
  AUDIO_OUT_L_0_sp_1 <= AUDIO_OUT_L_0_sn_1;
  AUDIO_OUT_L_1_sp_1 <= AUDIO_OUT_L_1_sn_1;
  AUDIO_OUT_L_2_sp_1 <= AUDIO_OUT_L_2_sn_1;
  AUDIO_OUT_L_3_sp_1 <= AUDIO_OUT_L_3_sn_1;
  data2(23 downto 0) <= \^data2\(23 downto 0);
\AUDIO_OUT_L[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(0),
      O => AUDIO_OUT_L_0_sn_1
    );
\AUDIO_OUT_L[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(10),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(10),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(10),
      O => \AUDIO_OUT_L[10]\
    );
\AUDIO_OUT_L[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(11),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(11),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(11),
      O => \AUDIO_OUT_L[11]\
    );
\AUDIO_OUT_L[11]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(9),
      I1 => \Y_out_reg[23]_0\(9),
      O => \AUDIO_OUT_L[11]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(8),
      I1 => \Y_out_reg[23]_0\(8),
      O => \AUDIO_OUT_L[11]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[7]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_L[11]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_L[11]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[11]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[11]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_l[20]\(11 downto 8),
      O(3 downto 0) => \^data2\(11 downto 8),
      S(3) => \AUDIO_OUT_L[11]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[11]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[11]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[11]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(11),
      I1 => \Y_out_reg[23]_0\(11),
      O => \AUDIO_OUT_L[11]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[11]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(10),
      I1 => \Y_out_reg[23]_0\(10),
      O => \AUDIO_OUT_L[11]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(12),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(12),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(12),
      O => \AUDIO_OUT_L[12]\
    );
\AUDIO_OUT_L[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(13),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(13),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(13),
      O => \AUDIO_OUT_L[13]\
    );
\AUDIO_OUT_L[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(14),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(14),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(14),
      O => \AUDIO_OUT_L[14]\
    );
\AUDIO_OUT_L[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(15),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(15),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(15),
      O => \AUDIO_OUT_L[15]\
    );
\AUDIO_OUT_L[15]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(13),
      I1 => \Y_out_reg[23]_0\(13),
      O => \AUDIO_OUT_L[15]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(12),
      I1 => \Y_out_reg[23]_0\(12),
      O => \AUDIO_OUT_L[15]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[11]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_L[15]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_L[15]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[15]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[15]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_l[20]\(15 downto 12),
      O(3 downto 0) => \^data2\(15 downto 12),
      S(3) => \AUDIO_OUT_L[15]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[15]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[15]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[15]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(15),
      I1 => \Y_out_reg[23]_0\(15),
      O => \AUDIO_OUT_L[15]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[15]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(14),
      I1 => \Y_out_reg[23]_0\(14),
      O => \AUDIO_OUT_L[15]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(16),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(16),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(16),
      O => \AUDIO_OUT_L[16]\
    );
\AUDIO_OUT_L[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(17),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(17),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(17),
      O => \AUDIO_OUT_L[17]\
    );
\AUDIO_OUT_L[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(18),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(18),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(18),
      O => \AUDIO_OUT_L[18]\
    );
\AUDIO_OUT_L[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(19),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(19),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(19),
      O => \AUDIO_OUT_L[19]\
    );
\AUDIO_OUT_L[19]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(17),
      I1 => \Y_out_reg[23]_0\(17),
      O => \AUDIO_OUT_L[19]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(16),
      I1 => \Y_out_reg[23]_0\(16),
      O => \AUDIO_OUT_L[19]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[15]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_L[19]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_L[19]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[19]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[19]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_l[20]\(19 downto 16),
      O(3 downto 0) => \^data2\(19 downto 16),
      S(3) => \AUDIO_OUT_L[19]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[19]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[19]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[19]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(19),
      I1 => \Y_out_reg[23]_0\(19),
      O => \AUDIO_OUT_L[19]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[19]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(18),
      I1 => \Y_out_reg[23]_0\(18),
      O => \AUDIO_OUT_L[19]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(1),
      O => AUDIO_OUT_L_1_sn_1
    );
\AUDIO_OUT_L[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_L[20]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(0),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => O(0),
      O => AUDIO_OUT_L(0)
    );
\AUDIO_OUT_L[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(20),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(20),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(20),
      O => \AUDIO_OUT_L[20]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_L[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_L[21]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(1),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => O(1),
      O => AUDIO_OUT_L(1)
    );
\AUDIO_OUT_L[21]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(21),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(21),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(21),
      O => \AUDIO_OUT_L[21]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_L[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_L[22]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(2),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => O(2),
      O => AUDIO_OUT_L(2)
    );
\AUDIO_OUT_L[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(22),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(22),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(22),
      O => \AUDIO_OUT_L[22]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_L[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_L[23]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(3),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => O(3),
      O => AUDIO_OUT_L(3)
    );
\AUDIO_OUT_L[23]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(23),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(23),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(23),
      O => \AUDIO_OUT_L[23]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(21),
      I1 => \Y_out_reg[23]_0\(21),
      O => \AUDIO_OUT_L[23]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(20),
      I1 => \Y_out_reg[23]_0\(20),
      O => \AUDIO_OUT_L[23]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[19]_INST_0_i_3_n_0\,
      CO(3) => \NLW_AUDIO_OUT_L[23]_INST_0_i_3_CO_UNCONNECTED\(3),
      CO(2) => \AUDIO_OUT_L[23]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[23]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[23]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^audio_out_l[20]\(22 downto 20),
      O(3 downto 0) => \^data2\(23 downto 20),
      S(3) => \AUDIO_OUT_L[23]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[23]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[23]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[23]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(23),
      I1 => \Y_out_reg[23]_0\(23),
      O => \AUDIO_OUT_L[23]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[23]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(22),
      I1 => \Y_out_reg[23]_0\(22),
      O => \AUDIO_OUT_L[23]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(2),
      O => AUDIO_OUT_L_2_sn_1
    );
\AUDIO_OUT_L[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(3),
      O => AUDIO_OUT_L_3_sn_1
    );
\AUDIO_OUT_L[3]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(1),
      I1 => \Y_out_reg[23]_0\(1),
      O => \AUDIO_OUT_L[3]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(0),
      I1 => \Y_out_reg[23]_0\(0),
      O => \AUDIO_OUT_L[3]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \AUDIO_OUT_L[3]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_L[3]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[3]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[3]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_l[20]\(3 downto 0),
      O(3 downto 0) => \^data2\(3 downto 0),
      S(3) => \AUDIO_OUT_L[3]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[3]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[3]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[3]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(3),
      I1 => \Y_out_reg[23]_0\(3),
      O => \AUDIO_OUT_L[3]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[3]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(2),
      I1 => \Y_out_reg[23]_0\(2),
      O => \AUDIO_OUT_L[3]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(4),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(4),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(4),
      O => \AUDIO_OUT_L[4]\
    );
\AUDIO_OUT_L[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(5),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(5),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(5),
      O => \AUDIO_OUT_L[5]\
    );
\AUDIO_OUT_L[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(6),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(6),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(6),
      O => \AUDIO_OUT_L[6]\
    );
\AUDIO_OUT_L[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(7),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(7),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(7),
      O => \AUDIO_OUT_L[7]\
    );
\AUDIO_OUT_L[7]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(5),
      I1 => \Y_out_reg[23]_0\(5),
      O => \AUDIO_OUT_L[7]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(4),
      I1 => \Y_out_reg[23]_0\(4),
      O => \AUDIO_OUT_L[7]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_L[3]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_L[7]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_L[7]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_L[7]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_L[7]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_l[20]\(7 downto 4),
      O(3 downto 0) => \^data2\(7 downto 4),
      S(3) => \AUDIO_OUT_L[7]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_L[7]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_L[7]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_L[7]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(7),
      I1 => \Y_out_reg[23]_0\(7),
      O => \AUDIO_OUT_L[7]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_L[7]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_l[20]\(6),
      I1 => \Y_out_reg[23]_0\(6),
      O => \AUDIO_OUT_L[7]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_L[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(8),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(8),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(8),
      O => \AUDIO_OUT_L[8]\
    );
\AUDIO_OUT_L[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_l[20]\(9),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(9),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^data2\(9),
      O => \AUDIO_OUT_L[9]\
    );
FILTER_DONE_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => state_reg,
      I1 => \q_reg_reg__0__0\(2),
      I2 => \q_reg_reg__0__0\(1),
      O => IIR_LP_Done_L
    );
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \q_reg_reg__0__0\(2),
      I1 => state_reg,
      I2 => \q_reg_reg__0__0\(0),
      I3 => \q_reg_reg__0__0\(1),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \q_reg_reg__0__0\(2),
      I1 => state_reg,
      I2 => \q_reg_reg__0__0\(1),
      I3 => \q_reg_reg__0__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4__0_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4__0_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8__0_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4__0_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8__0_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => \^audio_out_l[20]\(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => \^audio_out_l[20]\(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => \^audio_out_l[20]\(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => \^audio_out_l[20]\(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => \^audio_out_l[20]\(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => \^audio_out_l[20]\(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => \^audio_out_l[20]\(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => \^audio_out_l[20]\(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => \^audio_out_l[20]\(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => \^audio_out_l[20]\(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => \^audio_out_l[20]\(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => \^audio_out_l[20]\(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => \^audio_out_l[20]\(20),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => \^audio_out_l[20]\(21),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => \^audio_out_l[20]\(22),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => \^audio_out_l[20]\(23),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => \^audio_out_l[20]\(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => \^audio_out_l[20]\(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => \^audio_out_l[20]\(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => \^audio_out_l[20]\(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => \^audio_out_l[20]\(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => \^audio_out_l[20]\(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => \^audio_out_l[20]\(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => \^audio_out_l[20]\(9),
      R => '0'
    );
\ZFF_X0[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => state_reg,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_L(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0__0\(0),
      I1 => \q_reg_reg__0__0\(1),
      I2 => state_reg,
      I3 => \q_reg_reg__0__0\(2),
      O => mul_coefs6_in
    );
\counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0__0\(0),
      I2 => \q_reg_reg__0__0\(1),
      I3 => state_reg,
      I4 => \q_reg_reg__0__0\(2),
      O => \counter[0]_i_3__0_n_0\
    );
\counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4__0_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3__0_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier_5
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg__0\(2 downto 0) => \q_reg_reg__0__0\(2 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg0_reg[31]\(31 downto 0) => \slv_reg0_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg1_reg[31]\(31 downto 0) => Q(31 downto 0),
      \slv_reg2_reg[31]\(31 downto 0) => \slv_reg2_reg[31]\(31 downto 0),
      \slv_reg3_reg[31]\(31 downto 0) => \slv_reg3_reg[31]\(31 downto 0),
      \slv_reg4_reg[31]\(31 downto 0) => \slv_reg4_reg[31]\(31 downto 0),
      state_reg => state_reg
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \q_reg_reg__0__0\(2),
      I1 => state_reg,
      I2 => \q_reg_reg__0__0\(1),
      I3 => \q_reg_reg__0__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0__0\(0),
      I1 => Mul_stage_over,
      I2 => state_reg,
      I3 => \q_reg_reg__0__0\(2),
      I4 => \q_reg_reg__0__0\(1),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1__0_n_0\
    );
\q_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0__0\(0),
      I1 => Mul_stage_over,
      I2 => state_reg,
      I3 => \q_reg_reg__0__0\(2),
      I4 => \q_reg_reg__0__0\(1),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1__0_n_0\
    );
\q_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0__0\(0),
      I1 => state_reg,
      I2 => \q_reg_reg__0__0\(2),
      I3 => \q_reg_reg__0__0\(1),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1__0_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1__0_n_0\,
      Q => \q_reg_reg__0__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1__0_n_0\,
      Q => \q_reg_reg__0__0\(1),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1__0_n_0\,
      Q => \q_reg_reg__0__0\(2),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
\state_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => state_reg,
      I3 => \q_reg_reg__0__0\(1),
      I4 => \q_reg_reg__0__0\(2),
      O => \state_reg_i_1__0_n_0\
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \state_reg_i_1__0_n_0\,
      Q => state_reg,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_4 is
  port (
    state_reg : out STD_LOGIC;
    \ShiftAdd.sr_READY_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \AUDIO_OUT_R[20]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 3 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AUDIO_OUT_R[19]\ : out STD_LOGIC;
    \AUDIO_OUT_R[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AUDIO_OUT_R[18]\ : out STD_LOGIC;
    \AUDIO_OUT_R[17]\ : out STD_LOGIC;
    \AUDIO_OUT_R[16]\ : out STD_LOGIC;
    \AUDIO_OUT_R[15]\ : out STD_LOGIC;
    \AUDIO_OUT_R[20]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AUDIO_OUT_R[14]\ : out STD_LOGIC;
    \AUDIO_OUT_R[13]\ : out STD_LOGIC;
    \AUDIO_OUT_R[12]\ : out STD_LOGIC;
    \AUDIO_OUT_R[11]\ : out STD_LOGIC;
    \AUDIO_OUT_R[20]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AUDIO_OUT_R[10]\ : out STD_LOGIC;
    \AUDIO_OUT_R[9]\ : out STD_LOGIC;
    \AUDIO_OUT_R[8]\ : out STD_LOGIC;
    \AUDIO_OUT_R[7]\ : out STD_LOGIC;
    \AUDIO_OUT_R[20]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \AUDIO_OUT_R[6]\ : out STD_LOGIC;
    \AUDIO_OUT_R[5]\ : out STD_LOGIC;
    \AUDIO_OUT_R[4]\ : out STD_LOGIC;
    AUDIO_OUT_R_3_sp_1 : out STD_LOGIC;
    \AUDIO_OUT_R[20]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_OUT_R_2_sp_1 : out STD_LOGIC;
    AUDIO_OUT_R_1_sp_1 : out STD_LOGIC;
    AUDIO_OUT_R_0_sp_1 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    \Y_out_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg17_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg18_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg19_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_out_reg[22]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_4 : entity is "IIR_Biquad_II_v3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_4 is
  signal \AUDIO_OUT_R[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \^audio_out_r[20]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^audio_out_r[20]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_out_r[20]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_out_r[20]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_out_r[20]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^audio_out_r[20]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \AUDIO_OUT_R[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_3_n_1\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_3_n_2\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_3_n_3\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \AUDIO_OUT_R[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal AUDIO_OUT_R_0_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_R_1_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_R_2_sn_1 : STD_LOGIC;
  signal AUDIO_OUT_R_3_sn_1 : STD_LOGIC;
  signal Mul_Ready : STD_LOGIC;
  signal Mul_stage_over : STD_LOGIC;
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^shiftadd.sr_ready_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Y_out_double : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Y_out_double0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Y_out_double[11]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[11]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[15]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[19]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[23]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[27]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_18_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_19_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_20_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_21_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_22_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_23_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_24_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_25_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_26_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[31]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[3]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_12_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_13_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_14_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_15_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_16_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_17_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_2_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_3_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_4_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_5_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_6_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_7_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_8_n_0\ : STD_LOGIC;
  signal \Y_out_double[7]_i_9_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Y_out_double_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal ZFF_X00 : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[10]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[11]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[12]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[13]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[16]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[17]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[18]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[19]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[20]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[21]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[22]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[23]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[24]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[25]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[26]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[27]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[28]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[31]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[8]\ : STD_LOGIC;
  signal \ZFF_X0_reg_n_0_[9]\ : STD_LOGIC;
  signal ZFF_X1 : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal ZFF_X2 : STD_LOGIC_VECTOR ( 30 downto 6 );
  signal ZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter[0]_i_4_n_0\ : STD_LOGIC;
  signal counter_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \counter_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal mul_coefs6_in : STD_LOGIC;
  signal mul_n_1 : STD_LOGIC;
  signal mul_n_2 : STD_LOGIC;
  signal mul_n_3 : STD_LOGIC;
  signal mul_n_4 : STD_LOGIC;
  signal mul_n_5 : STD_LOGIC;
  signal mul_n_6 : STD_LOGIC;
  signal mul_n_7 : STD_LOGIC;
  signal mul_result : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X0_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_X2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_X2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y1_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal pgZFF_Y2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pgZFF_Y2_quad : STD_LOGIC_VECTOR ( 61 downto 30 );
  signal \q_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_trigger : STD_LOGIC;
  signal \^state_reg\ : STD_LOGIC;
  signal state_reg_i_1_n_0 : STD_LOGIC;
  signal sum_stg_a : STD_LOGIC;
  signal trunc_out : STD_LOGIC;
  signal trunc_prods : STD_LOGIC;
  signal \NLW_AUDIO_OUT_R[23]_INST_0_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[11]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[15]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[19]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[23]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[3]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \AUDIO_OUT_R[7]_INST_0_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute HLUTNM : string;
  attribute HLUTNM of \Y_out_double[11]_i_11\ : label is "lutpair6";
  attribute HLUTNM of \Y_out_double[11]_i_12\ : label is "lutpair5";
  attribute HLUTNM of \Y_out_double[11]_i_13\ : label is "lutpair4";
  attribute HLUTNM of \Y_out_double[11]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \Y_out_double[11]_i_15\ : label is "lutpair7";
  attribute HLUTNM of \Y_out_double[11]_i_16\ : label is "lutpair6";
  attribute HLUTNM of \Y_out_double[11]_i_17\ : label is "lutpair5";
  attribute HLUTNM of \Y_out_double[11]_i_18\ : label is "lutpair4";
  attribute HLUTNM of \Y_out_double[11]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \Y_out_double[11]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \Y_out_double[11]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \Y_out_double[11]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \Y_out_double[11]_i_6\ : label is "lutpair40";
  attribute HLUTNM of \Y_out_double[11]_i_7\ : label is "lutpair39";
  attribute HLUTNM of \Y_out_double[11]_i_8\ : label is "lutpair38";
  attribute HLUTNM of \Y_out_double[11]_i_9\ : label is "lutpair37";
  attribute HLUTNM of \Y_out_double[15]_i_11\ : label is "lutpair10";
  attribute HLUTNM of \Y_out_double[15]_i_12\ : label is "lutpair9";
  attribute HLUTNM of \Y_out_double[15]_i_13\ : label is "lutpair8";
  attribute HLUTNM of \Y_out_double[15]_i_14\ : label is "lutpair7";
  attribute HLUTNM of \Y_out_double[15]_i_15\ : label is "lutpair11";
  attribute HLUTNM of \Y_out_double[15]_i_16\ : label is "lutpair10";
  attribute HLUTNM of \Y_out_double[15]_i_17\ : label is "lutpair9";
  attribute HLUTNM of \Y_out_double[15]_i_18\ : label is "lutpair8";
  attribute HLUTNM of \Y_out_double[15]_i_2\ : label is "lutpair43";
  attribute HLUTNM of \Y_out_double[15]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \Y_out_double[15]_i_4\ : label is "lutpair41";
  attribute HLUTNM of \Y_out_double[15]_i_5\ : label is "lutpair40";
  attribute HLUTNM of \Y_out_double[15]_i_6\ : label is "lutpair44";
  attribute HLUTNM of \Y_out_double[15]_i_7\ : label is "lutpair43";
  attribute HLUTNM of \Y_out_double[15]_i_8\ : label is "lutpair42";
  attribute HLUTNM of \Y_out_double[15]_i_9\ : label is "lutpair41";
  attribute HLUTNM of \Y_out_double[19]_i_11\ : label is "lutpair14";
  attribute HLUTNM of \Y_out_double[19]_i_12\ : label is "lutpair13";
  attribute HLUTNM of \Y_out_double[19]_i_13\ : label is "lutpair12";
  attribute HLUTNM of \Y_out_double[19]_i_14\ : label is "lutpair11";
  attribute HLUTNM of \Y_out_double[19]_i_15\ : label is "lutpair15";
  attribute HLUTNM of \Y_out_double[19]_i_16\ : label is "lutpair14";
  attribute HLUTNM of \Y_out_double[19]_i_17\ : label is "lutpair13";
  attribute HLUTNM of \Y_out_double[19]_i_18\ : label is "lutpair12";
  attribute HLUTNM of \Y_out_double[19]_i_2\ : label is "lutpair47";
  attribute HLUTNM of \Y_out_double[19]_i_3\ : label is "lutpair46";
  attribute HLUTNM of \Y_out_double[19]_i_4\ : label is "lutpair45";
  attribute HLUTNM of \Y_out_double[19]_i_5\ : label is "lutpair44";
  attribute HLUTNM of \Y_out_double[19]_i_6\ : label is "lutpair48";
  attribute HLUTNM of \Y_out_double[19]_i_7\ : label is "lutpair47";
  attribute HLUTNM of \Y_out_double[19]_i_8\ : label is "lutpair46";
  attribute HLUTNM of \Y_out_double[19]_i_9\ : label is "lutpair45";
  attribute HLUTNM of \Y_out_double[23]_i_11\ : label is "lutpair18";
  attribute HLUTNM of \Y_out_double[23]_i_12\ : label is "lutpair17";
  attribute HLUTNM of \Y_out_double[23]_i_13\ : label is "lutpair16";
  attribute HLUTNM of \Y_out_double[23]_i_14\ : label is "lutpair15";
  attribute HLUTNM of \Y_out_double[23]_i_15\ : label is "lutpair19";
  attribute HLUTNM of \Y_out_double[23]_i_16\ : label is "lutpair18";
  attribute HLUTNM of \Y_out_double[23]_i_17\ : label is "lutpair17";
  attribute HLUTNM of \Y_out_double[23]_i_18\ : label is "lutpair16";
  attribute HLUTNM of \Y_out_double[23]_i_2\ : label is "lutpair51";
  attribute HLUTNM of \Y_out_double[23]_i_3\ : label is "lutpair50";
  attribute HLUTNM of \Y_out_double[23]_i_4\ : label is "lutpair49";
  attribute HLUTNM of \Y_out_double[23]_i_5\ : label is "lutpair48";
  attribute HLUTNM of \Y_out_double[23]_i_6\ : label is "lutpair52";
  attribute HLUTNM of \Y_out_double[23]_i_7\ : label is "lutpair51";
  attribute HLUTNM of \Y_out_double[23]_i_8\ : label is "lutpair50";
  attribute HLUTNM of \Y_out_double[23]_i_9\ : label is "lutpair49";
  attribute HLUTNM of \Y_out_double[27]_i_11\ : label is "lutpair22";
  attribute HLUTNM of \Y_out_double[27]_i_12\ : label is "lutpair21";
  attribute HLUTNM of \Y_out_double[27]_i_13\ : label is "lutpair20";
  attribute HLUTNM of \Y_out_double[27]_i_14\ : label is "lutpair19";
  attribute HLUTNM of \Y_out_double[27]_i_15\ : label is "lutpair23";
  attribute HLUTNM of \Y_out_double[27]_i_16\ : label is "lutpair22";
  attribute HLUTNM of \Y_out_double[27]_i_17\ : label is "lutpair21";
  attribute HLUTNM of \Y_out_double[27]_i_18\ : label is "lutpair20";
  attribute HLUTNM of \Y_out_double[27]_i_2\ : label is "lutpair55";
  attribute HLUTNM of \Y_out_double[27]_i_3\ : label is "lutpair54";
  attribute HLUTNM of \Y_out_double[27]_i_4\ : label is "lutpair53";
  attribute HLUTNM of \Y_out_double[27]_i_5\ : label is "lutpair52";
  attribute HLUTNM of \Y_out_double[27]_i_6\ : label is "lutpair56";
  attribute HLUTNM of \Y_out_double[27]_i_7\ : label is "lutpair55";
  attribute HLUTNM of \Y_out_double[27]_i_8\ : label is "lutpair54";
  attribute HLUTNM of \Y_out_double[27]_i_9\ : label is "lutpair53";
  attribute HLUTNM of \Y_out_double[31]_i_12\ : label is "lutpair29";
  attribute HLUTNM of \Y_out_double[31]_i_13\ : label is "lutpair28";
  attribute HLUTNM of \Y_out_double[31]_i_14\ : label is "lutpair27";
  attribute HLUTNM of \Y_out_double[31]_i_17\ : label is "lutpair29";
  attribute HLUTNM of \Y_out_double[31]_i_18\ : label is "lutpair28";
  attribute HLUTNM of \Y_out_double[31]_i_19\ : label is "lutpair26";
  attribute HLUTNM of \Y_out_double[31]_i_20\ : label is "lutpair25";
  attribute HLUTNM of \Y_out_double[31]_i_21\ : label is "lutpair24";
  attribute HLUTNM of \Y_out_double[31]_i_22\ : label is "lutpair23";
  attribute HLUTNM of \Y_out_double[31]_i_23\ : label is "lutpair27";
  attribute HLUTNM of \Y_out_double[31]_i_24\ : label is "lutpair26";
  attribute HLUTNM of \Y_out_double[31]_i_25\ : label is "lutpair25";
  attribute HLUTNM of \Y_out_double[31]_i_26\ : label is "lutpair24";
  attribute HLUTNM of \Y_out_double[31]_i_3\ : label is "lutpair58";
  attribute HLUTNM of \Y_out_double[31]_i_4\ : label is "lutpair57";
  attribute HLUTNM of \Y_out_double[31]_i_5\ : label is "lutpair56";
  attribute HLUTNM of \Y_out_double[31]_i_8\ : label is "lutpair58";
  attribute HLUTNM of \Y_out_double[31]_i_9\ : label is "lutpair57";
  attribute HLUTNM of \Y_out_double[3]_i_2\ : label is "lutpair31";
  attribute HLUTNM of \Y_out_double[3]_i_3\ : label is "lutpair30";
  attribute HLUTNM of \Y_out_double[3]_i_4\ : label is "lutpair354";
  attribute HLUTNM of \Y_out_double[3]_i_5\ : label is "lutpair32";
  attribute HLUTNM of \Y_out_double[3]_i_6\ : label is "lutpair31";
  attribute HLUTNM of \Y_out_double[3]_i_7\ : label is "lutpair30";
  attribute HLUTNM of \Y_out_double[3]_i_8\ : label is "lutpair354";
  attribute HLUTNM of \Y_out_double[7]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \Y_out_double[7]_i_12\ : label is "lutpair1";
  attribute HLUTNM of \Y_out_double[7]_i_13\ : label is "lutpair0";
  attribute HLUTNM of \Y_out_double[7]_i_14\ : label is "lutpair3";
  attribute HLUTNM of \Y_out_double[7]_i_15\ : label is "lutpair2";
  attribute HLUTNM of \Y_out_double[7]_i_16\ : label is "lutpair1";
  attribute HLUTNM of \Y_out_double[7]_i_17\ : label is "lutpair0";
  attribute HLUTNM of \Y_out_double[7]_i_2\ : label is "lutpair35";
  attribute HLUTNM of \Y_out_double[7]_i_3\ : label is "lutpair34";
  attribute HLUTNM of \Y_out_double[7]_i_4\ : label is "lutpair33";
  attribute HLUTNM of \Y_out_double[7]_i_5\ : label is "lutpair32";
  attribute HLUTNM of \Y_out_double[7]_i_6\ : label is "lutpair36";
  attribute HLUTNM of \Y_out_double[7]_i_7\ : label is "lutpair35";
  attribute HLUTNM of \Y_out_double[7]_i_8\ : label is "lutpair34";
  attribute HLUTNM of \Y_out_double[7]_i_9\ : label is "lutpair33";
begin
  \AUDIO_OUT_R[20]\(23 downto 0) <= \^audio_out_r[20]\(23 downto 0);
  \AUDIO_OUT_R[20]_0\(3 downto 0) <= \^audio_out_r[20]_0\(3 downto 0);
  \AUDIO_OUT_R[20]_1\(3 downto 0) <= \^audio_out_r[20]_1\(3 downto 0);
  \AUDIO_OUT_R[20]_2\(3 downto 0) <= \^audio_out_r[20]_2\(3 downto 0);
  \AUDIO_OUT_R[20]_3\(3 downto 0) <= \^audio_out_r[20]_3\(3 downto 0);
  \AUDIO_OUT_R[20]_4\(3 downto 0) <= \^audio_out_r[20]_4\(3 downto 0);
  AUDIO_OUT_R_0_sp_1 <= AUDIO_OUT_R_0_sn_1;
  AUDIO_OUT_R_1_sp_1 <= AUDIO_OUT_R_1_sn_1;
  AUDIO_OUT_R_2_sp_1 <= AUDIO_OUT_R_2_sn_1;
  AUDIO_OUT_R_3_sp_1 <= AUDIO_OUT_R_3_sn_1;
  O(3 downto 0) <= \^o\(3 downto 0);
  \ShiftAdd.sr_READY_reg\(1 downto 0) <= \^shiftadd.sr_ready_reg\(1 downto 0);
  state_reg <= \^state_reg\;
\AUDIO_OUT_R[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(0),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(0),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_4\(0),
      O => AUDIO_OUT_R_0_sn_1
    );
\AUDIO_OUT_R[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(10),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(10),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_2\(2),
      O => \AUDIO_OUT_R[10]\
    );
\AUDIO_OUT_R[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(11),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(11),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_2\(3),
      O => \AUDIO_OUT_R[11]\
    );
\AUDIO_OUT_R[11]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(9),
      I1 => \Y_out_reg[23]_0\(9),
      O => \AUDIO_OUT_R[11]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(8),
      I1 => \Y_out_reg[23]_0\(8),
      O => \AUDIO_OUT_R[11]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[7]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_R[11]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_R[11]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[11]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[11]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_r[20]\(11 downto 8),
      O(3 downto 0) => \^audio_out_r[20]_2\(3 downto 0),
      S(3) => \AUDIO_OUT_R[11]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[11]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[11]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[11]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(11),
      I1 => \Y_out_reg[23]_0\(11),
      O => \AUDIO_OUT_R[11]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[11]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(10),
      I1 => \Y_out_reg[23]_0\(10),
      O => \AUDIO_OUT_R[11]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(12),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(12),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_1\(0),
      O => \AUDIO_OUT_R[12]\
    );
\AUDIO_OUT_R[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(13),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(13),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_1\(1),
      O => \AUDIO_OUT_R[13]\
    );
\AUDIO_OUT_R[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(14),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(14),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_1\(2),
      O => \AUDIO_OUT_R[14]\
    );
\AUDIO_OUT_R[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(15),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(15),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_1\(3),
      O => \AUDIO_OUT_R[15]\
    );
\AUDIO_OUT_R[15]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(13),
      I1 => \Y_out_reg[23]_0\(13),
      O => \AUDIO_OUT_R[15]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(12),
      I1 => \Y_out_reg[23]_0\(12),
      O => \AUDIO_OUT_R[15]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[11]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_R[15]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_R[15]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[15]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[15]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_r[20]\(15 downto 12),
      O(3 downto 0) => \^audio_out_r[20]_1\(3 downto 0),
      S(3) => \AUDIO_OUT_R[15]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[15]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[15]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[15]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(15),
      I1 => \Y_out_reg[23]_0\(15),
      O => \AUDIO_OUT_R[15]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[15]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(14),
      I1 => \Y_out_reg[23]_0\(14),
      O => \AUDIO_OUT_R[15]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[16]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(16),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(16),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_0\(0),
      O => \AUDIO_OUT_R[16]\
    );
\AUDIO_OUT_R[17]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(17),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(17),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_0\(1),
      O => \AUDIO_OUT_R[17]\
    );
\AUDIO_OUT_R[18]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(18),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(18),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_0\(2),
      O => \AUDIO_OUT_R[18]\
    );
\AUDIO_OUT_R[19]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(19),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(19),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_0\(3),
      O => \AUDIO_OUT_R[19]\
    );
\AUDIO_OUT_R[19]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(17),
      I1 => \Y_out_reg[23]_0\(17),
      O => \AUDIO_OUT_R[19]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(16),
      I1 => \Y_out_reg[23]_0\(16),
      O => \AUDIO_OUT_R[19]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[15]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_R[19]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_R[19]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[19]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[19]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_r[20]\(19 downto 16),
      O(3 downto 0) => \^audio_out_r[20]_0\(3 downto 0),
      S(3) => \AUDIO_OUT_R[19]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[19]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[19]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[19]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(19),
      I1 => \Y_out_reg[23]_0\(19),
      O => \AUDIO_OUT_R[19]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[19]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(18),
      I1 => \Y_out_reg[23]_0\(18),
      O => \AUDIO_OUT_R[19]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(1),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(1),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_4\(1),
      O => AUDIO_OUT_R_1_sn_1
    );
\AUDIO_OUT_R[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_R[20]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(0),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \Y_out_reg[22]_0\(0),
      O => AUDIO_OUT_R(0)
    );
\AUDIO_OUT_R[20]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(20),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(20),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^o\(0),
      O => \AUDIO_OUT_R[20]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_R[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_R[21]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(1),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \Y_out_reg[22]_0\(1),
      O => AUDIO_OUT_R(1)
    );
\AUDIO_OUT_R[21]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(21),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(21),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^o\(1),
      O => \AUDIO_OUT_R[21]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_R[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_R[22]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(2),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \Y_out_reg[22]_0\(2),
      O => AUDIO_OUT_R(2)
    );
\AUDIO_OUT_R[22]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(22),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(22),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^o\(2),
      O => \AUDIO_OUT_R[22]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_R[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8BBBBBB8888888"
    )
        port map (
      I0 => \AUDIO_OUT_R[23]_INST_0_i_1_n_0\,
      I1 => \slv_reg17_reg[0]\(0),
      I2 => \slv_reg18_reg[0]\(0),
      I3 => \Y_out_reg[23]_1\(3),
      I4 => \slv_reg19_reg[0]\(0),
      I5 => \Y_out_reg[22]_0\(3),
      O => AUDIO_OUT_R(3)
    );
\AUDIO_OUT_R[23]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(23),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(23),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^o\(3),
      O => \AUDIO_OUT_R[23]_INST_0_i_1_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(21),
      I1 => \Y_out_reg[23]_0\(21),
      O => \AUDIO_OUT_R[23]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(20),
      I1 => \Y_out_reg[23]_0\(20),
      O => \AUDIO_OUT_R[23]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[19]_INST_0_i_3_n_0\,
      CO(3) => \NLW_AUDIO_OUT_R[23]_INST_0_i_3_CO_UNCONNECTED\(3),
      CO(2) => \AUDIO_OUT_R[23]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[23]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[23]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^audio_out_r[20]\(22 downto 20),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \AUDIO_OUT_R[23]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[23]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[23]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[23]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(23),
      I1 => \Y_out_reg[23]_0\(23),
      O => \AUDIO_OUT_R[23]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[23]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(22),
      I1 => \Y_out_reg[23]_0\(22),
      O => \AUDIO_OUT_R[23]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(2),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(2),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_4\(2),
      O => AUDIO_OUT_R_2_sn_1
    );
\AUDIO_OUT_R[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(3),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(3),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_4\(3),
      O => AUDIO_OUT_R_3_sn_1
    );
\AUDIO_OUT_R[3]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(1),
      I1 => \Y_out_reg[23]_0\(1),
      O => \AUDIO_OUT_R[3]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(0),
      I1 => \Y_out_reg[23]_0\(0),
      O => \AUDIO_OUT_R[3]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \AUDIO_OUT_R[3]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_R[3]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[3]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[3]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_r[20]\(3 downto 0),
      O(3 downto 0) => \^audio_out_r[20]_4\(3 downto 0),
      S(3) => \AUDIO_OUT_R[3]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[3]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[3]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[3]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(3),
      I1 => \Y_out_reg[23]_0\(3),
      O => \AUDIO_OUT_R[3]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[3]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(2),
      I1 => \Y_out_reg[23]_0\(2),
      O => \AUDIO_OUT_R[3]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[4]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(4),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(4),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_3\(0),
      O => \AUDIO_OUT_R[4]\
    );
\AUDIO_OUT_R[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(5),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(5),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_3\(1),
      O => \AUDIO_OUT_R[5]\
    );
\AUDIO_OUT_R[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(6),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(6),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_3\(2),
      O => \AUDIO_OUT_R[6]\
    );
\AUDIO_OUT_R[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(7),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(7),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_3\(3),
      O => \AUDIO_OUT_R[7]\
    );
\AUDIO_OUT_R[7]_INST_0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(5),
      I1 => \Y_out_reg[23]_0\(5),
      O => \AUDIO_OUT_R[7]_INST_0_i_10_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(4),
      I1 => \Y_out_reg[23]_0\(4),
      O => \AUDIO_OUT_R[7]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \AUDIO_OUT_R[3]_INST_0_i_3_n_0\,
      CO(3) => \AUDIO_OUT_R[7]_INST_0_i_3_n_0\,
      CO(2) => \AUDIO_OUT_R[7]_INST_0_i_3_n_1\,
      CO(1) => \AUDIO_OUT_R[7]_INST_0_i_3_n_2\,
      CO(0) => \AUDIO_OUT_R[7]_INST_0_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^audio_out_r[20]\(7 downto 4),
      O(3 downto 0) => \^audio_out_r[20]_3\(3 downto 0),
      S(3) => \AUDIO_OUT_R[7]_INST_0_i_8_n_0\,
      S(2) => \AUDIO_OUT_R[7]_INST_0_i_9_n_0\,
      S(1) => \AUDIO_OUT_R[7]_INST_0_i_10_n_0\,
      S(0) => \AUDIO_OUT_R[7]_INST_0_i_11_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(7),
      I1 => \Y_out_reg[23]_0\(7),
      O => \AUDIO_OUT_R[7]_INST_0_i_8_n_0\
    );
\AUDIO_OUT_R[7]_INST_0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^audio_out_r[20]\(6),
      I1 => \Y_out_reg[23]_0\(6),
      O => \AUDIO_OUT_R[7]_INST_0_i_9_n_0\
    );
\AUDIO_OUT_R[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(8),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(8),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_2\(0),
      O => \AUDIO_OUT_R[8]\
    );
\AUDIO_OUT_R[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^audio_out_r[20]\(9),
      I1 => \slv_reg18_reg[0]\(0),
      I2 => \Y_out_reg[23]_0\(9),
      I3 => \slv_reg19_reg[0]\(0),
      I4 => \^audio_out_r[20]_2\(1),
      O => \AUDIO_OUT_R[9]\
    );
Mul_stage_over_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_1,
      Q => Mul_stage_over,
      R => '0'
    );
\Y_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \q_reg_reg__0\(0),
      I3 => \^shiftadd.sr_ready_reg\(0),
      O => trunc_out
    );
\Y_out_double[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      O => \Y_out_double[11]_i_11_n_0\
    );
\Y_out_double[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      O => \Y_out_double[11]_i_12_n_0\
    );
\Y_out_double[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      O => \Y_out_double[11]_i_13_n_0\
    );
\Y_out_double[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      O => \Y_out_double[11]_i_14_n_0\
    );
\Y_out_double[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      I3 => \Y_out_double[11]_i_11_n_0\,
      O => \Y_out_double[11]_i_15_n_0\
    );
\Y_out_double[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(6),
      I1 => pgZFF_Y2(6),
      I2 => pgZFF_X0(6),
      I3 => \Y_out_double[11]_i_12_n_0\,
      O => \Y_out_double[11]_i_16_n_0\
    );
\Y_out_double[11]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(5),
      I1 => pgZFF_Y2(5),
      I2 => pgZFF_X0(5),
      I3 => \Y_out_double[11]_i_13_n_0\,
      O => \Y_out_double[11]_i_17_n_0\
    );
\Y_out_double[11]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(4),
      I1 => pgZFF_Y2(4),
      I2 => pgZFF_X0(4),
      I3 => \Y_out_double[11]_i_14_n_0\,
      O => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      O => \Y_out_double[11]_i_2_n_0\
    );
\Y_out_double[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      O => \Y_out_double[11]_i_3_n_0\
    );
\Y_out_double[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      O => \Y_out_double[11]_i_4_n_0\
    );
\Y_out_double[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      O => \Y_out_double[11]_i_5_n_0\
    );
\Y_out_double[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      I3 => \Y_out_double[11]_i_2_n_0\,
      O => \Y_out_double[11]_i_6_n_0\
    );
\Y_out_double[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_5\,
      I1 => pgZFF_X1(10),
      I2 => pgZFF_X2(10),
      I3 => \Y_out_double[11]_i_3_n_0\,
      O => \Y_out_double[11]_i_7_n_0\
    );
\Y_out_double[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_6\,
      I1 => pgZFF_X1(9),
      I2 => pgZFF_X2(9),
      I3 => \Y_out_double[11]_i_4_n_0\,
      O => \Y_out_double[11]_i_8_n_0\
    );
\Y_out_double[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_7\,
      I1 => pgZFF_X1(8),
      I2 => pgZFF_X2(8),
      I3 => \Y_out_double[11]_i_5_n_0\,
      O => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      O => \Y_out_double[15]_i_11_n_0\
    );
\Y_out_double[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      O => \Y_out_double[15]_i_12_n_0\
    );
\Y_out_double[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      O => \Y_out_double[15]_i_13_n_0\
    );
\Y_out_double[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(7),
      I1 => pgZFF_Y2(7),
      I2 => pgZFF_X0(7),
      O => \Y_out_double[15]_i_14_n_0\
    );
\Y_out_double[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      I3 => \Y_out_double[15]_i_11_n_0\,
      O => \Y_out_double[15]_i_15_n_0\
    );
\Y_out_double[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(10),
      I1 => pgZFF_Y2(10),
      I2 => pgZFF_X0(10),
      I3 => \Y_out_double[15]_i_12_n_0\,
      O => \Y_out_double[15]_i_16_n_0\
    );
\Y_out_double[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(9),
      I1 => pgZFF_Y2(9),
      I2 => pgZFF_X0(9),
      I3 => \Y_out_double[15]_i_13_n_0\,
      O => \Y_out_double[15]_i_17_n_0\
    );
\Y_out_double[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(8),
      I1 => pgZFF_Y2(8),
      I2 => pgZFF_X0(8),
      I3 => \Y_out_double[15]_i_14_n_0\,
      O => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      O => \Y_out_double[15]_i_2_n_0\
    );
\Y_out_double[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      O => \Y_out_double[15]_i_3_n_0\
    );
\Y_out_double[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      O => \Y_out_double[15]_i_4_n_0\
    );
\Y_out_double[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[15]_i_10_n_4\,
      I1 => pgZFF_X1(11),
      I2 => pgZFF_X2(11),
      O => \Y_out_double[15]_i_5_n_0\
    );
\Y_out_double[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      I3 => \Y_out_double[15]_i_2_n_0\,
      O => \Y_out_double[15]_i_6_n_0\
    );
\Y_out_double[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_5\,
      I1 => pgZFF_X1(14),
      I2 => pgZFF_X2(14),
      I3 => \Y_out_double[15]_i_3_n_0\,
      O => \Y_out_double[15]_i_7_n_0\
    );
\Y_out_double[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_6\,
      I1 => pgZFF_X1(13),
      I2 => pgZFF_X2(13),
      I3 => \Y_out_double[15]_i_4_n_0\,
      O => \Y_out_double[15]_i_8_n_0\
    );
\Y_out_double[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_7\,
      I1 => pgZFF_X1(12),
      I2 => pgZFF_X2(12),
      I3 => \Y_out_double[15]_i_5_n_0\,
      O => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      O => \Y_out_double[19]_i_11_n_0\
    );
\Y_out_double[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      O => \Y_out_double[19]_i_12_n_0\
    );
\Y_out_double[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      O => \Y_out_double[19]_i_13_n_0\
    );
\Y_out_double[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(11),
      I1 => pgZFF_Y2(11),
      I2 => pgZFF_X0(11),
      O => \Y_out_double[19]_i_14_n_0\
    );
\Y_out_double[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      I3 => \Y_out_double[19]_i_11_n_0\,
      O => \Y_out_double[19]_i_15_n_0\
    );
\Y_out_double[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(14),
      I1 => pgZFF_Y2(14),
      I2 => pgZFF_X0(14),
      I3 => \Y_out_double[19]_i_12_n_0\,
      O => \Y_out_double[19]_i_16_n_0\
    );
\Y_out_double[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(13),
      I1 => pgZFF_Y2(13),
      I2 => pgZFF_X0(13),
      I3 => \Y_out_double[19]_i_13_n_0\,
      O => \Y_out_double[19]_i_17_n_0\
    );
\Y_out_double[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(12),
      I1 => pgZFF_Y2(12),
      I2 => pgZFF_X0(12),
      I3 => \Y_out_double[19]_i_14_n_0\,
      O => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      O => \Y_out_double[19]_i_2_n_0\
    );
\Y_out_double[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      O => \Y_out_double[19]_i_3_n_0\
    );
\Y_out_double[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      O => \Y_out_double[19]_i_4_n_0\
    );
\Y_out_double[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[19]_i_10_n_4\,
      I1 => pgZFF_X1(15),
      I2 => pgZFF_X2(15),
      O => \Y_out_double[19]_i_5_n_0\
    );
\Y_out_double[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      I3 => \Y_out_double[19]_i_2_n_0\,
      O => \Y_out_double[19]_i_6_n_0\
    );
\Y_out_double[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_5\,
      I1 => pgZFF_X1(18),
      I2 => pgZFF_X2(18),
      I3 => \Y_out_double[19]_i_3_n_0\,
      O => \Y_out_double[19]_i_7_n_0\
    );
\Y_out_double[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_6\,
      I1 => pgZFF_X1(17),
      I2 => pgZFF_X2(17),
      I3 => \Y_out_double[19]_i_4_n_0\,
      O => \Y_out_double[19]_i_8_n_0\
    );
\Y_out_double[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_7\,
      I1 => pgZFF_X1(16),
      I2 => pgZFF_X2(16),
      I3 => \Y_out_double[19]_i_5_n_0\,
      O => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      O => \Y_out_double[23]_i_11_n_0\
    );
\Y_out_double[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      O => \Y_out_double[23]_i_12_n_0\
    );
\Y_out_double[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      O => \Y_out_double[23]_i_13_n_0\
    );
\Y_out_double[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(15),
      I1 => pgZFF_Y2(15),
      I2 => pgZFF_X0(15),
      O => \Y_out_double[23]_i_14_n_0\
    );
\Y_out_double[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      I3 => \Y_out_double[23]_i_11_n_0\,
      O => \Y_out_double[23]_i_15_n_0\
    );
\Y_out_double[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(18),
      I1 => pgZFF_Y2(18),
      I2 => pgZFF_X0(18),
      I3 => \Y_out_double[23]_i_12_n_0\,
      O => \Y_out_double[23]_i_16_n_0\
    );
\Y_out_double[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(17),
      I1 => pgZFF_Y2(17),
      I2 => pgZFF_X0(17),
      I3 => \Y_out_double[23]_i_13_n_0\,
      O => \Y_out_double[23]_i_17_n_0\
    );
\Y_out_double[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(16),
      I1 => pgZFF_Y2(16),
      I2 => pgZFF_X0(16),
      I3 => \Y_out_double[23]_i_14_n_0\,
      O => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      O => \Y_out_double[23]_i_2_n_0\
    );
\Y_out_double[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      O => \Y_out_double[23]_i_3_n_0\
    );
\Y_out_double[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      O => \Y_out_double[23]_i_4_n_0\
    );
\Y_out_double[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[23]_i_10_n_4\,
      I1 => pgZFF_X1(19),
      I2 => pgZFF_X2(19),
      O => \Y_out_double[23]_i_5_n_0\
    );
\Y_out_double[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      I3 => \Y_out_double[23]_i_2_n_0\,
      O => \Y_out_double[23]_i_6_n_0\
    );
\Y_out_double[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_5\,
      I1 => pgZFF_X1(22),
      I2 => pgZFF_X2(22),
      I3 => \Y_out_double[23]_i_3_n_0\,
      O => \Y_out_double[23]_i_7_n_0\
    );
\Y_out_double[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_6\,
      I1 => pgZFF_X1(21),
      I2 => pgZFF_X2(21),
      I3 => \Y_out_double[23]_i_4_n_0\,
      O => \Y_out_double[23]_i_8_n_0\
    );
\Y_out_double[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_7\,
      I1 => pgZFF_X1(20),
      I2 => pgZFF_X2(20),
      I3 => \Y_out_double[23]_i_5_n_0\,
      O => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      O => \Y_out_double[27]_i_11_n_0\
    );
\Y_out_double[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      O => \Y_out_double[27]_i_12_n_0\
    );
\Y_out_double[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      O => \Y_out_double[27]_i_13_n_0\
    );
\Y_out_double[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(19),
      I1 => pgZFF_Y2(19),
      I2 => pgZFF_X0(19),
      O => \Y_out_double[27]_i_14_n_0\
    );
\Y_out_double[27]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      I3 => \Y_out_double[27]_i_11_n_0\,
      O => \Y_out_double[27]_i_15_n_0\
    );
\Y_out_double[27]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(22),
      I1 => pgZFF_Y2(22),
      I2 => pgZFF_X0(22),
      I3 => \Y_out_double[27]_i_12_n_0\,
      O => \Y_out_double[27]_i_16_n_0\
    );
\Y_out_double[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(21),
      I1 => pgZFF_Y2(21),
      I2 => pgZFF_X0(21),
      I3 => \Y_out_double[27]_i_13_n_0\,
      O => \Y_out_double[27]_i_17_n_0\
    );
\Y_out_double[27]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(20),
      I1 => pgZFF_Y2(20),
      I2 => pgZFF_X0(20),
      I3 => \Y_out_double[27]_i_14_n_0\,
      O => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      O => \Y_out_double[27]_i_2_n_0\
    );
\Y_out_double[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      O => \Y_out_double[27]_i_3_n_0\
    );
\Y_out_double[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      O => \Y_out_double[27]_i_4_n_0\
    );
\Y_out_double[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[27]_i_10_n_4\,
      I1 => pgZFF_X1(23),
      I2 => pgZFF_X2(23),
      O => \Y_out_double[27]_i_5_n_0\
    );
\Y_out_double[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      I3 => \Y_out_double[27]_i_2_n_0\,
      O => \Y_out_double[27]_i_6_n_0\
    );
\Y_out_double[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_5\,
      I1 => pgZFF_X1(26),
      I2 => pgZFF_X2(26),
      I3 => \Y_out_double[27]_i_3_n_0\,
      O => \Y_out_double[27]_i_7_n_0\
    );
\Y_out_double[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_6\,
      I1 => pgZFF_X1(25),
      I2 => pgZFF_X2(25),
      I3 => \Y_out_double[27]_i_4_n_0\,
      O => \Y_out_double[27]_i_8_n_0\
    );
\Y_out_double[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_7\,
      I1 => pgZFF_X1(24),
      I2 => pgZFF_X2(24),
      I3 => \Y_out_double[27]_i_5_n_0\,
      O => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => sum_stg_a
    );
\Y_out_double[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      O => \Y_out_double[31]_i_12_n_0\
    );
\Y_out_double[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      O => \Y_out_double[31]_i_13_n_0\
    );
\Y_out_double[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      O => \Y_out_double[31]_i_14_n_0\
    );
\Y_out_double[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => pgZFF_X0(30),
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_Y2(31),
      I4 => pgZFF_Y1(31),
      I5 => pgZFF_X0(31),
      O => \Y_out_double[31]_i_15_n_0\
    );
\Y_out_double[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_12_n_0\,
      I1 => pgZFF_Y2(30),
      I2 => pgZFF_Y1(30),
      I3 => pgZFF_X0(30),
      O => \Y_out_double[31]_i_16_n_0\
    );
\Y_out_double[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(29),
      I1 => pgZFF_Y2(29),
      I2 => pgZFF_X0(29),
      I3 => \Y_out_double[31]_i_13_n_0\,
      O => \Y_out_double[31]_i_17_n_0\
    );
\Y_out_double[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(28),
      I1 => pgZFF_Y2(28),
      I2 => pgZFF_X0(28),
      I3 => \Y_out_double[31]_i_14_n_0\,
      O => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      O => \Y_out_double[31]_i_19_n_0\
    );
\Y_out_double[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      O => \Y_out_double[31]_i_20_n_0\
    );
\Y_out_double[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      O => \Y_out_double[31]_i_21_n_0\
    );
\Y_out_double[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(23),
      I1 => pgZFF_Y2(23),
      I2 => pgZFF_X0(23),
      O => \Y_out_double[31]_i_22_n_0\
    );
\Y_out_double[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(27),
      I1 => pgZFF_Y2(27),
      I2 => pgZFF_X0(27),
      I3 => \Y_out_double[31]_i_19_n_0\,
      O => \Y_out_double[31]_i_23_n_0\
    );
\Y_out_double[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(26),
      I1 => pgZFF_Y2(26),
      I2 => pgZFF_X0(26),
      I3 => \Y_out_double[31]_i_20_n_0\,
      O => \Y_out_double[31]_i_24_n_0\
    );
\Y_out_double[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(25),
      I1 => pgZFF_Y2(25),
      I2 => pgZFF_X0(25),
      I3 => \Y_out_double[31]_i_21_n_0\,
      O => \Y_out_double[31]_i_25_n_0\
    );
\Y_out_double[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(24),
      I1 => pgZFF_Y2(24),
      I2 => pgZFF_X0(24),
      I3 => \Y_out_double[31]_i_22_n_0\,
      O => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      O => \Y_out_double[31]_i_3_n_0\
    );
\Y_out_double[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      O => \Y_out_double[31]_i_4_n_0\
    );
\Y_out_double[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_11_n_4\,
      I1 => pgZFF_X1(27),
      I2 => pgZFF_X2(27),
      O => \Y_out_double[31]_i_5_n_0\
    );
\Y_out_double[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => pgZFF_X2(30),
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X1(31),
      I4 => \Y_out_double_reg[31]_i_10_n_4\,
      I5 => pgZFF_X2(31),
      O => \Y_out_double[31]_i_6_n_0\
    );
\Y_out_double[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double[31]_i_3_n_0\,
      I1 => pgZFF_X1(30),
      I2 => \Y_out_double_reg[31]_i_10_n_5\,
      I3 => pgZFF_X2(30),
      O => \Y_out_double[31]_i_7_n_0\
    );
\Y_out_double[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_6\,
      I1 => pgZFF_X1(29),
      I2 => pgZFF_X2(29),
      I3 => \Y_out_double[31]_i_4_n_0\,
      O => \Y_out_double[31]_i_8_n_0\
    );
\Y_out_double[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[31]_i_10_n_7\,
      I1 => pgZFF_X1(28),
      I2 => pgZFF_X2(28),
      I3 => \Y_out_double[31]_i_5_n_0\,
      O => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      O => \Y_out_double[3]_i_2_n_0\
    );
\Y_out_double[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      O => \Y_out_double[3]_i_3_n_0\
    );
\Y_out_double[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_4_n_0\
    );
\Y_out_double[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      I3 => \Y_out_double[3]_i_2_n_0\,
      O => \Y_out_double[3]_i_5_n_0\
    );
\Y_out_double[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_5\,
      I1 => pgZFF_X1(2),
      I2 => pgZFF_X2(2),
      I3 => \Y_out_double[3]_i_3_n_0\,
      O => \Y_out_double[3]_i_6_n_0\
    );
\Y_out_double[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_6\,
      I1 => pgZFF_X1(1),
      I2 => pgZFF_X2(1),
      I3 => \Y_out_double[3]_i_4_n_0\,
      O => \Y_out_double[3]_i_7_n_0\
    );
\Y_out_double[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_7\,
      I1 => pgZFF_X1(0),
      I2 => pgZFF_X2(0),
      O => \Y_out_double[3]_i_8_n_0\
    );
\Y_out_double[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      O => \Y_out_double[7]_i_11_n_0\
    );
\Y_out_double[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      O => \Y_out_double[7]_i_12_n_0\
    );
\Y_out_double[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_13_n_0\
    );
\Y_out_double[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(3),
      I1 => pgZFF_Y2(3),
      I2 => pgZFF_X0(3),
      I3 => \Y_out_double[7]_i_11_n_0\,
      O => \Y_out_double[7]_i_14_n_0\
    );
\Y_out_double[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(2),
      I1 => pgZFF_Y2(2),
      I2 => pgZFF_X0(2),
      I3 => \Y_out_double[7]_i_12_n_0\,
      O => \Y_out_double[7]_i_15_n_0\
    );
\Y_out_double[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pgZFF_Y1(1),
      I1 => pgZFF_Y2(1),
      I2 => pgZFF_X0(1),
      I3 => \Y_out_double[7]_i_13_n_0\,
      O => \Y_out_double[7]_i_16_n_0\
    );
\Y_out_double[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => pgZFF_Y1(0),
      I1 => pgZFF_Y2(0),
      I2 => pgZFF_X0(0),
      O => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      O => \Y_out_double[7]_i_2_n_0\
    );
\Y_out_double[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      O => \Y_out_double[7]_i_3_n_0\
    );
\Y_out_double[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      O => \Y_out_double[7]_i_4_n_0\
    );
\Y_out_double[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Y_out_double_reg[7]_i_10_n_4\,
      I1 => pgZFF_X1(3),
      I2 => pgZFF_X2(3),
      O => \Y_out_double[7]_i_5_n_0\
    );
\Y_out_double[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_4\,
      I1 => pgZFF_X1(7),
      I2 => pgZFF_X2(7),
      I3 => \Y_out_double[7]_i_2_n_0\,
      O => \Y_out_double[7]_i_6_n_0\
    );
\Y_out_double[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_5\,
      I1 => pgZFF_X1(6),
      I2 => pgZFF_X2(6),
      I3 => \Y_out_double[7]_i_3_n_0\,
      O => \Y_out_double[7]_i_7_n_0\
    );
\Y_out_double[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_6\,
      I1 => pgZFF_X1(5),
      I2 => pgZFF_X2(5),
      I3 => \Y_out_double[7]_i_4_n_0\,
      O => \Y_out_double[7]_i_8_n_0\
    );
\Y_out_double[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \Y_out_double_reg[11]_i_10_n_7\,
      I1 => pgZFF_X1(4),
      I2 => pgZFF_X2(4),
      I3 => \Y_out_double[7]_i_5_n_0\,
      O => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(0),
      Q => Y_out_double(0),
      R => '0'
    );
\Y_out_double_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(10),
      Q => Y_out_double(10),
      R => '0'
    );
\Y_out_double_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(11),
      Q => Y_out_double(11),
      R => '0'
    );
\Y_out_double_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_2_n_0\,
      DI(2) => \Y_out_double[11]_i_3_n_0\,
      DI(1) => \Y_out_double[11]_i_4_n_0\,
      DI(0) => \Y_out_double[11]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(11 downto 8),
      S(3) => \Y_out_double[11]_i_6_n_0\,
      S(2) => \Y_out_double[11]_i_7_n_0\,
      S(1) => \Y_out_double[11]_i_8_n_0\,
      S(0) => \Y_out_double[11]_i_9_n_0\
    );
\Y_out_double_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[7]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[11]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[11]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[11]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[11]_i_11_n_0\,
      DI(2) => \Y_out_double[11]_i_12_n_0\,
      DI(1) => \Y_out_double[11]_i_13_n_0\,
      DI(0) => \Y_out_double[11]_i_14_n_0\,
      O(3) => \Y_out_double_reg[11]_i_10_n_4\,
      O(2) => \Y_out_double_reg[11]_i_10_n_5\,
      O(1) => \Y_out_double_reg[11]_i_10_n_6\,
      O(0) => \Y_out_double_reg[11]_i_10_n_7\,
      S(3) => \Y_out_double[11]_i_15_n_0\,
      S(2) => \Y_out_double[11]_i_16_n_0\,
      S(1) => \Y_out_double[11]_i_17_n_0\,
      S(0) => \Y_out_double[11]_i_18_n_0\
    );
\Y_out_double_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(12),
      Q => Y_out_double(12),
      R => '0'
    );
\Y_out_double_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(13),
      Q => Y_out_double(13),
      R => '0'
    );
\Y_out_double_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(14),
      Q => Y_out_double(14),
      R => '0'
    );
\Y_out_double_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(15),
      Q => Y_out_double(15),
      R => '0'
    );
\Y_out_double_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_2_n_0\,
      DI(2) => \Y_out_double[15]_i_3_n_0\,
      DI(1) => \Y_out_double[15]_i_4_n_0\,
      DI(0) => \Y_out_double[15]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(15 downto 12),
      S(3) => \Y_out_double[15]_i_6_n_0\,
      S(2) => \Y_out_double[15]_i_7_n_0\,
      S(1) => \Y_out_double[15]_i_8_n_0\,
      S(0) => \Y_out_double[15]_i_9_n_0\
    );
\Y_out_double_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[11]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[15]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[15]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[15]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[15]_i_11_n_0\,
      DI(2) => \Y_out_double[15]_i_12_n_0\,
      DI(1) => \Y_out_double[15]_i_13_n_0\,
      DI(0) => \Y_out_double[15]_i_14_n_0\,
      O(3) => \Y_out_double_reg[15]_i_10_n_4\,
      O(2) => \Y_out_double_reg[15]_i_10_n_5\,
      O(1) => \Y_out_double_reg[15]_i_10_n_6\,
      O(0) => \Y_out_double_reg[15]_i_10_n_7\,
      S(3) => \Y_out_double[15]_i_15_n_0\,
      S(2) => \Y_out_double[15]_i_16_n_0\,
      S(1) => \Y_out_double[15]_i_17_n_0\,
      S(0) => \Y_out_double[15]_i_18_n_0\
    );
\Y_out_double_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(16),
      Q => Y_out_double(16),
      R => '0'
    );
\Y_out_double_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(17),
      Q => Y_out_double(17),
      R => '0'
    );
\Y_out_double_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(18),
      Q => Y_out_double(18),
      R => '0'
    );
\Y_out_double_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(19),
      Q => Y_out_double(19),
      R => '0'
    );
\Y_out_double_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_2_n_0\,
      DI(2) => \Y_out_double[19]_i_3_n_0\,
      DI(1) => \Y_out_double[19]_i_4_n_0\,
      DI(0) => \Y_out_double[19]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(19 downto 16),
      S(3) => \Y_out_double[19]_i_6_n_0\,
      S(2) => \Y_out_double[19]_i_7_n_0\,
      S(1) => \Y_out_double[19]_i_8_n_0\,
      S(0) => \Y_out_double[19]_i_9_n_0\
    );
\Y_out_double_reg[19]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[15]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[19]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[19]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[19]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[19]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[19]_i_11_n_0\,
      DI(2) => \Y_out_double[19]_i_12_n_0\,
      DI(1) => \Y_out_double[19]_i_13_n_0\,
      DI(0) => \Y_out_double[19]_i_14_n_0\,
      O(3) => \Y_out_double_reg[19]_i_10_n_4\,
      O(2) => \Y_out_double_reg[19]_i_10_n_5\,
      O(1) => \Y_out_double_reg[19]_i_10_n_6\,
      O(0) => \Y_out_double_reg[19]_i_10_n_7\,
      S(3) => \Y_out_double[19]_i_15_n_0\,
      S(2) => \Y_out_double[19]_i_16_n_0\,
      S(1) => \Y_out_double[19]_i_17_n_0\,
      S(0) => \Y_out_double[19]_i_18_n_0\
    );
\Y_out_double_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(1),
      Q => Y_out_double(1),
      R => '0'
    );
\Y_out_double_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(20),
      Q => Y_out_double(20),
      R => '0'
    );
\Y_out_double_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(21),
      Q => Y_out_double(21),
      R => '0'
    );
\Y_out_double_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(22),
      Q => Y_out_double(22),
      R => '0'
    );
\Y_out_double_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(23),
      Q => Y_out_double(23),
      R => '0'
    );
\Y_out_double_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_2_n_0\,
      DI(2) => \Y_out_double[23]_i_3_n_0\,
      DI(1) => \Y_out_double[23]_i_4_n_0\,
      DI(0) => \Y_out_double[23]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(23 downto 20),
      S(3) => \Y_out_double[23]_i_6_n_0\,
      S(2) => \Y_out_double[23]_i_7_n_0\,
      S(1) => \Y_out_double[23]_i_8_n_0\,
      S(0) => \Y_out_double[23]_i_9_n_0\
    );
\Y_out_double_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[19]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[23]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[23]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[23]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[23]_i_11_n_0\,
      DI(2) => \Y_out_double[23]_i_12_n_0\,
      DI(1) => \Y_out_double[23]_i_13_n_0\,
      DI(0) => \Y_out_double[23]_i_14_n_0\,
      O(3) => \Y_out_double_reg[23]_i_10_n_4\,
      O(2) => \Y_out_double_reg[23]_i_10_n_5\,
      O(1) => \Y_out_double_reg[23]_i_10_n_6\,
      O(0) => \Y_out_double_reg[23]_i_10_n_7\,
      S(3) => \Y_out_double[23]_i_15_n_0\,
      S(2) => \Y_out_double[23]_i_16_n_0\,
      S(1) => \Y_out_double[23]_i_17_n_0\,
      S(0) => \Y_out_double[23]_i_18_n_0\
    );
\Y_out_double_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(24),
      Q => Y_out_double(24),
      R => '0'
    );
\Y_out_double_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(25),
      Q => Y_out_double(25),
      R => '0'
    );
\Y_out_double_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(26),
      Q => Y_out_double(26),
      R => '0'
    );
\Y_out_double_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(27),
      Q => Y_out_double(27),
      R => '0'
    );
\Y_out_double_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_2_n_0\,
      DI(2) => \Y_out_double[27]_i_3_n_0\,
      DI(1) => \Y_out_double[27]_i_4_n_0\,
      DI(0) => \Y_out_double[27]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(27 downto 24),
      S(3) => \Y_out_double[27]_i_6_n_0\,
      S(2) => \Y_out_double[27]_i_7_n_0\,
      S(1) => \Y_out_double[27]_i_8_n_0\,
      S(0) => \Y_out_double[27]_i_9_n_0\
    );
\Y_out_double_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[23]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[27]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[27]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[27]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[27]_i_11_n_0\,
      DI(2) => \Y_out_double[27]_i_12_n_0\,
      DI(1) => \Y_out_double[27]_i_13_n_0\,
      DI(0) => \Y_out_double[27]_i_14_n_0\,
      O(3) => \Y_out_double_reg[27]_i_10_n_4\,
      O(2) => \Y_out_double_reg[27]_i_10_n_5\,
      O(1) => \Y_out_double_reg[27]_i_10_n_6\,
      O(0) => \Y_out_double_reg[27]_i_10_n_7\,
      S(3) => \Y_out_double[27]_i_15_n_0\,
      S(2) => \Y_out_double[27]_i_16_n_0\,
      S(1) => \Y_out_double[27]_i_17_n_0\,
      S(0) => \Y_out_double[27]_i_18_n_0\
    );
\Y_out_double_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(28),
      Q => Y_out_double(28),
      R => '0'
    );
\Y_out_double_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(29),
      Q => Y_out_double(29),
      R => '0'
    );
\Y_out_double_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(2),
      Q => Y_out_double(2),
      R => '0'
    );
\Y_out_double_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(30),
      Q => Y_out_double(30),
      R => '0'
    );
\Y_out_double_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(31),
      Q => Y_out_double(31),
      R => '0'
    );
\Y_out_double_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[31]_i_11_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_12_n_0\,
      DI(1) => \Y_out_double[31]_i_13_n_0\,
      DI(0) => \Y_out_double[31]_i_14_n_0\,
      O(3) => \Y_out_double_reg[31]_i_10_n_4\,
      O(2) => \Y_out_double_reg[31]_i_10_n_5\,
      O(1) => \Y_out_double_reg[31]_i_10_n_6\,
      O(0) => \Y_out_double_reg[31]_i_10_n_7\,
      S(3) => \Y_out_double[31]_i_15_n_0\,
      S(2) => \Y_out_double[31]_i_16_n_0\,
      S(1) => \Y_out_double[31]_i_17_n_0\,
      S(0) => \Y_out_double[31]_i_18_n_0\
    );
\Y_out_double_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_10_n_0\,
      CO(3) => \Y_out_double_reg[31]_i_11_n_0\,
      CO(2) => \Y_out_double_reg[31]_i_11_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_11_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[31]_i_19_n_0\,
      DI(2) => \Y_out_double[31]_i_20_n_0\,
      DI(1) => \Y_out_double[31]_i_21_n_0\,
      DI(0) => \Y_out_double[31]_i_22_n_0\,
      O(3) => \Y_out_double_reg[31]_i_11_n_4\,
      O(2) => \Y_out_double_reg[31]_i_11_n_5\,
      O(1) => \Y_out_double_reg[31]_i_11_n_6\,
      O(0) => \Y_out_double_reg[31]_i_11_n_7\,
      S(3) => \Y_out_double[31]_i_23_n_0\,
      S(2) => \Y_out_double[31]_i_24_n_0\,
      S(1) => \Y_out_double[31]_i_25_n_0\,
      S(0) => \Y_out_double[31]_i_26_n_0\
    );
\Y_out_double_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Y_out_double_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Y_out_double_reg[31]_i_2_n_1\,
      CO(1) => \Y_out_double_reg[31]_i_2_n_2\,
      CO(0) => \Y_out_double_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Y_out_double[31]_i_3_n_0\,
      DI(1) => \Y_out_double[31]_i_4_n_0\,
      DI(0) => \Y_out_double[31]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(31 downto 28),
      S(3) => \Y_out_double[31]_i_6_n_0\,
      S(2) => \Y_out_double[31]_i_7_n_0\,
      S(1) => \Y_out_double[31]_i_8_n_0\,
      S(0) => \Y_out_double[31]_i_9_n_0\
    );
\Y_out_double_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(3),
      Q => Y_out_double(3),
      R => '0'
    );
\Y_out_double_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[3]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[3]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[3]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Y_out_double[3]_i_2_n_0\,
      DI(2) => \Y_out_double[3]_i_3_n_0\,
      DI(1) => \Y_out_double[3]_i_4_n_0\,
      DI(0) => '1',
      O(3 downto 0) => Y_out_double0(3 downto 0),
      S(3) => \Y_out_double[3]_i_5_n_0\,
      S(2) => \Y_out_double[3]_i_6_n_0\,
      S(1) => \Y_out_double[3]_i_7_n_0\,
      S(0) => \Y_out_double[3]_i_8_n_0\
    );
\Y_out_double_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(4),
      Q => Y_out_double(4),
      R => '0'
    );
\Y_out_double_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(5),
      Q => Y_out_double(5),
      R => '0'
    );
\Y_out_double_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(6),
      Q => Y_out_double(6),
      R => '0'
    );
\Y_out_double_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(7),
      Q => Y_out_double(7),
      R => '0'
    );
\Y_out_double_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Y_out_double_reg[3]_i_1_n_0\,
      CO(3) => \Y_out_double_reg[7]_i_1_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_1_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_1_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_2_n_0\,
      DI(2) => \Y_out_double[7]_i_3_n_0\,
      DI(1) => \Y_out_double[7]_i_4_n_0\,
      DI(0) => \Y_out_double[7]_i_5_n_0\,
      O(3 downto 0) => Y_out_double0(7 downto 4),
      S(3) => \Y_out_double[7]_i_6_n_0\,
      S(2) => \Y_out_double[7]_i_7_n_0\,
      S(1) => \Y_out_double[7]_i_8_n_0\,
      S(0) => \Y_out_double[7]_i_9_n_0\
    );
\Y_out_double_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Y_out_double_reg[7]_i_10_n_0\,
      CO(2) => \Y_out_double_reg[7]_i_10_n_1\,
      CO(1) => \Y_out_double_reg[7]_i_10_n_2\,
      CO(0) => \Y_out_double_reg[7]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Y_out_double[7]_i_11_n_0\,
      DI(2) => \Y_out_double[7]_i_12_n_0\,
      DI(1) => \Y_out_double[7]_i_13_n_0\,
      DI(0) => '0',
      O(3) => \Y_out_double_reg[7]_i_10_n_4\,
      O(2) => \Y_out_double_reg[7]_i_10_n_5\,
      O(1) => \Y_out_double_reg[7]_i_10_n_6\,
      O(0) => \Y_out_double_reg[7]_i_10_n_7\,
      S(3) => \Y_out_double[7]_i_14_n_0\,
      S(2) => \Y_out_double[7]_i_15_n_0\,
      S(1) => \Y_out_double[7]_i_16_n_0\,
      S(0) => \Y_out_double[7]_i_17_n_0\
    );
\Y_out_double_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(8),
      Q => Y_out_double(8),
      R => '0'
    );
\Y_out_double_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => sum_stg_a,
      D => Y_out_double0(9),
      Q => Y_out_double(9),
      R => '0'
    );
\Y_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(7),
      Q => \^audio_out_r[20]\(0),
      R => '0'
    );
\Y_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(17),
      Q => \^audio_out_r[20]\(10),
      R => '0'
    );
\Y_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(18),
      Q => \^audio_out_r[20]\(11),
      R => '0'
    );
\Y_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(19),
      Q => \^audio_out_r[20]\(12),
      R => '0'
    );
\Y_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(20),
      Q => \^audio_out_r[20]\(13),
      R => '0'
    );
\Y_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(21),
      Q => \^audio_out_r[20]\(14),
      R => '0'
    );
\Y_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(22),
      Q => \^audio_out_r[20]\(15),
      R => '0'
    );
\Y_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(23),
      Q => \^audio_out_r[20]\(16),
      R => '0'
    );
\Y_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(24),
      Q => \^audio_out_r[20]\(17),
      R => '0'
    );
\Y_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(25),
      Q => \^audio_out_r[20]\(18),
      R => '0'
    );
\Y_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(26),
      Q => \^audio_out_r[20]\(19),
      R => '0'
    );
\Y_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(8),
      Q => \^audio_out_r[20]\(1),
      R => '0'
    );
\Y_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(27),
      Q => \^audio_out_r[20]\(20),
      R => '0'
    );
\Y_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(28),
      Q => \^audio_out_r[20]\(21),
      R => '0'
    );
\Y_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(29),
      Q => \^audio_out_r[20]\(22),
      R => '0'
    );
\Y_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(30),
      Q => \^audio_out_r[20]\(23),
      R => '0'
    );
\Y_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(9),
      Q => \^audio_out_r[20]\(2),
      R => '0'
    );
\Y_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(10),
      Q => \^audio_out_r[20]\(3),
      R => '0'
    );
\Y_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(11),
      Q => \^audio_out_r[20]\(4),
      R => '0'
    );
\Y_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(12),
      Q => \^audio_out_r[20]\(5),
      R => '0'
    );
\Y_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(13),
      Q => \^audio_out_r[20]\(6),
      R => '0'
    );
\Y_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(14),
      Q => \^audio_out_r[20]\(7),
      R => '0'
    );
\Y_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(15),
      Q => \^audio_out_r[20]\(8),
      R => '0'
    );
\Y_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => trunc_out,
      D => Y_out_double(16),
      Q => \^audio_out_r[20]\(9),
      R => '0'
    );
\ZFF_X0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      O => ZFF_X00
    );
\ZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(4),
      Q => \ZFF_X0_reg_n_0_[10]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(5),
      Q => \ZFF_X0_reg_n_0_[11]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(6),
      Q => \ZFF_X0_reg_n_0_[12]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(7),
      Q => \ZFF_X0_reg_n_0_[13]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(8),
      Q => \ZFF_X0_reg_n_0_[14]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(9),
      Q => \ZFF_X0_reg_n_0_[15]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(10),
      Q => \ZFF_X0_reg_n_0_[16]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(11),
      Q => \ZFF_X0_reg_n_0_[17]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(12),
      Q => \ZFF_X0_reg_n_0_[18]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(13),
      Q => \ZFF_X0_reg_n_0_[19]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(14),
      Q => \ZFF_X0_reg_n_0_[20]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(15),
      Q => \ZFF_X0_reg_n_0_[21]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(16),
      Q => \ZFF_X0_reg_n_0_[22]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(17),
      Q => \ZFF_X0_reg_n_0_[23]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(18),
      Q => \ZFF_X0_reg_n_0_[24]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(19),
      Q => \ZFF_X0_reg_n_0_[25]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(20),
      Q => \ZFF_X0_reg_n_0_[26]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(21),
      Q => \ZFF_X0_reg_n_0_[27]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(22),
      Q => \ZFF_X0_reg_n_0_[28]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(23),
      Q => \ZFF_X0_reg_n_0_[31]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(0),
      Q => \ZFF_X0_reg_n_0_[6]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(1),
      Q => \ZFF_X0_reg_n_0_[7]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(2),
      Q => \ZFF_X0_reg_n_0_[8]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => AUDIO_IN_R(3),
      Q => \ZFF_X0_reg_n_0_[9]\,
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[10]\,
      Q => ZFF_X1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[11]\,
      Q => ZFF_X1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[12]\,
      Q => ZFF_X1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[13]\,
      Q => ZFF_X1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[14]\,
      Q => ZFF_X1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[15]\,
      Q => ZFF_X1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[16]\,
      Q => ZFF_X1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[17]\,
      Q => ZFF_X1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[18]\,
      Q => ZFF_X1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[19]\,
      Q => ZFF_X1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[20]\,
      Q => ZFF_X1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[21]\,
      Q => ZFF_X1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[22]\,
      Q => ZFF_X1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[23]\,
      Q => ZFF_X1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[24]\,
      Q => ZFF_X1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[25]\,
      Q => ZFF_X1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[26]\,
      Q => ZFF_X1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[27]\,
      Q => ZFF_X1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[28]\,
      Q => ZFF_X1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[31]\,
      Q => ZFF_X1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[6]\,
      Q => ZFF_X1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[7]\,
      Q => ZFF_X1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[8]\,
      Q => ZFF_X1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => \ZFF_X0_reg_n_0_[9]\,
      Q => ZFF_X1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(10),
      Q => ZFF_X2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(11),
      Q => ZFF_X2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(12),
      Q => ZFF_X2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(13),
      Q => ZFF_X2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(14),
      Q => ZFF_X2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(15),
      Q => ZFF_X2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(16),
      Q => ZFF_X2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(17),
      Q => ZFF_X2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(18),
      Q => ZFF_X2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(19),
      Q => ZFF_X2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(20),
      Q => ZFF_X2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(21),
      Q => ZFF_X2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(22),
      Q => ZFF_X2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(23),
      Q => ZFF_X2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(24),
      Q => ZFF_X2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(25),
      Q => ZFF_X2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(26),
      Q => ZFF_X2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(27),
      Q => ZFF_X2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(28),
      Q => ZFF_X2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(29),
      Q => ZFF_X2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(6),
      Q => ZFF_X2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(7),
      Q => ZFF_X2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(8),
      Q => ZFF_X2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_X1(9),
      Q => ZFF_X2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(0),
      Q => ZFF_Y1(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(10),
      Q => ZFF_Y1(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(11),
      Q => ZFF_Y1(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(12),
      Q => ZFF_Y1(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(13),
      Q => ZFF_Y1(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(14),
      Q => ZFF_Y1(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(15),
      Q => ZFF_Y1(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(16),
      Q => ZFF_Y1(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(17),
      Q => ZFF_Y1(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(18),
      Q => ZFF_Y1(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(19),
      Q => ZFF_Y1(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(1),
      Q => ZFF_Y1(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(20),
      Q => ZFF_Y1(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(21),
      Q => ZFF_Y1(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(22),
      Q => ZFF_Y1(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(23),
      Q => ZFF_Y1(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(24),
      Q => ZFF_Y1(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(25),
      Q => ZFF_Y1(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(26),
      Q => ZFF_Y1(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(27),
      Q => ZFF_Y1(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(28),
      Q => ZFF_Y1(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(29),
      Q => ZFF_Y1(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(2),
      Q => ZFF_Y1(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(30),
      Q => ZFF_Y1(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(31),
      Q => ZFF_Y1(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(3),
      Q => ZFF_Y1(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(4),
      Q => ZFF_Y1(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(5),
      Q => ZFF_Y1(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(6),
      Q => ZFF_Y1(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(7),
      Q => ZFF_Y1(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(8),
      Q => ZFF_Y1(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => Y_out_double(9),
      Q => ZFF_Y1(9),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(0),
      Q => ZFF_Y2(0),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(10),
      Q => ZFF_Y2(10),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(11),
      Q => ZFF_Y2(11),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(12),
      Q => ZFF_Y2(12),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(13),
      Q => ZFF_Y2(13),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(14),
      Q => ZFF_Y2(14),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(15),
      Q => ZFF_Y2(15),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(16),
      Q => ZFF_Y2(16),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(17),
      Q => ZFF_Y2(17),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(18),
      Q => ZFF_Y2(18),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(19),
      Q => ZFF_Y2(19),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(1),
      Q => ZFF_Y2(1),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(20),
      Q => ZFF_Y2(20),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(21),
      Q => ZFF_Y2(21),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(22),
      Q => ZFF_Y2(22),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(23),
      Q => ZFF_Y2(23),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(24),
      Q => ZFF_Y2(24),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(25),
      Q => ZFF_Y2(25),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(26),
      Q => ZFF_Y2(26),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(27),
      Q => ZFF_Y2(27),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(28),
      Q => ZFF_Y2(28),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(29),
      Q => ZFF_Y2(29),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(2),
      Q => ZFF_Y2(2),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(30),
      Q => ZFF_Y2(30),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(31),
      Q => ZFF_Y2(31),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(3),
      Q => ZFF_Y2(3),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(4),
      Q => ZFF_Y2(4),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(5),
      Q => ZFF_Y2(5),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(6),
      Q => ZFF_Y2(6),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(7),
      Q => ZFF_Y2(7),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(8),
      Q => ZFF_Y2(8),
      R => \slv_reg15_reg[0]\(0)
    );
\ZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => ZFF_X00,
      D => ZFF_Y1(9),
      Q => ZFF_Y2(9),
      R => \slv_reg15_reg[0]\(0)
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^shiftadd.sr_ready_reg\(0),
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      O => mul_coefs6_in
    );
\counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEBFF"
    )
        port map (
      I0 => \slv_reg15_reg[0]\(0),
      I1 => \q_reg_reg__0\(0),
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \^state_reg\,
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => \counter[0]_i_3_n_0\
    );
\counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_reg(0),
      O => \counter[0]_i_4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[0]_i_2_n_7\,
      Q => counter_reg(0)
    );
\counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[0]_i_2_n_0\,
      CO(2) => \counter_reg[0]_i_2_n_1\,
      CO(1) => \counter_reg[0]_i_2_n_2\,
      CO(0) => \counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_reg[0]_i_2_n_4\,
      O(2) => \counter_reg[0]_i_2_n_5\,
      O(1) => \counter_reg[0]_i_2_n_6\,
      O(0) => \counter_reg[0]_i_2_n_7\,
      S(3) => \counter_reg__0\(3),
      S(2 downto 1) => counter_reg(2 downto 1),
      S(0) => \counter[0]_i_4_n_0\
    );
\counter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[8]_i_1_n_5\,
      Q => \counter_reg__0\(10)
    );
\counter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[8]_i_1_n_4\,
      Q => \counter_reg__0\(11)
    );
\counter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[12]_i_1_n_7\,
      Q => \counter_reg__0\(12)
    );
\counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_1_n_0\,
      CO(3) => \counter_reg[12]_i_1_n_0\,
      CO(2) => \counter_reg[12]_i_1_n_1\,
      CO(1) => \counter_reg[12]_i_1_n_2\,
      CO(0) => \counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_1_n_4\,
      O(2) => \counter_reg[12]_i_1_n_5\,
      O(1) => \counter_reg[12]_i_1_n_6\,
      O(0) => \counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(15 downto 12)
    );
\counter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[12]_i_1_n_6\,
      Q => \counter_reg__0\(13)
    );
\counter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[12]_i_1_n_5\,
      Q => \counter_reg__0\(14)
    );
\counter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[12]_i_1_n_4\,
      Q => \counter_reg__0\(15)
    );
\counter_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[16]_i_1_n_7\,
      Q => \counter_reg__0\(16)
    );
\counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_1_n_0\,
      CO(3) => \counter_reg[16]_i_1_n_0\,
      CO(2) => \counter_reg[16]_i_1_n_1\,
      CO(1) => \counter_reg[16]_i_1_n_2\,
      CO(0) => \counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_1_n_4\,
      O(2) => \counter_reg[16]_i_1_n_5\,
      O(1) => \counter_reg[16]_i_1_n_6\,
      O(0) => \counter_reg[16]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(19 downto 16)
    );
\counter_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[16]_i_1_n_6\,
      Q => \counter_reg__0\(17)
    );
\counter_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[16]_i_1_n_5\,
      Q => \counter_reg__0\(18)
    );
\counter_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[16]_i_1_n_4\,
      Q => \counter_reg__0\(19)
    );
\counter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[0]_i_2_n_6\,
      Q => counter_reg(1)
    );
\counter_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[20]_i_1_n_7\,
      Q => \counter_reg__0\(20)
    );
\counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_1_n_0\,
      CO(3) => \counter_reg[20]_i_1_n_0\,
      CO(2) => \counter_reg[20]_i_1_n_1\,
      CO(1) => \counter_reg[20]_i_1_n_2\,
      CO(0) => \counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_1_n_4\,
      O(2) => \counter_reg[20]_i_1_n_5\,
      O(1) => \counter_reg[20]_i_1_n_6\,
      O(0) => \counter_reg[20]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(23 downto 20)
    );
\counter_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[20]_i_1_n_6\,
      Q => \counter_reg__0\(21)
    );
\counter_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[20]_i_1_n_5\,
      Q => \counter_reg__0\(22)
    );
\counter_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[20]_i_1_n_4\,
      Q => \counter_reg__0\(23)
    );
\counter_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[24]_i_1_n_7\,
      Q => \counter_reg__0\(24)
    );
\counter_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[20]_i_1_n_0\,
      CO(3) => \counter_reg[24]_i_1_n_0\,
      CO(2) => \counter_reg[24]_i_1_n_1\,
      CO(1) => \counter_reg[24]_i_1_n_2\,
      CO(0) => \counter_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[24]_i_1_n_4\,
      O(2) => \counter_reg[24]_i_1_n_5\,
      O(1) => \counter_reg[24]_i_1_n_6\,
      O(0) => \counter_reg[24]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(27 downto 24)
    );
\counter_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[24]_i_1_n_6\,
      Q => \counter_reg__0\(25)
    );
\counter_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[24]_i_1_n_5\,
      Q => \counter_reg__0\(26)
    );
\counter_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[24]_i_1_n_4\,
      Q => \counter_reg__0\(27)
    );
\counter_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[28]_i_1_n_7\,
      Q => \counter_reg__0\(28)
    );
\counter_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[24]_i_1_n_0\,
      CO(3) => \NLW_counter_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[28]_i_1_n_1\,
      CO(1) => \counter_reg[28]_i_1_n_2\,
      CO(0) => \counter_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[28]_i_1_n_4\,
      O(2) => \counter_reg[28]_i_1_n_5\,
      O(1) => \counter_reg[28]_i_1_n_6\,
      O(0) => \counter_reg[28]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(31 downto 28)
    );
\counter_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[28]_i_1_n_6\,
      Q => \counter_reg__0\(29)
    );
\counter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[0]_i_2_n_5\,
      Q => counter_reg(2)
    );
\counter_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[28]_i_1_n_5\,
      Q => \counter_reg__0\(30)
    );
\counter_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[28]_i_1_n_4\,
      Q => \counter_reg__0\(31)
    );
\counter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[0]_i_2_n_4\,
      Q => \counter_reg__0\(3)
    );
\counter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[4]_i_1_n_7\,
      Q => \counter_reg__0\(4)
    );
\counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[0]_i_2_n_0\,
      CO(3) => \counter_reg[4]_i_1_n_0\,
      CO(2) => \counter_reg[4]_i_1_n_1\,
      CO(1) => \counter_reg[4]_i_1_n_2\,
      CO(0) => \counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_1_n_4\,
      O(2) => \counter_reg[4]_i_1_n_5\,
      O(1) => \counter_reg[4]_i_1_n_6\,
      O(0) => \counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(7 downto 4)
    );
\counter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[4]_i_1_n_6\,
      Q => \counter_reg__0\(5)
    );
\counter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[4]_i_1_n_5\,
      Q => \counter_reg__0\(6)
    );
\counter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[4]_i_1_n_4\,
      Q => \counter_reg__0\(7)
    );
\counter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[8]_i_1_n_7\,
      Q => \counter_reg__0\(8)
    );
\counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_1_n_0\,
      CO(3) => \counter_reg[8]_i_1_n_0\,
      CO(2) => \counter_reg[8]_i_1_n_1\,
      CO(1) => \counter_reg[8]_i_1_n_2\,
      CO(0) => \counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_1_n_4\,
      O(2) => \counter_reg[8]_i_1_n_5\,
      O(1) => \counter_reg[8]_i_1_n_6\,
      O(0) => \counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => \counter_reg__0\(11 downto 8)
    );
\counter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => Mul_Ready,
      CE => mul_coefs6_in,
      CLR => \counter[0]_i_3_n_0\,
      D => \counter_reg[8]_i_1_n_6\,
      Q => \counter_reg__0\(9)
    );
mul: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiplier
     port map (
      E(0) => mul_n_2,
      Mul_Ready => Mul_Ready,
      Mul_stage_over => Mul_stage_over,
      Mul_stage_over_reg => mul_n_1,
      Q(23 downto 0) => ZFF_X1(29 downto 6),
      \ZFF_X0_reg[31]\(23) => \ZFF_X0_reg_n_0_[31]\,
      \ZFF_X0_reg[31]\(22) => \ZFF_X0_reg_n_0_[28]\,
      \ZFF_X0_reg[31]\(21) => \ZFF_X0_reg_n_0_[27]\,
      \ZFF_X0_reg[31]\(20) => \ZFF_X0_reg_n_0_[26]\,
      \ZFF_X0_reg[31]\(19) => \ZFF_X0_reg_n_0_[25]\,
      \ZFF_X0_reg[31]\(18) => \ZFF_X0_reg_n_0_[24]\,
      \ZFF_X0_reg[31]\(17) => \ZFF_X0_reg_n_0_[23]\,
      \ZFF_X0_reg[31]\(16) => \ZFF_X0_reg_n_0_[22]\,
      \ZFF_X0_reg[31]\(15) => \ZFF_X0_reg_n_0_[21]\,
      \ZFF_X0_reg[31]\(14) => \ZFF_X0_reg_n_0_[20]\,
      \ZFF_X0_reg[31]\(13) => \ZFF_X0_reg_n_0_[19]\,
      \ZFF_X0_reg[31]\(12) => \ZFF_X0_reg_n_0_[18]\,
      \ZFF_X0_reg[31]\(11) => \ZFF_X0_reg_n_0_[17]\,
      \ZFF_X0_reg[31]\(10) => \ZFF_X0_reg_n_0_[16]\,
      \ZFF_X0_reg[31]\(9) => \ZFF_X0_reg_n_0_[15]\,
      \ZFF_X0_reg[31]\(8) => \ZFF_X0_reg_n_0_[14]\,
      \ZFF_X0_reg[31]\(7) => \ZFF_X0_reg_n_0_[13]\,
      \ZFF_X0_reg[31]\(6) => \ZFF_X0_reg_n_0_[12]\,
      \ZFF_X0_reg[31]\(5) => \ZFF_X0_reg_n_0_[11]\,
      \ZFF_X0_reg[31]\(4) => \ZFF_X0_reg_n_0_[10]\,
      \ZFF_X0_reg[31]\(3) => \ZFF_X0_reg_n_0_[9]\,
      \ZFF_X0_reg[31]\(2) => \ZFF_X0_reg_n_0_[8]\,
      \ZFF_X0_reg[31]\(1) => \ZFF_X0_reg_n_0_[7]\,
      \ZFF_X0_reg[31]\(0) => \ZFF_X0_reg_n_0_[6]\,
      \ZFF_X2_reg[30]\(23) => ZFF_X2(30),
      \ZFF_X2_reg[30]\(22 downto 0) => ZFF_X2(28 downto 6),
      \ZFF_Y1_reg[31]\(31 downto 0) => ZFF_Y1(31 downto 0),
      \ZFF_Y2_reg[31]\(31 downto 0) => ZFF_Y2(31 downto 0),
      \out\(31 downto 3) => \counter_reg__0\(31 downto 3),
      \out\(2 downto 0) => counter_reg(2 downto 0),
      \pgZFF_X0_quad_reg[30]\(0) => mul_n_3,
      \pgZFF_X0_quad_reg[61]\(31 downto 0) => mul_result(61 downto 30),
      \pgZFF_X1_quad_reg[30]\(0) => mul_n_6,
      \pgZFF_X2_quad_reg[30]\(0) => mul_n_5,
      \pgZFF_Y1_quad_reg[30]\(0) => mul_n_4,
      \q_reg_reg[1]\ => \^shiftadd.sr_ready_reg\(0),
      \q_reg_reg[2]\ => \^shiftadd.sr_ready_reg\(1),
      \q_reg_reg__0\(0) => \q_reg_reg__0\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_trigger => s_trigger,
      s_trigger_reg => mul_n_7,
      \slv_reg0_reg[31]\(31 downto 0) => \slv_reg0_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg1_reg[31]\(31 downto 0) => Q(31 downto 0),
      \slv_reg2_reg[31]\(31 downto 0) => \slv_reg2_reg[31]\(31 downto 0),
      \slv_reg3_reg[31]\(31 downto 0) => \slv_reg3_reg[31]\(31 downto 0),
      \slv_reg4_reg[31]\(31 downto 0) => \slv_reg4_reg[31]\(31 downto 0),
      state_reg_reg => \^state_reg\
    );
\pgZFF_X0_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(30),
      Q => pgZFF_X0_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(31),
      Q => pgZFF_X0_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(32),
      Q => pgZFF_X0_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(33),
      Q => pgZFF_X0_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(34),
      Q => pgZFF_X0_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(35),
      Q => pgZFF_X0_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(36),
      Q => pgZFF_X0_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(37),
      Q => pgZFF_X0_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(38),
      Q => pgZFF_X0_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(39),
      Q => pgZFF_X0_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(40),
      Q => pgZFF_X0_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(41),
      Q => pgZFF_X0_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(42),
      Q => pgZFF_X0_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(43),
      Q => pgZFF_X0_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(44),
      Q => pgZFF_X0_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(45),
      Q => pgZFF_X0_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(46),
      Q => pgZFF_X0_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(47),
      Q => pgZFF_X0_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(48),
      Q => pgZFF_X0_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(49),
      Q => pgZFF_X0_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(50),
      Q => pgZFF_X0_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(51),
      Q => pgZFF_X0_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(52),
      Q => pgZFF_X0_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(53),
      Q => pgZFF_X0_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(54),
      Q => pgZFF_X0_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(55),
      Q => pgZFF_X0_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(56),
      Q => pgZFF_X0_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(57),
      Q => pgZFF_X0_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(58),
      Q => pgZFF_X0_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(59),
      Q => pgZFF_X0_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(60),
      Q => pgZFF_X0_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_3,
      D => mul_result(61),
      Q => pgZFF_X0_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(30),
      Q => pgZFF_X0(0),
      R => '0'
    );
\pgZFF_X0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(40),
      Q => pgZFF_X0(10),
      R => '0'
    );
\pgZFF_X0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(41),
      Q => pgZFF_X0(11),
      R => '0'
    );
\pgZFF_X0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(42),
      Q => pgZFF_X0(12),
      R => '0'
    );
\pgZFF_X0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(43),
      Q => pgZFF_X0(13),
      R => '0'
    );
\pgZFF_X0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(44),
      Q => pgZFF_X0(14),
      R => '0'
    );
\pgZFF_X0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(45),
      Q => pgZFF_X0(15),
      R => '0'
    );
\pgZFF_X0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(46),
      Q => pgZFF_X0(16),
      R => '0'
    );
\pgZFF_X0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(47),
      Q => pgZFF_X0(17),
      R => '0'
    );
\pgZFF_X0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(48),
      Q => pgZFF_X0(18),
      R => '0'
    );
\pgZFF_X0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(49),
      Q => pgZFF_X0(19),
      R => '0'
    );
\pgZFF_X0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(31),
      Q => pgZFF_X0(1),
      R => '0'
    );
\pgZFF_X0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(50),
      Q => pgZFF_X0(20),
      R => '0'
    );
\pgZFF_X0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(51),
      Q => pgZFF_X0(21),
      R => '0'
    );
\pgZFF_X0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(52),
      Q => pgZFF_X0(22),
      R => '0'
    );
\pgZFF_X0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(53),
      Q => pgZFF_X0(23),
      R => '0'
    );
\pgZFF_X0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(54),
      Q => pgZFF_X0(24),
      R => '0'
    );
\pgZFF_X0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(55),
      Q => pgZFF_X0(25),
      R => '0'
    );
\pgZFF_X0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(56),
      Q => pgZFF_X0(26),
      R => '0'
    );
\pgZFF_X0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(57),
      Q => pgZFF_X0(27),
      R => '0'
    );
\pgZFF_X0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(58),
      Q => pgZFF_X0(28),
      R => '0'
    );
\pgZFF_X0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(59),
      Q => pgZFF_X0(29),
      R => '0'
    );
\pgZFF_X0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(32),
      Q => pgZFF_X0(2),
      R => '0'
    );
\pgZFF_X0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(60),
      Q => pgZFF_X0(30),
      R => '0'
    );
\pgZFF_X0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(61),
      Q => pgZFF_X0(31),
      R => '0'
    );
\pgZFF_X0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(33),
      Q => pgZFF_X0(3),
      R => '0'
    );
\pgZFF_X0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(34),
      Q => pgZFF_X0(4),
      R => '0'
    );
\pgZFF_X0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(35),
      Q => pgZFF_X0(5),
      R => '0'
    );
\pgZFF_X0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(36),
      Q => pgZFF_X0(6),
      R => '0'
    );
\pgZFF_X0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(37),
      Q => pgZFF_X0(7),
      R => '0'
    );
\pgZFF_X0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(38),
      Q => pgZFF_X0(8),
      R => '0'
    );
\pgZFF_X0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X0_quad(39),
      Q => pgZFF_X0(9),
      R => '0'
    );
\pgZFF_X1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^shiftadd.sr_ready_reg\(1),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(0),
      I3 => \q_reg_reg__0\(0),
      O => trunc_prods
    );
\pgZFF_X1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(30),
      Q => pgZFF_X1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(31),
      Q => pgZFF_X1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(32),
      Q => pgZFF_X1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(33),
      Q => pgZFF_X1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(34),
      Q => pgZFF_X1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(35),
      Q => pgZFF_X1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(36),
      Q => pgZFF_X1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(37),
      Q => pgZFF_X1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(38),
      Q => pgZFF_X1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(39),
      Q => pgZFF_X1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(40),
      Q => pgZFF_X1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(41),
      Q => pgZFF_X1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(42),
      Q => pgZFF_X1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(43),
      Q => pgZFF_X1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(44),
      Q => pgZFF_X1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(45),
      Q => pgZFF_X1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(46),
      Q => pgZFF_X1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(47),
      Q => pgZFF_X1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(48),
      Q => pgZFF_X1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(49),
      Q => pgZFF_X1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(50),
      Q => pgZFF_X1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(51),
      Q => pgZFF_X1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(52),
      Q => pgZFF_X1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(53),
      Q => pgZFF_X1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(54),
      Q => pgZFF_X1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(55),
      Q => pgZFF_X1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(56),
      Q => pgZFF_X1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(57),
      Q => pgZFF_X1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(58),
      Q => pgZFF_X1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(59),
      Q => pgZFF_X1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(60),
      Q => pgZFF_X1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_6,
      D => mul_result(61),
      Q => pgZFF_X1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(30),
      Q => pgZFF_X1(0),
      R => '0'
    );
\pgZFF_X1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(40),
      Q => pgZFF_X1(10),
      R => '0'
    );
\pgZFF_X1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(41),
      Q => pgZFF_X1(11),
      R => '0'
    );
\pgZFF_X1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(42),
      Q => pgZFF_X1(12),
      R => '0'
    );
\pgZFF_X1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(43),
      Q => pgZFF_X1(13),
      R => '0'
    );
\pgZFF_X1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(44),
      Q => pgZFF_X1(14),
      R => '0'
    );
\pgZFF_X1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(45),
      Q => pgZFF_X1(15),
      R => '0'
    );
\pgZFF_X1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(46),
      Q => pgZFF_X1(16),
      R => '0'
    );
\pgZFF_X1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(47),
      Q => pgZFF_X1(17),
      R => '0'
    );
\pgZFF_X1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(48),
      Q => pgZFF_X1(18),
      R => '0'
    );
\pgZFF_X1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(49),
      Q => pgZFF_X1(19),
      R => '0'
    );
\pgZFF_X1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(31),
      Q => pgZFF_X1(1),
      R => '0'
    );
\pgZFF_X1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(50),
      Q => pgZFF_X1(20),
      R => '0'
    );
\pgZFF_X1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(51),
      Q => pgZFF_X1(21),
      R => '0'
    );
\pgZFF_X1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(52),
      Q => pgZFF_X1(22),
      R => '0'
    );
\pgZFF_X1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(53),
      Q => pgZFF_X1(23),
      R => '0'
    );
\pgZFF_X1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(54),
      Q => pgZFF_X1(24),
      R => '0'
    );
\pgZFF_X1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(55),
      Q => pgZFF_X1(25),
      R => '0'
    );
\pgZFF_X1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(56),
      Q => pgZFF_X1(26),
      R => '0'
    );
\pgZFF_X1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(57),
      Q => pgZFF_X1(27),
      R => '0'
    );
\pgZFF_X1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(58),
      Q => pgZFF_X1(28),
      R => '0'
    );
\pgZFF_X1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(59),
      Q => pgZFF_X1(29),
      R => '0'
    );
\pgZFF_X1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(32),
      Q => pgZFF_X1(2),
      R => '0'
    );
\pgZFF_X1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(60),
      Q => pgZFF_X1(30),
      R => '0'
    );
\pgZFF_X1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(61),
      Q => pgZFF_X1(31),
      R => '0'
    );
\pgZFF_X1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(33),
      Q => pgZFF_X1(3),
      R => '0'
    );
\pgZFF_X1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(34),
      Q => pgZFF_X1(4),
      R => '0'
    );
\pgZFF_X1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(35),
      Q => pgZFF_X1(5),
      R => '0'
    );
\pgZFF_X1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(36),
      Q => pgZFF_X1(6),
      R => '0'
    );
\pgZFF_X1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(37),
      Q => pgZFF_X1(7),
      R => '0'
    );
\pgZFF_X1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(38),
      Q => pgZFF_X1(8),
      R => '0'
    );
\pgZFF_X1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X1_quad(39),
      Q => pgZFF_X1(9),
      R => '0'
    );
\pgZFF_X2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(30),
      Q => pgZFF_X2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(31),
      Q => pgZFF_X2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(32),
      Q => pgZFF_X2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(33),
      Q => pgZFF_X2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(34),
      Q => pgZFF_X2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(35),
      Q => pgZFF_X2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(36),
      Q => pgZFF_X2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(37),
      Q => pgZFF_X2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(38),
      Q => pgZFF_X2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(39),
      Q => pgZFF_X2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(40),
      Q => pgZFF_X2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(41),
      Q => pgZFF_X2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(42),
      Q => pgZFF_X2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(43),
      Q => pgZFF_X2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(44),
      Q => pgZFF_X2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(45),
      Q => pgZFF_X2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(46),
      Q => pgZFF_X2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(47),
      Q => pgZFF_X2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(48),
      Q => pgZFF_X2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(49),
      Q => pgZFF_X2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(50),
      Q => pgZFF_X2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(51),
      Q => pgZFF_X2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(52),
      Q => pgZFF_X2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(53),
      Q => pgZFF_X2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(54),
      Q => pgZFF_X2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(55),
      Q => pgZFF_X2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(56),
      Q => pgZFF_X2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(57),
      Q => pgZFF_X2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(58),
      Q => pgZFF_X2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(59),
      Q => pgZFF_X2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(60),
      Q => pgZFF_X2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_5,
      D => mul_result(61),
      Q => pgZFF_X2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_X2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(30),
      Q => pgZFF_X2(0),
      R => '0'
    );
\pgZFF_X2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(40),
      Q => pgZFF_X2(10),
      R => '0'
    );
\pgZFF_X2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(41),
      Q => pgZFF_X2(11),
      R => '0'
    );
\pgZFF_X2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(42),
      Q => pgZFF_X2(12),
      R => '0'
    );
\pgZFF_X2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(43),
      Q => pgZFF_X2(13),
      R => '0'
    );
\pgZFF_X2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(44),
      Q => pgZFF_X2(14),
      R => '0'
    );
\pgZFF_X2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(45),
      Q => pgZFF_X2(15),
      R => '0'
    );
\pgZFF_X2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(46),
      Q => pgZFF_X2(16),
      R => '0'
    );
\pgZFF_X2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(47),
      Q => pgZFF_X2(17),
      R => '0'
    );
\pgZFF_X2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(48),
      Q => pgZFF_X2(18),
      R => '0'
    );
\pgZFF_X2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(49),
      Q => pgZFF_X2(19),
      R => '0'
    );
\pgZFF_X2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(31),
      Q => pgZFF_X2(1),
      R => '0'
    );
\pgZFF_X2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(50),
      Q => pgZFF_X2(20),
      R => '0'
    );
\pgZFF_X2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(51),
      Q => pgZFF_X2(21),
      R => '0'
    );
\pgZFF_X2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(52),
      Q => pgZFF_X2(22),
      R => '0'
    );
\pgZFF_X2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(53),
      Q => pgZFF_X2(23),
      R => '0'
    );
\pgZFF_X2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(54),
      Q => pgZFF_X2(24),
      R => '0'
    );
\pgZFF_X2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(55),
      Q => pgZFF_X2(25),
      R => '0'
    );
\pgZFF_X2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(56),
      Q => pgZFF_X2(26),
      R => '0'
    );
\pgZFF_X2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(57),
      Q => pgZFF_X2(27),
      R => '0'
    );
\pgZFF_X2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(58),
      Q => pgZFF_X2(28),
      R => '0'
    );
\pgZFF_X2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(59),
      Q => pgZFF_X2(29),
      R => '0'
    );
\pgZFF_X2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(32),
      Q => pgZFF_X2(2),
      R => '0'
    );
\pgZFF_X2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(60),
      Q => pgZFF_X2(30),
      R => '0'
    );
\pgZFF_X2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(61),
      Q => pgZFF_X2(31),
      R => '0'
    );
\pgZFF_X2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(33),
      Q => pgZFF_X2(3),
      R => '0'
    );
\pgZFF_X2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(34),
      Q => pgZFF_X2(4),
      R => '0'
    );
\pgZFF_X2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(35),
      Q => pgZFF_X2(5),
      R => '0'
    );
\pgZFF_X2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(36),
      Q => pgZFF_X2(6),
      R => '0'
    );
\pgZFF_X2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(37),
      Q => pgZFF_X2(7),
      R => '0'
    );
\pgZFF_X2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(38),
      Q => pgZFF_X2(8),
      R => '0'
    );
\pgZFF_X2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_X2_quad(39),
      Q => pgZFF_X2(9),
      R => '0'
    );
\pgZFF_Y1_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(30),
      Q => pgZFF_Y1_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(31),
      Q => pgZFF_Y1_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(32),
      Q => pgZFF_Y1_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(33),
      Q => pgZFF_Y1_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(34),
      Q => pgZFF_Y1_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(35),
      Q => pgZFF_Y1_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(36),
      Q => pgZFF_Y1_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(37),
      Q => pgZFF_Y1_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(38),
      Q => pgZFF_Y1_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(39),
      Q => pgZFF_Y1_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(40),
      Q => pgZFF_Y1_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(41),
      Q => pgZFF_Y1_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(42),
      Q => pgZFF_Y1_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(43),
      Q => pgZFF_Y1_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(44),
      Q => pgZFF_Y1_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(45),
      Q => pgZFF_Y1_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(46),
      Q => pgZFF_Y1_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(47),
      Q => pgZFF_Y1_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(48),
      Q => pgZFF_Y1_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(49),
      Q => pgZFF_Y1_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(50),
      Q => pgZFF_Y1_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(51),
      Q => pgZFF_Y1_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(52),
      Q => pgZFF_Y1_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(53),
      Q => pgZFF_Y1_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(54),
      Q => pgZFF_Y1_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(55),
      Q => pgZFF_Y1_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(56),
      Q => pgZFF_Y1_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(57),
      Q => pgZFF_Y1_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(58),
      Q => pgZFF_Y1_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(59),
      Q => pgZFF_Y1_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(60),
      Q => pgZFF_Y1_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_4,
      D => mul_result(61),
      Q => pgZFF_Y1_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(30),
      Q => pgZFF_Y1(0),
      R => '0'
    );
\pgZFF_Y1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(40),
      Q => pgZFF_Y1(10),
      R => '0'
    );
\pgZFF_Y1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(41),
      Q => pgZFF_Y1(11),
      R => '0'
    );
\pgZFF_Y1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(42),
      Q => pgZFF_Y1(12),
      R => '0'
    );
\pgZFF_Y1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(43),
      Q => pgZFF_Y1(13),
      R => '0'
    );
\pgZFF_Y1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(44),
      Q => pgZFF_Y1(14),
      R => '0'
    );
\pgZFF_Y1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(45),
      Q => pgZFF_Y1(15),
      R => '0'
    );
\pgZFF_Y1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(46),
      Q => pgZFF_Y1(16),
      R => '0'
    );
\pgZFF_Y1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(47),
      Q => pgZFF_Y1(17),
      R => '0'
    );
\pgZFF_Y1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(48),
      Q => pgZFF_Y1(18),
      R => '0'
    );
\pgZFF_Y1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(49),
      Q => pgZFF_Y1(19),
      R => '0'
    );
\pgZFF_Y1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(31),
      Q => pgZFF_Y1(1),
      R => '0'
    );
\pgZFF_Y1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(50),
      Q => pgZFF_Y1(20),
      R => '0'
    );
\pgZFF_Y1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(51),
      Q => pgZFF_Y1(21),
      R => '0'
    );
\pgZFF_Y1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(52),
      Q => pgZFF_Y1(22),
      R => '0'
    );
\pgZFF_Y1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(53),
      Q => pgZFF_Y1(23),
      R => '0'
    );
\pgZFF_Y1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(54),
      Q => pgZFF_Y1(24),
      R => '0'
    );
\pgZFF_Y1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(55),
      Q => pgZFF_Y1(25),
      R => '0'
    );
\pgZFF_Y1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(56),
      Q => pgZFF_Y1(26),
      R => '0'
    );
\pgZFF_Y1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(57),
      Q => pgZFF_Y1(27),
      R => '0'
    );
\pgZFF_Y1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(58),
      Q => pgZFF_Y1(28),
      R => '0'
    );
\pgZFF_Y1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(59),
      Q => pgZFF_Y1(29),
      R => '0'
    );
\pgZFF_Y1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(32),
      Q => pgZFF_Y1(2),
      R => '0'
    );
\pgZFF_Y1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(60),
      Q => pgZFF_Y1(30),
      R => '0'
    );
\pgZFF_Y1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(61),
      Q => pgZFF_Y1(31),
      R => '0'
    );
\pgZFF_Y1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(33),
      Q => pgZFF_Y1(3),
      R => '0'
    );
\pgZFF_Y1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(34),
      Q => pgZFF_Y1(4),
      R => '0'
    );
\pgZFF_Y1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(35),
      Q => pgZFF_Y1(5),
      R => '0'
    );
\pgZFF_Y1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(36),
      Q => pgZFF_Y1(6),
      R => '0'
    );
\pgZFF_Y1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(37),
      Q => pgZFF_Y1(7),
      R => '0'
    );
\pgZFF_Y1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(38),
      Q => pgZFF_Y1(8),
      R => '0'
    );
\pgZFF_Y1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y1_quad(39),
      Q => pgZFF_Y1(9),
      R => '0'
    );
\pgZFF_Y2_quad_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(30),
      Q => pgZFF_Y2_quad(30),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(31),
      Q => pgZFF_Y2_quad(31),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(32),
      Q => pgZFF_Y2_quad(32),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(33),
      Q => pgZFF_Y2_quad(33),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(34),
      Q => pgZFF_Y2_quad(34),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(35),
      Q => pgZFF_Y2_quad(35),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(36),
      Q => pgZFF_Y2_quad(36),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(37),
      Q => pgZFF_Y2_quad(37),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(38),
      Q => pgZFF_Y2_quad(38),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(39),
      Q => pgZFF_Y2_quad(39),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(40),
      Q => pgZFF_Y2_quad(40),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(41),
      Q => pgZFF_Y2_quad(41),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(42),
      Q => pgZFF_Y2_quad(42),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(43),
      Q => pgZFF_Y2_quad(43),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(44),
      Q => pgZFF_Y2_quad(44),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(45),
      Q => pgZFF_Y2_quad(45),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(46),
      Q => pgZFF_Y2_quad(46),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(47),
      Q => pgZFF_Y2_quad(47),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(48),
      Q => pgZFF_Y2_quad(48),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(49),
      Q => pgZFF_Y2_quad(49),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(50),
      Q => pgZFF_Y2_quad(50),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(51),
      Q => pgZFF_Y2_quad(51),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(52),
      Q => pgZFF_Y2_quad(52),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(53),
      Q => pgZFF_Y2_quad(53),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(54),
      Q => pgZFF_Y2_quad(54),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(55),
      Q => pgZFF_Y2_quad(55),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(56),
      Q => pgZFF_Y2_quad(56),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(57),
      Q => pgZFF_Y2_quad(57),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(58),
      Q => pgZFF_Y2_quad(58),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(59),
      Q => pgZFF_Y2_quad(59),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(60),
      Q => pgZFF_Y2_quad(60),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_quad_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => mul_n_2,
      D => mul_result(61),
      Q => pgZFF_Y2_quad(61),
      R => \slv_reg15_reg[0]\(0)
    );
\pgZFF_Y2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(30),
      Q => pgZFF_Y2(0),
      R => '0'
    );
\pgZFF_Y2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(40),
      Q => pgZFF_Y2(10),
      R => '0'
    );
\pgZFF_Y2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(41),
      Q => pgZFF_Y2(11),
      R => '0'
    );
\pgZFF_Y2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(42),
      Q => pgZFF_Y2(12),
      R => '0'
    );
\pgZFF_Y2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(43),
      Q => pgZFF_Y2(13),
      R => '0'
    );
\pgZFF_Y2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(44),
      Q => pgZFF_Y2(14),
      R => '0'
    );
\pgZFF_Y2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(45),
      Q => pgZFF_Y2(15),
      R => '0'
    );
\pgZFF_Y2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(46),
      Q => pgZFF_Y2(16),
      R => '0'
    );
\pgZFF_Y2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(47),
      Q => pgZFF_Y2(17),
      R => '0'
    );
\pgZFF_Y2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(48),
      Q => pgZFF_Y2(18),
      R => '0'
    );
\pgZFF_Y2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(49),
      Q => pgZFF_Y2(19),
      R => '0'
    );
\pgZFF_Y2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(31),
      Q => pgZFF_Y2(1),
      R => '0'
    );
\pgZFF_Y2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(50),
      Q => pgZFF_Y2(20),
      R => '0'
    );
\pgZFF_Y2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(51),
      Q => pgZFF_Y2(21),
      R => '0'
    );
\pgZFF_Y2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(52),
      Q => pgZFF_Y2(22),
      R => '0'
    );
\pgZFF_Y2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(53),
      Q => pgZFF_Y2(23),
      R => '0'
    );
\pgZFF_Y2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(54),
      Q => pgZFF_Y2(24),
      R => '0'
    );
\pgZFF_Y2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(55),
      Q => pgZFF_Y2(25),
      R => '0'
    );
\pgZFF_Y2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(56),
      Q => pgZFF_Y2(26),
      R => '0'
    );
\pgZFF_Y2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(57),
      Q => pgZFF_Y2(27),
      R => '0'
    );
\pgZFF_Y2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(58),
      Q => pgZFF_Y2(28),
      R => '0'
    );
\pgZFF_Y2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(59),
      Q => pgZFF_Y2(29),
      R => '0'
    );
\pgZFF_Y2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(32),
      Q => pgZFF_Y2(2),
      R => '0'
    );
\pgZFF_Y2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(60),
      Q => pgZFF_Y2(30),
      R => '0'
    );
\pgZFF_Y2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(61),
      Q => pgZFF_Y2(31),
      R => '0'
    );
\pgZFF_Y2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(33),
      Q => pgZFF_Y2(3),
      R => '0'
    );
\pgZFF_Y2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(34),
      Q => pgZFF_Y2(4),
      R => '0'
    );
\pgZFF_Y2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(35),
      Q => pgZFF_Y2(5),
      R => '0'
    );
\pgZFF_Y2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(36),
      Q => pgZFF_Y2(6),
      R => '0'
    );
\pgZFF_Y2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(37),
      Q => pgZFF_Y2(7),
      R => '0'
    );
\pgZFF_Y2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(38),
      Q => pgZFF_Y2(8),
      R => '0'
    );
\pgZFF_Y2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => trunc_prods,
      D => pgZFF_Y2_quad(39),
      Q => pgZFF_Y2(9),
      R => '0'
    );
\q_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A4A5AFA"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[0]_i_1_n_0\
    );
\q_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F5FA080"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => Mul_stage_over,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(1),
      I4 => \^shiftadd.sr_ready_reg\(0),
      I5 => \slv_reg15_reg[0]\(0),
      O => \q_reg[1]_i_1_n_0\
    );
\q_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000038F0"
    )
        port map (
      I0 => \q_reg_reg__0\(0),
      I1 => \^state_reg\,
      I2 => \^shiftadd.sr_ready_reg\(1),
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \slv_reg15_reg[0]\(0),
      O => \q_reg[2]_i_1_n_0\
    );
\q_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[0]_i_1_n_0\,
      Q => \q_reg_reg__0\(0),
      R => '0'
    );
\q_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[1]_i_1_n_0\,
      Q => \^shiftadd.sr_ready_reg\(0),
      R => '0'
    );
\q_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \q_reg[2]_i_1_n_0\,
      Q => \^shiftadd.sr_ready_reg\(1),
      R => '0'
    );
s_trigger_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mul_n_7,
      Q => s_trigger,
      S => \slv_reg15_reg[0]\(0)
    );
state_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFDFDFD"
    )
        port map (
      I0 => \slv_reg16_reg[0]\(0),
      I1 => SAMPLE_TRIG,
      I2 => \^state_reg\,
      I3 => \^shiftadd.sr_ready_reg\(0),
      I4 => \^shiftadd.sr_ready_reg\(1),
      O => state_reg_i_1_n_0
    );
state_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => state_reg_i_1_n_0,
      Q => \^state_reg\,
      R => \slv_reg15_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter_Top_Level is
  port (
    FILTER_DONE : out STD_LOGIC;
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg2_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg3_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg6_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg7_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg8_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg11_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg12_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg13_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg16_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SAMPLE_TRIG : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \slv_reg15_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg4_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \slv_reg9_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg5_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg14_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg10_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slv_reg18_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg19_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg17_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter_Top_Level;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter_Top_Level is
  signal FILTER_DONE_INST_0_i_2_n_0 : STD_LOGIC;
  signal FILTER_DONE_INST_0_i_3_n_0 : STD_LOGIC;
  signal IIR_BP_Y_Out_L : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal IIR_BP_Y_Out_R : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal IIR_HP_R_n_27 : STD_LOGIC;
  signal IIR_HP_R_n_28 : STD_LOGIC;
  signal IIR_HP_R_n_29 : STD_LOGIC;
  signal IIR_HP_R_n_30 : STD_LOGIC;
  signal IIR_HP_Y_Out_L : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal IIR_HP_Y_Out_R : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal IIR_LP_Done_L : STD_LOGIC;
  signal IIR_LP_L_n_52 : STD_LOGIC;
  signal IIR_LP_L_n_53 : STD_LOGIC;
  signal IIR_LP_L_n_54 : STD_LOGIC;
  signal IIR_LP_L_n_55 : STD_LOGIC;
  signal IIR_LP_L_n_56 : STD_LOGIC;
  signal IIR_LP_L_n_57 : STD_LOGIC;
  signal IIR_LP_L_n_58 : STD_LOGIC;
  signal IIR_LP_L_n_59 : STD_LOGIC;
  signal IIR_LP_L_n_60 : STD_LOGIC;
  signal IIR_LP_L_n_61 : STD_LOGIC;
  signal IIR_LP_L_n_62 : STD_LOGIC;
  signal IIR_LP_L_n_63 : STD_LOGIC;
  signal IIR_LP_L_n_64 : STD_LOGIC;
  signal IIR_LP_L_n_65 : STD_LOGIC;
  signal IIR_LP_L_n_66 : STD_LOGIC;
  signal IIR_LP_L_n_67 : STD_LOGIC;
  signal IIR_LP_L_n_68 : STD_LOGIC;
  signal IIR_LP_L_n_69 : STD_LOGIC;
  signal IIR_LP_L_n_70 : STD_LOGIC;
  signal IIR_LP_L_n_71 : STD_LOGIC;
  signal IIR_LP_R_n_31 : STD_LOGIC;
  signal IIR_LP_R_n_32 : STD_LOGIC;
  signal IIR_LP_R_n_33 : STD_LOGIC;
  signal IIR_LP_R_n_34 : STD_LOGIC;
  signal IIR_LP_R_n_35 : STD_LOGIC;
  signal IIR_LP_R_n_36 : STD_LOGIC;
  signal IIR_LP_R_n_37 : STD_LOGIC;
  signal IIR_LP_R_n_38 : STD_LOGIC;
  signal IIR_LP_R_n_39 : STD_LOGIC;
  signal IIR_LP_R_n_40 : STD_LOGIC;
  signal IIR_LP_R_n_41 : STD_LOGIC;
  signal IIR_LP_R_n_42 : STD_LOGIC;
  signal IIR_LP_R_n_43 : STD_LOGIC;
  signal IIR_LP_R_n_44 : STD_LOGIC;
  signal IIR_LP_R_n_45 : STD_LOGIC;
  signal IIR_LP_R_n_46 : STD_LOGIC;
  signal IIR_LP_R_n_47 : STD_LOGIC;
  signal IIR_LP_R_n_48 : STD_LOGIC;
  signal IIR_LP_R_n_49 : STD_LOGIC;
  signal IIR_LP_R_n_50 : STD_LOGIC;
  signal IIR_LP_R_n_51 : STD_LOGIC;
  signal IIR_LP_R_n_52 : STD_LOGIC;
  signal IIR_LP_R_n_53 : STD_LOGIC;
  signal IIR_LP_R_n_54 : STD_LOGIC;
  signal IIR_LP_R_n_55 : STD_LOGIC;
  signal IIR_LP_R_n_56 : STD_LOGIC;
  signal IIR_LP_R_n_57 : STD_LOGIC;
  signal IIR_LP_R_n_58 : STD_LOGIC;
  signal IIR_LP_R_n_59 : STD_LOGIC;
  signal IIR_LP_R_n_60 : STD_LOGIC;
  signal IIR_LP_R_n_61 : STD_LOGIC;
  signal IIR_LP_R_n_62 : STD_LOGIC;
  signal IIR_LP_R_n_63 : STD_LOGIC;
  signal IIR_LP_R_n_64 : STD_LOGIC;
  signal IIR_LP_R_n_65 : STD_LOGIC;
  signal IIR_LP_R_n_66 : STD_LOGIC;
  signal IIR_LP_R_n_67 : STD_LOGIC;
  signal IIR_LP_R_n_68 : STD_LOGIC;
  signal IIR_LP_R_n_69 : STD_LOGIC;
  signal IIR_LP_R_n_70 : STD_LOGIC;
  signal IIR_LP_R_n_71 : STD_LOGIC;
  signal IIR_LP_R_n_72 : STD_LOGIC;
  signal IIR_LP_R_n_73 : STD_LOGIC;
  signal IIR_LP_R_n_74 : STD_LOGIC;
  signal IIR_LP_Y_Out_L : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal IIR_LP_Y_Out_R : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal \q_reg_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \q_reg_reg__0_0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \q_reg_reg__0_2\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \q_reg_reg__0_4\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \q_reg_reg__0_6\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal state_reg : STD_LOGIC;
  signal state_reg_1 : STD_LOGIC;
  signal state_reg_3 : STD_LOGIC;
  signal state_reg_5 : STD_LOGIC;
  signal state_reg_7 : STD_LOGIC;
begin
FILTER_DONE_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => IIR_LP_Done_L,
      I1 => state_reg_1,
      I2 => \q_reg_reg__0_0\(2),
      I3 => \q_reg_reg__0_0\(1),
      I4 => FILTER_DONE_INST_0_i_2_n_0,
      I5 => FILTER_DONE_INST_0_i_3_n_0,
      O => FILTER_DONE
    );
FILTER_DONE_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \q_reg_reg__0_2\(1),
      I1 => \q_reg_reg__0_2\(2),
      I2 => state_reg_3,
      I3 => \q_reg_reg__0_6\(1),
      I4 => \q_reg_reg__0_6\(2),
      I5 => state_reg_7,
      O => FILTER_DONE_INST_0_i_2_n_0
    );
FILTER_DONE_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \q_reg_reg__0\(1),
      I1 => \q_reg_reg__0\(2),
      I2 => state_reg,
      I3 => \q_reg_reg__0_4\(1),
      I4 => \q_reg_reg__0_4\(2),
      I5 => state_reg_5,
      O => FILTER_DONE_INST_0_i_3_n_0
    );
IIR_BP_L: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      Q(23 downto 0) => IIR_BP_Y_Out_L(23 downto 0),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \ShiftAdd.sr_READY_reg\(1 downto 0) => \q_reg_reg__0\(2 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg5_reg[31]\(31 downto 0) => \slv_reg5_reg[31]\(31 downto 0),
      \slv_reg6_reg[31]\(31 downto 0) => \slv_reg6_reg[31]\(31 downto 0),
      \slv_reg7_reg[31]\(31 downto 0) => \slv_reg7_reg[31]\(31 downto 0),
      \slv_reg8_reg[31]\(31 downto 0) => \slv_reg8_reg[31]\(31 downto 0),
      \slv_reg9_reg[31]\(31 downto 0) => \slv_reg9_reg[31]\(31 downto 0),
      state_reg => state_reg
    );
IIR_BP_R: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_0
     port map (
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      Q(23 downto 0) => IIR_BP_Y_Out_R(23 downto 0),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \ShiftAdd.sr_READY_reg\(1 downto 0) => \q_reg_reg__0_0\(2 downto 1),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg5_reg[31]\(31 downto 0) => \slv_reg5_reg[31]\(31 downto 0),
      \slv_reg6_reg[31]\(31 downto 0) => \slv_reg6_reg[31]\(31 downto 0),
      \slv_reg7_reg[31]\(31 downto 0) => \slv_reg7_reg[31]\(31 downto 0),
      \slv_reg8_reg[31]\(31 downto 0) => \slv_reg8_reg[31]\(31 downto 0),
      \slv_reg9_reg[31]\(31 downto 0) => \slv_reg9_reg[31]\(31 downto 0),
      state_reg => state_reg_1
    );
IIR_HP_L: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_1
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      AUDIO_OUT_L(19 downto 0) => AUDIO_OUT_L(19 downto 0),
      O(3 downto 0) => data4(23 downto 20),
      Q(3 downto 0) => IIR_HP_Y_Out_L(23 downto 20),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \ShiftAdd.sr_READY_reg\(1 downto 0) => \q_reg_reg__0_2\(2 downto 1),
      \Y_out_reg[0]_0\ => IIR_LP_L_n_71,
      \Y_out_reg[10]_0\ => IIR_LP_L_n_61,
      \Y_out_reg[11]_0\ => IIR_LP_L_n_60,
      \Y_out_reg[12]_0\ => IIR_LP_L_n_59,
      \Y_out_reg[13]_0\ => IIR_LP_L_n_58,
      \Y_out_reg[14]_0\ => IIR_LP_L_n_57,
      \Y_out_reg[15]_0\ => IIR_LP_L_n_56,
      \Y_out_reg[16]_0\ => IIR_LP_L_n_55,
      \Y_out_reg[17]_0\ => IIR_LP_L_n_54,
      \Y_out_reg[18]_0\ => IIR_LP_L_n_53,
      \Y_out_reg[19]_0\ => IIR_LP_L_n_52,
      \Y_out_reg[1]_0\ => IIR_LP_L_n_70,
      \Y_out_reg[23]_0\(23 downto 0) => IIR_BP_Y_Out_L(23 downto 0),
      \Y_out_reg[23]_1\(23 downto 0) => IIR_LP_Y_Out_L(23 downto 0),
      \Y_out_reg[2]_0\ => IIR_LP_L_n_69,
      \Y_out_reg[3]_0\ => IIR_LP_L_n_68,
      \Y_out_reg[4]_0\ => IIR_LP_L_n_67,
      \Y_out_reg[5]_0\ => IIR_LP_L_n_66,
      \Y_out_reg[6]_0\ => IIR_LP_L_n_65,
      \Y_out_reg[7]_0\ => IIR_LP_L_n_64,
      \Y_out_reg[8]_0\ => IIR_LP_L_n_63,
      \Y_out_reg[9]_0\ => IIR_LP_L_n_62,
      data2(23 downto 0) => data2(23 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg10_reg[31]\(31 downto 0) => \slv_reg10_reg[31]\(31 downto 0),
      \slv_reg11_reg[31]\(31 downto 0) => \slv_reg11_reg[31]\(31 downto 0),
      \slv_reg12_reg[31]\(31 downto 0) => \slv_reg12_reg[31]\(31 downto 0),
      \slv_reg13_reg[31]\(31 downto 0) => \slv_reg13_reg[31]\(31 downto 0),
      \slv_reg14_reg[31]\(31 downto 0) => \slv_reg14_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg17_reg[0]\(0) => \slv_reg17_reg[0]\(0),
      \slv_reg18_reg[0]\(0) => \slv_reg18_reg[0]\(0),
      \slv_reg19_reg[0]\(0) => \slv_reg19_reg[0]\(0),
      state_reg => state_reg_3
    );
IIR_HP_R: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_2
     port map (
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      AUDIO_OUT_R(19 downto 0) => AUDIO_OUT_R(19 downto 0),
      \AUDIO_OUT_R[23]\(3) => IIR_HP_R_n_27,
      \AUDIO_OUT_R[23]\(2) => IIR_HP_R_n_28,
      \AUDIO_OUT_R[23]\(1) => IIR_HP_R_n_29,
      \AUDIO_OUT_R[23]\(0) => IIR_HP_R_n_30,
      O(3) => IIR_LP_R_n_31,
      O(2) => IIR_LP_R_n_32,
      O(1) => IIR_LP_R_n_33,
      O(0) => IIR_LP_R_n_34,
      Q(3 downto 0) => IIR_HP_Y_Out_R(23 downto 20),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \ShiftAdd.sr_READY_reg\(1 downto 0) => \q_reg_reg__0_4\(2 downto 1),
      \Y_out_reg[0]_0\ => IIR_LP_R_n_74,
      \Y_out_reg[10]_0\ => IIR_LP_R_n_56,
      \Y_out_reg[11]_0\ => IIR_LP_R_n_51,
      \Y_out_reg[11]_1\(3) => IIR_LP_R_n_52,
      \Y_out_reg[11]_1\(2) => IIR_LP_R_n_53,
      \Y_out_reg[11]_1\(1) => IIR_LP_R_n_54,
      \Y_out_reg[11]_1\(0) => IIR_LP_R_n_55,
      \Y_out_reg[12]_0\ => IIR_LP_R_n_50,
      \Y_out_reg[13]_0\ => IIR_LP_R_n_49,
      \Y_out_reg[14]_0\ => IIR_LP_R_n_48,
      \Y_out_reg[15]_0\ => IIR_LP_R_n_43,
      \Y_out_reg[15]_1\(3) => IIR_LP_R_n_44,
      \Y_out_reg[15]_1\(2) => IIR_LP_R_n_45,
      \Y_out_reg[15]_1\(1) => IIR_LP_R_n_46,
      \Y_out_reg[15]_1\(0) => IIR_LP_R_n_47,
      \Y_out_reg[16]_0\ => IIR_LP_R_n_42,
      \Y_out_reg[17]_0\ => IIR_LP_R_n_41,
      \Y_out_reg[18]_0\ => IIR_LP_R_n_40,
      \Y_out_reg[19]_0\ => IIR_LP_R_n_35,
      \Y_out_reg[19]_1\(3) => IIR_LP_R_n_36,
      \Y_out_reg[19]_1\(2) => IIR_LP_R_n_37,
      \Y_out_reg[19]_1\(1) => IIR_LP_R_n_38,
      \Y_out_reg[19]_1\(0) => IIR_LP_R_n_39,
      \Y_out_reg[1]_0\ => IIR_LP_R_n_73,
      \Y_out_reg[23]_0\(23 downto 0) => IIR_BP_Y_Out_R(23 downto 0),
      \Y_out_reg[23]_1\(23 downto 0) => IIR_LP_Y_Out_R(23 downto 0),
      \Y_out_reg[2]_0\ => IIR_LP_R_n_72,
      \Y_out_reg[3]_0\ => IIR_LP_R_n_67,
      \Y_out_reg[3]_1\(3) => IIR_LP_R_n_68,
      \Y_out_reg[3]_1\(2) => IIR_LP_R_n_69,
      \Y_out_reg[3]_1\(1) => IIR_LP_R_n_70,
      \Y_out_reg[3]_1\(0) => IIR_LP_R_n_71,
      \Y_out_reg[4]_0\ => IIR_LP_R_n_66,
      \Y_out_reg[5]_0\ => IIR_LP_R_n_65,
      \Y_out_reg[6]_0\ => IIR_LP_R_n_64,
      \Y_out_reg[7]_0\ => IIR_LP_R_n_59,
      \Y_out_reg[7]_1\(3) => IIR_LP_R_n_60,
      \Y_out_reg[7]_1\(2) => IIR_LP_R_n_61,
      \Y_out_reg[7]_1\(1) => IIR_LP_R_n_62,
      \Y_out_reg[7]_1\(0) => IIR_LP_R_n_63,
      \Y_out_reg[8]_0\ => IIR_LP_R_n_58,
      \Y_out_reg[9]_0\ => IIR_LP_R_n_57,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg10_reg[31]\(31 downto 0) => \slv_reg10_reg[31]\(31 downto 0),
      \slv_reg11_reg[31]\(31 downto 0) => \slv_reg11_reg[31]\(31 downto 0),
      \slv_reg12_reg[31]\(31 downto 0) => \slv_reg12_reg[31]\(31 downto 0),
      \slv_reg13_reg[31]\(31 downto 0) => \slv_reg13_reg[31]\(31 downto 0),
      \slv_reg14_reg[31]\(31 downto 0) => \slv_reg14_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg17_reg[0]\(0) => \slv_reg17_reg[0]\(0),
      \slv_reg18_reg[0]\(0) => \slv_reg18_reg[0]\(0),
      \slv_reg19_reg[0]\(0) => \slv_reg19_reg[0]\(0),
      state_reg => state_reg_5
    );
IIR_LP_L: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_3
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      AUDIO_OUT_L(3 downto 0) => AUDIO_OUT_L(23 downto 20),
      \AUDIO_OUT_L[10]\ => IIR_LP_L_n_61,
      \AUDIO_OUT_L[11]\ => IIR_LP_L_n_60,
      \AUDIO_OUT_L[12]\ => IIR_LP_L_n_59,
      \AUDIO_OUT_L[13]\ => IIR_LP_L_n_58,
      \AUDIO_OUT_L[14]\ => IIR_LP_L_n_57,
      \AUDIO_OUT_L[15]\ => IIR_LP_L_n_56,
      \AUDIO_OUT_L[16]\ => IIR_LP_L_n_55,
      \AUDIO_OUT_L[17]\ => IIR_LP_L_n_54,
      \AUDIO_OUT_L[18]\ => IIR_LP_L_n_53,
      \AUDIO_OUT_L[19]\ => IIR_LP_L_n_52,
      \AUDIO_OUT_L[20]\(23 downto 0) => IIR_LP_Y_Out_L(23 downto 0),
      \AUDIO_OUT_L[4]\ => IIR_LP_L_n_67,
      \AUDIO_OUT_L[5]\ => IIR_LP_L_n_66,
      \AUDIO_OUT_L[6]\ => IIR_LP_L_n_65,
      \AUDIO_OUT_L[7]\ => IIR_LP_L_n_64,
      \AUDIO_OUT_L[8]\ => IIR_LP_L_n_63,
      \AUDIO_OUT_L[9]\ => IIR_LP_L_n_62,
      AUDIO_OUT_L_0_sp_1 => IIR_LP_L_n_71,
      AUDIO_OUT_L_1_sp_1 => IIR_LP_L_n_70,
      AUDIO_OUT_L_2_sp_1 => IIR_LP_L_n_69,
      AUDIO_OUT_L_3_sp_1 => IIR_LP_L_n_68,
      IIR_LP_Done_L => IIR_LP_Done_L,
      O(3 downto 0) => data4(23 downto 20),
      Q(31 downto 0) => Q(31 downto 0),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \Y_out_reg[23]_0\(23 downto 0) => IIR_BP_Y_Out_L(23 downto 0),
      \Y_out_reg[23]_1\(3 downto 0) => IIR_HP_Y_Out_L(23 downto 20),
      data2(23 downto 0) => data2(23 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg0_reg[31]\(31 downto 0) => \slv_reg0_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg17_reg[0]\(0) => \slv_reg17_reg[0]\(0),
      \slv_reg18_reg[0]\(0) => \slv_reg18_reg[0]\(0),
      \slv_reg19_reg[0]\(0) => \slv_reg19_reg[0]\(0),
      \slv_reg2_reg[31]\(31 downto 0) => \slv_reg2_reg[31]\(31 downto 0),
      \slv_reg3_reg[31]\(31 downto 0) => \slv_reg3_reg[31]\(31 downto 0),
      \slv_reg4_reg[31]\(31 downto 0) => \slv_reg4_reg[31]\(31 downto 0)
    );
IIR_LP_R: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_IIR_Biquad_II_v3_4
     port map (
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      AUDIO_OUT_R(3 downto 0) => AUDIO_OUT_R(23 downto 20),
      \AUDIO_OUT_R[10]\ => IIR_LP_R_n_56,
      \AUDIO_OUT_R[11]\ => IIR_LP_R_n_51,
      \AUDIO_OUT_R[12]\ => IIR_LP_R_n_50,
      \AUDIO_OUT_R[13]\ => IIR_LP_R_n_49,
      \AUDIO_OUT_R[14]\ => IIR_LP_R_n_48,
      \AUDIO_OUT_R[15]\ => IIR_LP_R_n_43,
      \AUDIO_OUT_R[16]\ => IIR_LP_R_n_42,
      \AUDIO_OUT_R[17]\ => IIR_LP_R_n_41,
      \AUDIO_OUT_R[18]\ => IIR_LP_R_n_40,
      \AUDIO_OUT_R[19]\ => IIR_LP_R_n_35,
      \AUDIO_OUT_R[20]\(23 downto 0) => IIR_LP_Y_Out_R(23 downto 0),
      \AUDIO_OUT_R[20]_0\(3) => IIR_LP_R_n_36,
      \AUDIO_OUT_R[20]_0\(2) => IIR_LP_R_n_37,
      \AUDIO_OUT_R[20]_0\(1) => IIR_LP_R_n_38,
      \AUDIO_OUT_R[20]_0\(0) => IIR_LP_R_n_39,
      \AUDIO_OUT_R[20]_1\(3) => IIR_LP_R_n_44,
      \AUDIO_OUT_R[20]_1\(2) => IIR_LP_R_n_45,
      \AUDIO_OUT_R[20]_1\(1) => IIR_LP_R_n_46,
      \AUDIO_OUT_R[20]_1\(0) => IIR_LP_R_n_47,
      \AUDIO_OUT_R[20]_2\(3) => IIR_LP_R_n_52,
      \AUDIO_OUT_R[20]_2\(2) => IIR_LP_R_n_53,
      \AUDIO_OUT_R[20]_2\(1) => IIR_LP_R_n_54,
      \AUDIO_OUT_R[20]_2\(0) => IIR_LP_R_n_55,
      \AUDIO_OUT_R[20]_3\(3) => IIR_LP_R_n_60,
      \AUDIO_OUT_R[20]_3\(2) => IIR_LP_R_n_61,
      \AUDIO_OUT_R[20]_3\(1) => IIR_LP_R_n_62,
      \AUDIO_OUT_R[20]_3\(0) => IIR_LP_R_n_63,
      \AUDIO_OUT_R[20]_4\(3) => IIR_LP_R_n_68,
      \AUDIO_OUT_R[20]_4\(2) => IIR_LP_R_n_69,
      \AUDIO_OUT_R[20]_4\(1) => IIR_LP_R_n_70,
      \AUDIO_OUT_R[20]_4\(0) => IIR_LP_R_n_71,
      \AUDIO_OUT_R[4]\ => IIR_LP_R_n_66,
      \AUDIO_OUT_R[5]\ => IIR_LP_R_n_65,
      \AUDIO_OUT_R[6]\ => IIR_LP_R_n_64,
      \AUDIO_OUT_R[7]\ => IIR_LP_R_n_59,
      \AUDIO_OUT_R[8]\ => IIR_LP_R_n_58,
      \AUDIO_OUT_R[9]\ => IIR_LP_R_n_57,
      AUDIO_OUT_R_0_sp_1 => IIR_LP_R_n_74,
      AUDIO_OUT_R_1_sp_1 => IIR_LP_R_n_73,
      AUDIO_OUT_R_2_sp_1 => IIR_LP_R_n_72,
      AUDIO_OUT_R_3_sp_1 => IIR_LP_R_n_67,
      O(3) => IIR_LP_R_n_31,
      O(2) => IIR_LP_R_n_32,
      O(1) => IIR_LP_R_n_33,
      O(0) => IIR_LP_R_n_34,
      Q(31 downto 0) => Q(31 downto 0),
      SAMPLE_TRIG => SAMPLE_TRIG,
      \ShiftAdd.sr_READY_reg\(1 downto 0) => \q_reg_reg__0_6\(2 downto 1),
      \Y_out_reg[22]_0\(3) => IIR_HP_R_n_27,
      \Y_out_reg[22]_0\(2) => IIR_HP_R_n_28,
      \Y_out_reg[22]_0\(1) => IIR_HP_R_n_29,
      \Y_out_reg[22]_0\(0) => IIR_HP_R_n_30,
      \Y_out_reg[23]_0\(23 downto 0) => IIR_BP_Y_Out_R(23 downto 0),
      \Y_out_reg[23]_1\(3 downto 0) => IIR_HP_Y_Out_R(23 downto 20),
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg0_reg[31]\(31 downto 0) => \slv_reg0_reg[31]\(31 downto 0),
      \slv_reg15_reg[0]\(0) => \slv_reg15_reg[0]\(0),
      \slv_reg16_reg[0]\(0) => \slv_reg16_reg[0]\(0),
      \slv_reg17_reg[0]\(0) => \slv_reg17_reg[0]\(0),
      \slv_reg18_reg[0]\(0) => \slv_reg18_reg[0]\(0),
      \slv_reg19_reg[0]\(0) => \slv_reg19_reg[0]\(0),
      \slv_reg2_reg[31]\(31 downto 0) => \slv_reg2_reg[31]\(31 downto 0),
      \slv_reg3_reg[31]\(31 downto 0) => \slv_reg3_reg[31]\(31 downto 0),
      \slv_reg4_reg[31]\(31 downto 0) => \slv_reg4_reg[31]\(31 downto 0),
      state_reg => state_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0_S00_AXI is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    FILTER_DONE : out STD_LOGIC;
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    SAMPLE_TRIG : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \reg_data_out__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[31]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg16 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg16[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg16[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg16[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg17 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg17[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg17[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg18 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg18[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg18[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal slv_reg19 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \slv_reg19[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg19[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg8 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \slv_reg16[31]_i_3\ : label is "soft_lutpair133";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
Filter_Top_Level_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter_Top_Level
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      AUDIO_OUT_L(23 downto 0) => AUDIO_OUT_L(23 downto 0),
      AUDIO_OUT_R(23 downto 0) => AUDIO_OUT_R(23 downto 0),
      FILTER_DONE => FILTER_DONE,
      Q(31 downto 0) => slv_reg1(31 downto 0),
      SAMPLE_TRIG => SAMPLE_TRIG,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg0_reg[31]\(31 downto 0) => slv_reg0(31 downto 0),
      \slv_reg10_reg[31]\(31 downto 0) => slv_reg10(31 downto 0),
      \slv_reg11_reg[31]\(31 downto 0) => slv_reg11(31 downto 0),
      \slv_reg12_reg[31]\(31 downto 0) => slv_reg12(31 downto 0),
      \slv_reg13_reg[31]\(31 downto 0) => slv_reg13(31 downto 0),
      \slv_reg14_reg[31]\(31 downto 0) => slv_reg14(31 downto 0),
      \slv_reg15_reg[0]\(0) => slv_reg15(0),
      \slv_reg16_reg[0]\(0) => slv_reg16(0),
      \slv_reg17_reg[0]\(0) => slv_reg17(0),
      \slv_reg18_reg[0]\(0) => slv_reg18(0),
      \slv_reg19_reg[0]\(0) => slv_reg19(0),
      \slv_reg2_reg[31]\(31 downto 0) => slv_reg2(31 downto 0),
      \slv_reg3_reg[31]\(31 downto 0) => slv_reg3(31 downto 0),
      \slv_reg4_reg[31]\(31 downto 0) => slv_reg4(31 downto 0),
      \slv_reg5_reg[31]\(31 downto 0) => slv_reg5(31 downto 0),
      \slv_reg6_reg[31]\(31 downto 0) => slv_reg6(31 downto 0),
      \slv_reg7_reg[31]\(31 downto 0) => slv_reg7(31 downto 0),
      \slv_reg8_reg[31]\(31 downto 0) => slv_reg8(31 downto 0),
      \slv_reg9_reg[31]\(31 downto 0) => slv_reg9(31 downto 0)
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      S => axi_awready_i_1_n_0
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready_i_1_n_0,
      D => s00_axi_araddr(4),
      Q => sel0(4),
      S => axi_awready_i_1_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s_axi_arready\,
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => axi_awready_i_1_n_0
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => p_0_in(4),
      R => axi_awready_i_1_n_0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => axi_awready_i_1_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => axi_awready_i_1_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_wvalid,
      I5 => s00_axi_awvalid,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => axi_awready_i_1_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[0]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(0)
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg19(0),
      I1 => slv_reg18(0),
      I2 => sel0(1),
      I3 => slv_reg17(0),
      I4 => sel0(0),
      I5 => slv_reg16(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => slv_reg1(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(0),
      I1 => slv_reg6(0),
      I2 => sel0(1),
      I3 => slv_reg5(0),
      I4 => sel0(0),
      I5 => slv_reg4(0),
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => slv_reg8(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_8_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[10]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(10)
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(10),
      I1 => \slv_reg18__0\(10),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(10),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => slv_reg1(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => slv_reg5(10),
      I4 => sel0(0),
      I5 => slv_reg4(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => slv_reg9(10),
      I4 => sel0(0),
      I5 => slv_reg8(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_8_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[11]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(11)
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(11),
      I1 => \slv_reg18__0\(11),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(11),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => slv_reg1(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => slv_reg5(11),
      I4 => sel0(0),
      I5 => slv_reg4(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => slv_reg9(11),
      I4 => sel0(0),
      I5 => slv_reg8(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_8_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[12]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(12)
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(12),
      I1 => \slv_reg18__0\(12),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(12),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(12),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => slv_reg9(12),
      I4 => sel0(0),
      I5 => slv_reg8(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_8_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[13]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(13)
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(13),
      I1 => \slv_reg18__0\(13),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(13),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(13),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => slv_reg9(13),
      I4 => sel0(0),
      I5 => slv_reg8(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_8_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[14]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(14)
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(14),
      I1 => \slv_reg18__0\(14),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(14),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(14),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => slv_reg9(14),
      I4 => sel0(0),
      I5 => slv_reg8(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_8_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[15]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(15)
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(15),
      I1 => \slv_reg18__0\(15),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(15),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(15),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => slv_reg9(15),
      I4 => sel0(0),
      I5 => slv_reg8(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_8_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_2_n_0\,
      I1 => \axi_rdata_reg[16]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[16]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(16)
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(16),
      I1 => \slv_reg18__0\(16),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(16),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(16),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => slv_reg9(16),
      I4 => sel0(0),
      I5 => slv_reg8(16),
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_8_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[17]_i_2_n_0\,
      I1 => \axi_rdata_reg[17]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[17]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(17)
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(17),
      I1 => \slv_reg18__0\(17),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(17),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(17),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => slv_reg9(17),
      I4 => sel0(0),
      I5 => slv_reg8(17),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_8_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[18]_i_2_n_0\,
      I1 => \axi_rdata_reg[18]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[18]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(18)
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(18),
      I1 => \slv_reg18__0\(18),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(18),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(18),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => slv_reg9(18),
      I4 => sel0(0),
      I5 => slv_reg8(18),
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_8_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[19]_i_2_n_0\,
      I1 => \axi_rdata_reg[19]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[19]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(19)
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(19),
      I1 => \slv_reg18__0\(19),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(19),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(19),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => slv_reg9(19),
      I4 => sel0(0),
      I5 => slv_reg8(19),
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_8_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[1]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(1)
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(1),
      I1 => \slv_reg18__0\(1),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(1),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => slv_reg1(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => slv_reg5(1),
      I4 => sel0(0),
      I5 => slv_reg4(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => slv_reg9(1),
      I4 => sel0(0),
      I5 => slv_reg8(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_8_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => \axi_rdata_reg[20]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[20]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(20)
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(20),
      I1 => \slv_reg18__0\(20),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(20),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(20),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => slv_reg9(20),
      I4 => sel0(0),
      I5 => slv_reg8(20),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_8_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[21]_i_2_n_0\,
      I1 => \axi_rdata_reg[21]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[21]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(21)
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(21),
      I1 => \slv_reg18__0\(21),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(21),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(21),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => slv_reg9(21),
      I4 => sel0(0),
      I5 => slv_reg8(21),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_8_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[22]_i_2_n_0\,
      I1 => \axi_rdata_reg[22]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[22]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(22)
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(22),
      I1 => \slv_reg18__0\(22),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(22),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(22),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => slv_reg9(22),
      I4 => sel0(0),
      I5 => slv_reg8(22),
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_8_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[23]_i_2_n_0\,
      I1 => \axi_rdata_reg[23]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[23]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(23)
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(23),
      I1 => \slv_reg18__0\(23),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(23),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(23),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => slv_reg9(23),
      I4 => sel0(0),
      I5 => slv_reg8(23),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_8_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[24]_i_2_n_0\,
      I1 => \axi_rdata_reg[24]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[24]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(24)
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(24),
      I1 => \slv_reg18__0\(24),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(24),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(24),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => slv_reg9(24),
      I4 => sel0(0),
      I5 => slv_reg8(24),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_8_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[25]_i_2_n_0\,
      I1 => \axi_rdata_reg[25]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[25]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(25)
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(25),
      I1 => \slv_reg18__0\(25),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(25),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(25),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => slv_reg9(25),
      I4 => sel0(0),
      I5 => slv_reg8(25),
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_8_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[26]_i_2_n_0\,
      I1 => \axi_rdata_reg[26]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[26]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(26)
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(26),
      I1 => \slv_reg18__0\(26),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(26),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(26),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => slv_reg9(26),
      I4 => sel0(0),
      I5 => slv_reg8(26),
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_8_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[27]_i_2_n_0\,
      I1 => \axi_rdata_reg[27]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[27]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(27)
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(27),
      I1 => \slv_reg18__0\(27),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(27),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(27),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => slv_reg9(27),
      I4 => sel0(0),
      I5 => slv_reg8(27),
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_8_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[28]_i_2_n_0\,
      I1 => \axi_rdata_reg[28]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[28]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(28)
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(28),
      I1 => \slv_reg18__0\(28),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(28),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(28),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => slv_reg4(28),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => slv_reg9(28),
      I4 => sel0(0),
      I5 => slv_reg8(28),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_8_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[29]_i_2_n_0\,
      I1 => \axi_rdata_reg[29]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[29]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(29)
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(29),
      I1 => \slv_reg18__0\(29),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(29),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(29),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => slv_reg4(29),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => slv_reg9(29),
      I4 => sel0(0),
      I5 => slv_reg8(29),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_8_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[2]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(2)
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(2),
      I1 => \slv_reg18__0\(2),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(2),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => slv_reg1(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => slv_reg5(2),
      I4 => sel0(0),
      I5 => slv_reg4(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => slv_reg9(2),
      I4 => sel0(0),
      I5 => slv_reg8(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_8_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[30]_i_2_n_0\,
      I1 => \axi_rdata_reg[30]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[30]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(30)
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(30),
      I1 => \slv_reg18__0\(30),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(30),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(30),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => slv_reg4(30),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => slv_reg9(30),
      I4 => sel0(0),
      I5 => slv_reg8(30),
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_8_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[31]_i_3_n_0\,
      I1 => \axi_rdata_reg[31]_i_4_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[31]_i_5_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(31)
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(31),
      I1 => \slv_reg18__0\(31),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(31),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(31),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => slv_reg4(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => slv_reg9(31),
      I4 => sel0(0),
      I5 => slv_reg8(31),
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_9_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[3]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(3)
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(3),
      I1 => \slv_reg18__0\(3),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(3),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => slv_reg1(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => slv_reg5(3),
      I4 => sel0(0),
      I5 => slv_reg4(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => slv_reg9(3),
      I4 => sel0(0),
      I5 => slv_reg8(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_8_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[4]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(4)
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(4),
      I1 => \slv_reg18__0\(4),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(4),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => slv_reg1(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => slv_reg5(4),
      I4 => sel0(0),
      I5 => slv_reg4(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => slv_reg9(4),
      I4 => sel0(0),
      I5 => slv_reg8(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_8_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[5]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(5)
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(5),
      I1 => \slv_reg18__0\(5),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(5),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => slv_reg1(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => slv_reg5(5),
      I4 => sel0(0),
      I5 => slv_reg4(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => slv_reg9(5),
      I4 => sel0(0),
      I5 => slv_reg8(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_8_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[6]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(6)
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(6),
      I1 => \slv_reg18__0\(6),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(6),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => slv_reg1(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => slv_reg5(6),
      I4 => sel0(0),
      I5 => slv_reg4(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => slv_reg9(6),
      I4 => sel0(0),
      I5 => slv_reg8(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_8_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[7]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(7)
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(7),
      I1 => \slv_reg18__0\(7),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(7),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => slv_reg1(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => slv_reg5(7),
      I4 => sel0(0),
      I5 => slv_reg4(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => slv_reg9(7),
      I4 => sel0(0),
      I5 => slv_reg8(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_8_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[8]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(8)
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(8),
      I1 => \slv_reg18__0\(8),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(8),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => slv_reg1(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => slv_reg5(8),
      I4 => sel0(0),
      I5 => slv_reg4(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => slv_reg9(8),
      I4 => sel0(0),
      I5 => slv_reg8(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_8_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CA00CA0FCA00CA"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]_i_3_n_0\,
      I2 => sel0(3),
      I3 => sel0(4),
      I4 => \axi_rdata[9]_i_4_n_0\,
      I5 => sel0(2),
      O => \reg_data_out__0\(9)
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19__0\(9),
      I1 => \slv_reg18__0\(9),
      I2 => sel0(1),
      I3 => \slv_reg17__0\(9),
      I4 => sel0(0),
      I5 => \slv_reg16__0\(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => slv_reg1(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => slv_reg5(9),
      I4 => sel0(0),
      I5 => slv_reg4(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => slv_reg9(9),
      I4 => sel0(0),
      I5 => slv_reg8(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15__0\(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_8_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(0),
      Q => s00_axi_rdata(0),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_5_n_0\,
      I1 => \axi_rdata[0]_i_6_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_7_n_0\,
      I1 => \axi_rdata[0]_i_8_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(10),
      Q => s00_axi_rdata(10),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_5_n_0\,
      I1 => \axi_rdata[10]_i_6_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_7_n_0\,
      I1 => \axi_rdata[10]_i_8_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(11),
      Q => s00_axi_rdata(11),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_5_n_0\,
      I1 => \axi_rdata[11]_i_6_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_7_n_0\,
      I1 => \axi_rdata[11]_i_8_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(12),
      Q => s00_axi_rdata(12),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_5_n_0\,
      I1 => \axi_rdata[12]_i_6_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_7_n_0\,
      I1 => \axi_rdata[12]_i_8_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(13),
      Q => s00_axi_rdata(13),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_5_n_0\,
      I1 => \axi_rdata[13]_i_6_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_7_n_0\,
      I1 => \axi_rdata[13]_i_8_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(14),
      Q => s00_axi_rdata(14),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_5_n_0\,
      I1 => \axi_rdata[14]_i_6_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_7_n_0\,
      I1 => \axi_rdata[14]_i_8_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(15),
      Q => s00_axi_rdata(15),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_5_n_0\,
      I1 => \axi_rdata[15]_i_6_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_7_n_0\,
      I1 => \axi_rdata[15]_i_8_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(16),
      Q => s00_axi_rdata(16),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_5_n_0\,
      I1 => \axi_rdata[16]_i_6_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_7_n_0\,
      I1 => \axi_rdata[16]_i_8_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(17),
      Q => s00_axi_rdata(17),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_5_n_0\,
      I1 => \axi_rdata[17]_i_6_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_7_n_0\,
      I1 => \axi_rdata[17]_i_8_n_0\,
      O => \axi_rdata_reg[17]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(18),
      Q => s00_axi_rdata(18),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_5_n_0\,
      I1 => \axi_rdata[18]_i_6_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_7_n_0\,
      I1 => \axi_rdata[18]_i_8_n_0\,
      O => \axi_rdata_reg[18]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(19),
      Q => s00_axi_rdata(19),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_5_n_0\,
      I1 => \axi_rdata[19]_i_6_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_7_n_0\,
      I1 => \axi_rdata[19]_i_8_n_0\,
      O => \axi_rdata_reg[19]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(1),
      Q => s00_axi_rdata(1),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_5_n_0\,
      I1 => \axi_rdata[1]_i_6_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_7_n_0\,
      I1 => \axi_rdata[1]_i_8_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(20),
      Q => s00_axi_rdata(20),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_5_n_0\,
      I1 => \axi_rdata[20]_i_6_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_7_n_0\,
      I1 => \axi_rdata[20]_i_8_n_0\,
      O => \axi_rdata_reg[20]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(21),
      Q => s00_axi_rdata(21),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_5_n_0\,
      I1 => \axi_rdata[21]_i_6_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_7_n_0\,
      I1 => \axi_rdata[21]_i_8_n_0\,
      O => \axi_rdata_reg[21]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(22),
      Q => s00_axi_rdata(22),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_5_n_0\,
      I1 => \axi_rdata[22]_i_6_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_7_n_0\,
      I1 => \axi_rdata[22]_i_8_n_0\,
      O => \axi_rdata_reg[22]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(23),
      Q => s00_axi_rdata(23),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_5_n_0\,
      I1 => \axi_rdata[23]_i_6_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_7_n_0\,
      I1 => \axi_rdata[23]_i_8_n_0\,
      O => \axi_rdata_reg[23]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(24),
      Q => s00_axi_rdata(24),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_5_n_0\,
      I1 => \axi_rdata[24]_i_6_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_7_n_0\,
      I1 => \axi_rdata[24]_i_8_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(25),
      Q => s00_axi_rdata(25),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_5_n_0\,
      I1 => \axi_rdata[25]_i_6_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_7_n_0\,
      I1 => \axi_rdata[25]_i_8_n_0\,
      O => \axi_rdata_reg[25]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(26),
      Q => s00_axi_rdata(26),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_5_n_0\,
      I1 => \axi_rdata[26]_i_6_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_7_n_0\,
      I1 => \axi_rdata[26]_i_8_n_0\,
      O => \axi_rdata_reg[26]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(27),
      Q => s00_axi_rdata(27),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_5_n_0\,
      I1 => \axi_rdata[27]_i_6_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_7_n_0\,
      I1 => \axi_rdata[27]_i_8_n_0\,
      O => \axi_rdata_reg[27]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(28),
      Q => s00_axi_rdata(28),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_5_n_0\,
      I1 => \axi_rdata[28]_i_6_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_7_n_0\,
      I1 => \axi_rdata[28]_i_8_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(29),
      Q => s00_axi_rdata(29),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_5_n_0\,
      I1 => \axi_rdata[29]_i_6_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_7_n_0\,
      I1 => \axi_rdata[29]_i_8_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(2),
      Q => s00_axi_rdata(2),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_5_n_0\,
      I1 => \axi_rdata[2]_i_6_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_7_n_0\,
      I1 => \axi_rdata[2]_i_8_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(30),
      Q => s00_axi_rdata(30),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_5_n_0\,
      I1 => \axi_rdata[30]_i_6_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_7_n_0\,
      I1 => \axi_rdata[30]_i_8_n_0\,
      O => \axi_rdata_reg[30]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(31),
      Q => s00_axi_rdata(31),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_8_n_0\,
      I1 => \axi_rdata[31]_i_9_n_0\,
      O => \axi_rdata_reg[31]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(3),
      Q => s00_axi_rdata(3),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_5_n_0\,
      I1 => \axi_rdata[3]_i_6_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_7_n_0\,
      I1 => \axi_rdata[3]_i_8_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(4),
      Q => s00_axi_rdata(4),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_5_n_0\,
      I1 => \axi_rdata[4]_i_6_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_7_n_0\,
      I1 => \axi_rdata[4]_i_8_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(5),
      Q => s00_axi_rdata(5),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_5_n_0\,
      I1 => \axi_rdata[5]_i_6_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_7_n_0\,
      I1 => \axi_rdata[5]_i_8_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(6),
      Q => s00_axi_rdata(6),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_5_n_0\,
      I1 => \axi_rdata[6]_i_6_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_7_n_0\,
      I1 => \axi_rdata[6]_i_8_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(7),
      Q => s00_axi_rdata(7),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_5_n_0\,
      I1 => \axi_rdata[7]_i_6_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_7_n_0\,
      I1 => \axi_rdata[7]_i_8_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(8),
      Q => s00_axi_rdata(8),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_5_n_0\,
      I1 => \axi_rdata[8]_i_6_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_7_n_0\,
      I1 => \axi_rdata[8]_i_8_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => \reg_data_out__0\(9),
      Q => s00_axi_rdata(9),
      R => axi_awready_i_1_n_0
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_5_n_0\,
      I1 => \axi_rdata[9]_i_6_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_7_n_0\,
      I1 => \axi_rdata[9]_i_8_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => axi_awready_i_1_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => axi_awready_i_1_n_0
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \slv_reg0[31]_i_2_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg10(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg10(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg10(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg10(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg10(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg10(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg10(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg10(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg10(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg10(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg10(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg10(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg10(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg10(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg10(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg10(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg10(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg10(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg10(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg10(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg10(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg10(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg10(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg10(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg10(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg10(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg10(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg10(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg10(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg10(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg10(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg10(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg11(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg11(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg11(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg11(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg11(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg11(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg11(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg11(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg11(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg11(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg11(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg11(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg11(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg11(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg11(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg11(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg11(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg11(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg11(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg11(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg11(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg11(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg11(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg11(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg11(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg11(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg11(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg11(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg11(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg11(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg11(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg11(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg12(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg12(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg12(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg12(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg12(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg12(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg12(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg12(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg12(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg12(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg12(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg12(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg12(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg12(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg12(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg12(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg12(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg12(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg12(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg12(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg12(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg12(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg12(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg12(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg12(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg12(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg12(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg12(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg12(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg12(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg12(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg12(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg13(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg13(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg13(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg13(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg13(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg13(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg13(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg13(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg13(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg13(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg13(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg13(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg13(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg13(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg13(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg13(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg13(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg13(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg13(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg13(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg13(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg13(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg13(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg13(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg13(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg13(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg13(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg13(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg13(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg13(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg13(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg13(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg14(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg14(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg14(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg14(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg14(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg14(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg14(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg14(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg14(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg14(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg14(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg14(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg14(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg14(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg14(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg14(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg14(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg14(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg14(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg14(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg14(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg14(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg14(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg14(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg14(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg14(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg14(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg14(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg14(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg14(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg14(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg14(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg15(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg15__0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg15__0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg15__0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg15__0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg15__0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg15__0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg15__0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg15__0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg15__0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg15__0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg15__0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg15__0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg15__0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg15__0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg15__0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg15__0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg15__0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg15__0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg15__0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg15__0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg15__0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg15__0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg15__0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg15__0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg15__0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg15__0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg15__0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg15__0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg15__0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg15__0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg15__0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg16[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg16[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg16[15]_i_1_n_0\
    );
\slv_reg16[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg16[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg16[23]_i_1_n_0\
    );
\slv_reg16[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg16[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg16[31]_i_1_n_0\
    );
\slv_reg16[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \slv_reg16[31]_i_3_n_0\,
      I4 => p_0_in(4),
      I5 => p_0_in(0),
      O => \slv_reg16[31]_i_2_n_0\
    );
\slv_reg16[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => \^s_axi_wready\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      O => \slv_reg16[31]_i_3_n_0\
    );
\slv_reg16[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg16[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      O => \slv_reg16[7]_i_1_n_0\
    );
\slv_reg16_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg16(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg16__0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg16__0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg16__0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg16__0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg16__0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg16__0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg16__0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg16__0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg16__0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg16__0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg16__0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg16__0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg16__0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg16__0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg16__0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg16__0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg16__0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg16__0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg16__0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg16__0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg16__0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg16__0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg16__0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg16__0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg16__0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg16__0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg16__0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg16__0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg16__0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg16__0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg16_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg16__0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg17[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg17[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg17[15]_i_1_n_0\
    );
\slv_reg17[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg17[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg17[23]_i_1_n_0\
    );
\slv_reg17[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg17[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg17[31]_i_1_n_0\
    );
\slv_reg17[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \slv_reg16[31]_i_3_n_0\,
      I4 => p_0_in(4),
      I5 => p_0_in(0),
      O => \slv_reg17[31]_i_2_n_0\
    );
\slv_reg17[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg17[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      O => \slv_reg17[7]_i_1_n_0\
    );
\slv_reg17_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg17(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg17__0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg17__0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg17__0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg17__0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg17__0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg17__0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg17__0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg17__0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg17__0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg17__0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg17__0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg17__0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg17__0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg17__0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg17__0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg17__0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg17__0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg17__0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg17__0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg17__0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg17__0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg17__0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg17__0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg17__0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg17__0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg17__0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg17__0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg17__0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg17__0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg17__0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg17_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg17__0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg18[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg18[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg18[15]_i_1_n_0\
    );
\slv_reg18[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg18[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg18[23]_i_1_n_0\
    );
\slv_reg18[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg18[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg18[31]_i_1_n_0\
    );
\slv_reg18[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \slv_reg16[31]_i_3_n_0\,
      I4 => p_0_in(4),
      I5 => p_0_in(0),
      O => \slv_reg18[31]_i_2_n_0\
    );
\slv_reg18[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg18[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      O => \slv_reg18[7]_i_1_n_0\
    );
\slv_reg18_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg18(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg18__0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg18__0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg18__0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg18__0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg18__0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg18__0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg18__0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg18__0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg18__0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg18__0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg18__0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg18__0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg18__0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg18__0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg18__0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg18__0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg18__0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg18__0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg18__0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg18__0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg18__0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg18__0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg18__0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg18__0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg18__0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg18__0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg18__0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg18__0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg18__0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg18__0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg18_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg18__0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg19[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg19[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      O => \slv_reg19[15]_i_1_n_0\
    );
\slv_reg19[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg19[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      O => \slv_reg19[23]_i_1_n_0\
    );
\slv_reg19[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg19[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      O => \slv_reg19[31]_i_1_n_0\
    );
\slv_reg19[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \slv_reg16[31]_i_3_n_0\,
      I4 => p_0_in(4),
      I5 => p_0_in(0),
      O => \slv_reg19[31]_i_2_n_0\
    );
\slv_reg19[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg19[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      O => \slv_reg19[7]_i_1_n_0\
    );
\slv_reg19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg19(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg19__0\(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg19__0\(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg19__0\(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg19__0\(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg19__0\(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg19__0\(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg19__0\(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg19__0\(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg19__0\(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg19__0\(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg19__0\(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg19__0\(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg19__0\(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg19__0\(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg19__0\(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg19__0\(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg19__0\(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg19__0\(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg19__0\(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg19__0\(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg19__0\(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg19__0\(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg19__0\(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg19__0\(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg19__0\(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg19__0\(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg19__0\(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg19__0\(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg19__0\(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg19__0\(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg19__0\(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_2_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg4(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg4(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg4(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg4(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg4(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg4(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg4(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg4(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg4(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg4(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg4(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg4(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg4(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg4(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg4(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg4(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg4(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg4(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg4(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg4(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg5(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg5(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg5(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg5(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg5(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg5(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg5(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg5(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg5(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg5(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg5(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg5(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg5(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg5(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg5(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg5(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg5(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg5(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg5(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg5(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg5(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg5(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg5(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg5(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg5(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg5(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg5(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg5(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg5(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg5(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg5(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg6(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg6(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg6(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg6(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg6(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg6(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg6(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg6(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg6(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg6(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg6(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg6(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg6(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg6(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg6(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg6(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg6(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg6(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg6(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg6(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg6(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg6(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg6(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg6(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg6(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg6(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg6(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg6(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg6(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg6(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg6(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg6(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg7(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg7(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg7(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg7(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg7(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg7(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg7(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg7(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg7(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg7(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg7(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg7(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg7(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg7(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg7(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg7(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg7(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg7(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg7(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg7(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg7(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg7(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg7(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg7(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg7(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg7(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg7(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg7(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg7(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg7(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg7(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg7(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg0[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg8(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg8(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg8(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg8(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg8(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg8(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg8(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg8(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg8(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg8(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg8(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg8(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg8(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg8(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg8(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg8(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg8(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg8(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg8(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg8(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg8(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg8(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg8(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg8(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg8(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg8(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg8(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg8(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg8(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg8(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg8(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg8(9),
      R => axi_awready_i_1_n_0
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \slv_reg1[31]_i_2_n_0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg9(0),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg9(10),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg9(11),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg9(12),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg9(13),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg9(14),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg9(15),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg9(16),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg9(17),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg9(18),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg9(19),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg9(1),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg9(20),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg9(21),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg9(22),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg9(23),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg9(24),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg9(25),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg9(26),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg9(27),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg9(28),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg9(29),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg9(2),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg9(30),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg9(31),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg9(3),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg9(4),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg9(5),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg9(6),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg9(7),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg9(8),
      R => axi_awready_i_1_n_0
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg9(9),
      R => axi_awready_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0 is
  port (
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    FILTER_DONE : out STD_LOGIC;
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    SAMPLE_TRIG : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0 is
begin
FILTER_IIR_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0_S00_AXI
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      AUDIO_OUT_L(23 downto 0) => AUDIO_OUT_L(23 downto 0),
      AUDIO_OUT_R(23 downto 0) => AUDIO_OUT_R(23 downto 0),
      FILTER_DONE => FILTER_DONE,
      SAMPLE_TRIG => SAMPLE_TRIG,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4 downto 0) => s00_axi_araddr(4 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4 downto 0) => s00_axi_awaddr(4 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    AUDIO_OUT_L : out STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_OUT_R : out STD_LOGIC_VECTOR ( 23 downto 0 );
    FILTER_DONE : out STD_LOGIC;
    SAMPLE_TRIG : in STD_LOGIC;
    AUDIO_IN_L : in STD_LOGIC_VECTOR ( 23 downto 0 );
    AUDIO_IN_R : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "lab4_soc_FILTER_IIR_0_0,FILTER_IIR_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "FILTER_IIR_v1_0,Vivado 2017.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of FILTER_DONE : signal is "xilinx.com:signal:interrupt:1.0 FILTER_DONE INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of FILTER_DONE : signal is "XIL_INTERFACENAME FILTER_DONE, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN lab4_soc_processing_system7_0_1_FCLK_CLK0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 20, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN lab4_soc_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FILTER_IIR_v1_0
     port map (
      AUDIO_IN_L(23 downto 0) => AUDIO_IN_L(23 downto 0),
      AUDIO_IN_R(23 downto 0) => AUDIO_IN_R(23 downto 0),
      AUDIO_OUT_L(23 downto 0) => AUDIO_OUT_L(23 downto 0),
      AUDIO_OUT_R(23 downto 0) => AUDIO_OUT_R(23 downto 0),
      FILTER_DONE => FILTER_DONE,
      SAMPLE_TRIG => SAMPLE_TRIG,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4 downto 0) => s00_axi_araddr(6 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4 downto 0) => s00_axi_awaddr(6 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
