Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 00:00:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.822        0.000                      0                  130        0.264        0.000                      0                  130       49.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              95.822        0.000                      0                  130        0.264        0.000                      0                  130       49.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       95.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.451%)  route 2.860ns (77.549%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.758     8.909    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.517   104.922    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[0]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429   104.731    gamecounter/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 95.822    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.451%)  route 2.860ns (77.549%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.758     8.909    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.517   104.922    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[1]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429   104.731    gamecounter/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 95.822    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.451%)  route 2.860ns (77.549%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.758     8.909    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.517   104.922    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429   104.731    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 95.822    

Slack (MET) :             95.822ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.451%)  route 2.860ns (77.549%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.758     8.909    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.517   104.922    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  gamecounter/D_ctr_q_reg[3]/C
                         clock pessimism              0.273   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X58Y42         FDRE (Setup_fdre_C_R)       -0.429   104.731    gamecounter/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.731    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 95.822    

Slack (MET) :             95.926ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.094%)  route 2.757ns (76.906%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.656     8.807    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.519   104.924    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[20]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.429   104.733    gamecounter/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 95.926    

Slack (MET) :             95.926ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.094%)  route 2.757ns (76.906%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.656     8.807    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.519   104.924    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[21]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.429   104.733    gamecounter/D_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 95.926    

Slack (MET) :             95.926ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.094%)  route 2.757ns (76.906%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.656     8.807    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.519   104.924    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[22]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.429   104.733    gamecounter/D_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 95.926    

Slack (MET) :             95.926ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.094%)  route 2.757ns (76.906%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.656     8.807    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.519   104.924    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  gamecounter/D_ctr_q_reg[23]/C
                         clock pessimism              0.273   105.197    
                         clock uncertainty           -0.035   105.162    
    SLICE_X58Y47         FDRE (Setup_fdre_C_R)       -0.429   104.733    gamecounter/D_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                        104.733    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 95.926    

Slack (MET) :             95.963ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.828ns (23.342%)  route 2.719ns (76.658%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.617     8.769    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y43         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.518   104.923    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  gamecounter/D_ctr_q_reg[4]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.429   104.732    gamecounter/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 95.963    

Slack (MET) :             95.963ns  (required time - arrival time)
  Source:                 gamecounter/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.828ns (23.342%)  route 2.719ns (76.658%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  gamecounter/D_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.869     6.547    gamecounter/D_ctr_q_reg_n_0_[17]
    SLICE_X59Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.671 f  gamecounter/D_ctr_q[0]_i_9/O
                         net (fo=1, routed)           0.433     7.104    gamecounter/D_ctr_q[0]_i_9_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.228 r  gamecounter/D_ctr_q[0]_i_5/O
                         net (fo=1, routed)           0.799     8.027    gamecounter/D_ctr_q[0]_i_5_n_0
    SLICE_X59Y44         LUT4 (Prop_lut4_I3_O)        0.124     8.151 r  gamecounter/D_ctr_q[0]_i_1__0/O
                         net (fo=24, routed)          0.617     8.769    gamecounter/D_ctr_q[0]_i_1__0_n_0
    SLICE_X58Y43         FDRE                                         r  gamecounter/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.518   104.923    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  gamecounter/D_ctr_q_reg[5]/C
                         clock pessimism              0.273   105.196    
                         clock uncertainty           -0.035   105.161    
    SLICE_X58Y43         FDRE (Setup_fdre_C_R)       -0.429   104.732    gamecounter/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.732    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                 95.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.511    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_countdown_q_reg[11]/Q
                         net (fo=14, routed)          0.120     1.772    D_countdown_q_reg[11]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  D_countdown_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    D_countdown_q_reg[8]_i_1_n_4
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.026    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.105     1.616    D_countdown_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.511    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_countdown_q_reg[10]/Q
                         net (fo=11, routed)          0.122     1.773    D_countdown_q_reg[10]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  D_countdown_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    D_countdown_q_reg[8]_i_1_n_5
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.026    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.105     1.616    D_countdown_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.566     1.510    clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  D_countdown_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  D_countdown_q_reg[2]/Q
                         net (fo=12, routed)          0.122     1.772    D_countdown_q_reg[2]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.883 r  D_countdown_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.883    D_countdown_q_reg[0]_i_2_n_5
    SLICE_X57Y39         FDRE                                         r  D_countdown_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.835     2.025    clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  D_countdown_q_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.105     1.615    D_countdown_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.872    reset_cond/D_stage_d[2]
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X60Y45         FDPE (Hold_fdpe_C_D)         0.063     1.601    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.811    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.922 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.055    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.105     1.643    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  gamecounter/D_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.812    gamecounter/D_ctr_q_reg_n_0_[18]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  gamecounter/D_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    gamecounter/D_ctr_q_reg[16]_i_1_n_5
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.054    gamecounter/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  gamecounter/D_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.538    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.105     1.643    gamecounter/D_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.406%)  route 0.130ns (33.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.511    clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  D_countdown_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_countdown_q_reg[12]/Q
                         net (fo=13, routed)          0.130     1.781    D_countdown_q_reg[12]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  D_countdown_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    D_countdown_q_reg[12]_i_1_n_7
    SLICE_X57Y42         FDRE                                         r  D_countdown_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.026    clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  D_countdown_q_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y42         FDRE (Hold_fdre_C_D)         0.105     1.616    D_countdown_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.395%)  route 0.130ns (33.605%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.511    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_countdown_q_reg[4]/Q
                         net (fo=20, routed)          0.130     1.781    D_countdown_q_reg[4]
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  D_countdown_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    D_countdown_q_reg[4]_i_1_n_7
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.026    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y40         FDRE (Hold_fdre_C_D)         0.105     1.616    D_countdown_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_countdown_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.395%)  route 0.130ns (33.605%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.567     1.511    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  D_countdown_q_reg[8]/Q
                         net (fo=17, routed)          0.130     1.781    D_countdown_q_reg[8]
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  D_countdown_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    D_countdown_q_reg[8]_i_1_n_7
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.836     2.026    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  D_countdown_q_reg[8]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X57Y41         FDRE (Hold_fdre_C_D)         0.105     1.616    D_countdown_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.812    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.923    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X62Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.055    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.105     1.643    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y39   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y41   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y41   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y42   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y42   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y39   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y39   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y39   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X57Y40   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y39   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y39   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y39   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y39   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y41   D_countdown_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X57Y42   D_countdown_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.356ns  (logic 10.827ns (33.463%)  route 21.529ns (66.537%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.969    31.378    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.354    31.732 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.059    33.792    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.718    37.510 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.510    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.222ns  (logic 10.839ns (33.638%)  route 21.383ns (66.362%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.023    31.432    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I1_O)        0.355    31.787 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.860    33.646    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.729    37.375 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.375    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.911ns  (logic 10.835ns (33.954%)  route 21.076ns (66.046%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.768    31.177    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.352    31.529 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807    33.336    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.728    37.064 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.064    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.803ns  (logic 10.610ns (33.361%)  route 21.193ns (66.639%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.023    31.432    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.326    31.758 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.670    33.428    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    36.957 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.957    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.795ns  (logic 10.604ns (33.351%)  route 21.191ns (66.649%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.969    31.378    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.326    31.704 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.721    33.425    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    36.948 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.948    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.522ns  (logic 10.588ns (33.588%)  route 20.934ns (66.412%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.819    29.316    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I0_O)        0.124    29.440 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.817    30.257    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.152    30.409 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.768    31.177    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I1_O)        0.326    31.503 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666    33.169    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.675 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.675    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.405ns  (logic 10.368ns (33.014%)  route 21.037ns (66.986%))
  Logic Levels:           30  (CARRY4=8 LUT2=4 LUT3=2 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.569     5.153    clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  D_countdown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  D_countdown_q_reg[6]/Q
                         net (fo=15, routed)          1.453     7.063    aseg_driver/decimal_renderer/D_countdown_q_reg[6]
    SLICE_X54Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.187 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20/O
                         net (fo=1, routed)           0.812     7.999    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_20_n_0
    SLICE_X54Y38         LUT6 (Prop_lut6_I2_O)        0.124     8.123 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_10/O
                         net (fo=15, routed)          1.661     9.784    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_0
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.152     9.936 f  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.154    10.091    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_16_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.326    10.417 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.802    11.219    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_8_n_0
    SLICE_X56Y37         LUT2 (Prop_lut2_I0_O)        0.124    11.343 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.473    11.816    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_i_1_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.212 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.212    aseg_driver/decimal_renderer/L_4678367b_remainder0_carry_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.527 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.294    13.821    aseg_driver/decimal_renderer/L_4678367b_remainder0[10]
    SLICE_X54Y37         LUT5 (Prop_lut5_I1_O)        0.307    14.128 r  aseg_driver/decimal_renderer/i__carry__0_i_28/O
                         net (fo=8, routed)           0.929    15.057    aseg_driver/decimal_renderer/i__carry__0_i_28_n_0
    SLICE_X55Y37         LUT4 (Prop_lut4_I0_O)        0.124    15.181 f  aseg_driver/decimal_renderer/i__carry__0_i_17/O
                         net (fo=4, routed)           0.999    16.179    aseg_driver/decimal_renderer/i__carry__0_i_17_n_0
    SLICE_X55Y35         LUT6 (Prop_lut6_I0_O)        0.124    16.303 f  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=5, routed)           0.765    17.068    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X57Y35         LUT3 (Prop_lut3_I0_O)        0.150    17.218 f  aseg_driver/decimal_renderer/i__carry_i_18__0/O
                         net (fo=4, routed)           0.627    17.845    aseg_driver/decimal_renderer/i__carry_i_18__0_n_0
    SLICE_X54Y35         LUT4 (Prop_lut4_I3_O)        0.352    18.197 r  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=2, routed)           0.962    19.159    aseg_driver/decimal_renderer/i__carry__0_i_11__0_n_0
    SLICE_X56Y35         LUT5 (Prop_lut5_I1_O)        0.348    19.507 r  aseg_driver/decimal_renderer/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.507    aseg_driver/decimal_renderer/i__carry__0_i_7_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.040 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.040    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.279 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.132    21.411    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X58Y39         LUT5 (Prop_lut5_I1_O)        0.301    21.712 r  aseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=14, routed)          1.173    22.885    aseg_driver/decimal_renderer/i__carry_i_28_n_0
    SLICE_X60Y36         LUT5 (Prop_lut5_I0_O)        0.124    23.009 r  aseg_driver/decimal_renderer/i__carry_i_30/O
                         net (fo=2, routed)           0.670    23.679    aseg_driver/decimal_renderer/i__carry_i_30_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  aseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=4, routed)           0.629    24.432    aseg_driver/decimal_renderer/i__carry_i_14_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.124    24.556 r  aseg_driver/decimal_renderer/i__carry_i_9/O
                         net (fo=3, routed)           0.809    25.365    aseg_driver/decimal_renderer/i__carry_i_9_n_0
    SLICE_X61Y38         LUT2 (Prop_lut2_I1_O)        0.152    25.517 r  aseg_driver/decimal_renderer/i__carry_i_1/O
                         net (fo=1, routed)           0.530    26.047    aseg_driver/decimal_renderer/i__carry_i_1_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    26.634 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.634    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.748 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.748    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.862 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.862    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.084 r  aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.905    aseg_driver/decimal_renderer/L_4678367b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.204 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.169    28.373    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    28.497 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.591    29.088    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124    29.212 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.586    29.799    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X60Y37         LUT6 (Prop_lut6_I4_O)        0.124    29.923 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.986    30.908    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I0_O)        0.124    31.032 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.009    33.041    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    36.558 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.558    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.829ns  (logic 4.148ns (42.205%)  route 5.680ns (57.795%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.680     7.358    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X57Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.482 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.000    11.482    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.568    15.050 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.050    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 4.153ns (44.535%)  route 5.173ns (55.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.171     6.848    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X58Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.972 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           4.002    10.974    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.573    14.547 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.547    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.315ns (56.753%)  route 3.289ns (43.247%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.637     5.221    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.456     5.677 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.585     7.262    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X61Y37         LUT2 (Prop_lut2_I1_O)        0.152     7.414 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           1.704     9.118    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         3.707    12.825 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.825    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.401ns (66.008%)  route 0.722ns (33.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X61Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.972 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.473     2.445    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     3.660 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.660    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.456ns (65.115%)  route 0.780ns (34.885%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.429     2.108    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X61Y37         LUT2 (Prop_lut2_I0_O)        0.046     2.154 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.351     2.505    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.773 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.773    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.504ns (64.076%)  route 0.843ns (35.924%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.262     2.237    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I1_O)        0.107     2.344 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.677    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     3.885 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.885    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.526ns (62.462%)  route 0.917ns (37.538%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.345     2.320    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.107     2.427 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.751    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.230     3.981 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.981    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.520ns (61.424%)  route 0.955ns (38.576%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.343     2.318    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.107     2.425 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.363     2.788    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.012 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.012    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.588ns (63.688%)  route 0.905ns (36.312%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.262     2.237    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.108     2.345 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.740    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.291     4.031 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.031    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.585ns (60.964%)  route 1.015ns (39.036%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.345     2.320    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I1_O)        0.105     2.425 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.847    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.291     4.137 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.137    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.564ns (58.925%)  route 1.090ns (41.075%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.248     1.927    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y39         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.343     2.318    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y38         LUT4 (Prop_lut4_I3_O)        0.106     2.424 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.923    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.269     4.191 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.191    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.494ns (54.425%)  route 1.251ns (45.575%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          0.450     2.129    aseg_driver/decimal_renderer/M_ctr_value[0]
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.174 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.049     2.223    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.268 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.269     2.537    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y38         LUT3 (Prop_lut3_I2_O)        0.045     2.582 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     3.065    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     4.282 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.282    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.460ns (42.377%)  route 1.985ns (57.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.538    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.141     1.679 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.437     2.116    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y38         LUT2 (Prop_lut2_I1_O)        0.045     2.161 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.548     3.709    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.274     4.982 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.982    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.617ns  (logic 1.628ns (35.259%)  route 2.989ns (64.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.020     3.524    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.969     4.617    reset_cond/M_reset_cond_in
    SLICE_X59Y42         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.517     4.922    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y42         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.628ns (38.857%)  route 2.561ns (61.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.020     3.524    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     4.189    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.628ns (38.857%)  route 2.561ns (61.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.020     3.524    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     4.189    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.628ns (38.857%)  route 2.561ns (61.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.020     3.524    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.124     3.648 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     4.189    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.518     4.923    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.316ns (24.175%)  route 0.992ns (75.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.077    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.309    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.316ns (24.175%)  route 0.992ns (75.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.077    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.309    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.309ns  (logic 0.316ns (24.175%)  route 0.992ns (75.825%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.077    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.309    reset_cond/M_reset_cond_in
    SLICE_X60Y45         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y45         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.316ns (20.123%)  route 1.256ns (79.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.806     1.077    reset_cond/butt_reset_IBUF
    SLICE_X60Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.122 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.450     1.572    reset_cond/M_reset_cond_in
    SLICE_X59Y42         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y42         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





