<pre>name: number_test_0
description: Test
should_fail: 0
tags: 5.6.4 5.7.1 5.7.2
files: <a href="../../../../tests/generic/number/number_test_0.sv.html" target="file-frame">tests/generic/number/number_test_0.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../../tests/generic/number/number_test_0.sv.html" target="file-frame">tests/generic/number/number_test_0.sv</a>' to AST representation.
Successfully finished Verilog frontend.
</pre>