{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659140393553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659140393553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 19:19:53 2022 " "Processing started: Fri Jul 29 19:19:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659140393553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140393553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc " "Command: quartus_map --read_settings_files=on --write_settings_files=off rzfpga_pc -c rzfpga_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140393553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659140394297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659140394297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clkgen " "Found entity 1: sdram_clkgen" {  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_buffer " "Found entity 1: sdram_buffer" {  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux " "Found entity 1: n2tmux" {  } { { "01/n2tmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux16 " "Found entity 1: n2tmux16" {  } { { "01/n2tmux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/halfadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/halfadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "02/HalfAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/HalfAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "02/FullAdder.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/add16.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "02/Add16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "02/alun2t.v 1 1 " "Found 1 design units, including 1 entities, in source file 02/alun2t.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUn2t " "Found entity 1: ALUn2t" {  } { { "02/ALUn2t.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rzfpga_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file rzfpga_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rzfpga_pc " "Found entity 1: rzfpga_pc" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n8waymux16.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n8waymux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 n8WayMux16 " "Found entity 1: n8WayMux16" {  } { { "01/n8WayMux16.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n8WayMux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_8_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_8_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_8_way " "Found entity 1: dmux_8_way" {  } { { "01/dmux_8_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_8_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux_4_way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux_4_way.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux_4_way " "Found entity 1: dmux_4_way" {  } { { "01/dmux_4_way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux_4_way.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/dmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/dmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "01/dmux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/dmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/register.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "03/BRAM/register.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_8 " "Found entity 1: bram_ram_8" {  } { { "03/BRAM/bram_ram_8.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_64.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_64 " "Found entity 1: bram_ram_64" {  } { { "03/BRAM/bram_ram_64.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_512 " "Found entity 1: bram_ram_512" {  } { { "03/BRAM/bram_ram_512.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "05/hack_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file 05/hack_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_cpu " "Found entity 1: hack_cpu" {  } { { "05/hack_cpu.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04/rom_simulator.v 1 1 " "Found 1 design units, including 1 entities, in source file 04/rom_simulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_simulator " "Found entity 1: rom_simulator" {  } { { "04/rom_simulator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_simulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_4k.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_4k.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_4k " "Found entity 1: bram_ram_4k" {  } { { "03/BRAM/bram_ram_4k.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_4k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "03/bram/bram_ram_16k.v 1 1 " "Found 1 design units, including 1 entities, in source file 03/bram/bram_ram_16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_ram_16k " "Found entity 1: bram_ram_16k" {  } { { "03/BRAM/bram_ram_16k.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/03/BRAM/bram_ram_16k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "01/n2tmux8way.v 1 1 " "Found 1 design units, including 1 entities, in source file 01/n2tmux8way.v" { { "Info" "ISGN_ENTITY_NAME" "1 n2tmux8way " "Found entity 1: n2tmux8way" {  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "04/rom_quartus_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file 04/rom_quartus_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_quartus_ip " "Found entity 1: rom_quartus_ip" {  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "05/cpu_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file 05/cpu_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pc " "Found entity 1: cpu_pc" {  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file num_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_to_seg " "Found entity 1: num_to_seg" {  } { { "num_to_seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/num_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_7seg " "Found entity 1: clk_7seg" {  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "SDRAM/sdram.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Found entity 1: addr_mux" {  } { { "SDRAM/addr_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/addr_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/wrreq_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/wrreq_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrreq_mux " "Found entity 1: wrreq_mux" {  } { { "SDRAM/wrreq_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/wrreq_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/rdreq_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/rdreq_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdreq_mux " "Found entity 1: rdreq_mux" {  } { { "SDRAM/rdreq_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/rdreq_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/wrdata_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/wrdata_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrdata_mux " "Found entity 1: wrdata_mux" {  } { { "SDRAM/wrdata_mux.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/wrdata_mux.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/sdram_clk_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/sdram_clk_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clk_100MHz " "Found entity 1: sdram_clk_100MHz" {  } { { "SDRAM/sdram_clk_100MHz.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clk_100MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/ram_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/ram_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_manager " "Found entity 1: ram_manager" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct_rd_gnt ram_manager.v(25) " "Verilog HDL Implicit Net warning at ram_manager.v(25): created implicit net for \"direct_rd_gnt\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_clk ram_manager.v(26) " "Verilog HDL Implicit Net warning at ram_manager.v(26): created implicit net for \"ram_clk\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RdGnt ram_manager.v(130) " "Verilog HDL Implicit Net warning at ram_manager.v(130): created implicit net for \"RdGnt\"" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rzfpga_pc " "Elaborating entity \"rzfpga_pc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659140404382 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "inv_led rzfpga_pc.v(35) " "Verilog HDL warning at rzfpga_pc.v(35): object inv_led used but never assigned" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1659140404385 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 rzfpga_pc.v(48) " "Verilog HDL assignment warning at rzfpga_pc.v(48): truncated value with size 32 to match size of target (25)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140404386 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 rzfpga_pc.v(173) " "Verilog HDL assignment warning at rzfpga_pc.v(173): truncated value with size 16 to match size of target (3)" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140404388 "|rzfpga_pc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inv_led 0 rzfpga_pc.v(35) " "Net \"inv_led\" at rzfpga_pc.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1659140404388 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs rzfpga_pc.v(25) " "Output port \"lcd_rs\" at rzfpga_pc.v(25) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659140404388 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw rzfpga_pc.v(26) " "Output port \"lcd_rw\" at rzfpga_pc.v(26) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659140404388 "|rzfpga_pc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_e rzfpga_pc.v(27) " "Output port \"lcd_e\" at rzfpga_pc.v(27) has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659140404388 "|rzfpga_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:seven_seg_controller_inst " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\"" {  } { { "rzfpga_pc.v" "seven_seg_controller_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404400 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 seven_seg_controller.v(77) " "Verilog HDL assignment warning at seven_seg_controller.v(77): truncated value with size 32 to match size of target (3)" {  } { { "seven_seg_controller.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140404407 "|rzfpga_pc|seven_seg_controller:seven_seg_controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_7seg seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst " "Elaborating entity \"clk_7seg\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\"" {  } { { "seven_seg_controller.v" "clk_7seg_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\"" {  } { { "clk_7seg.v" "altpll_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\"" {  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component " "Instantiated megafunction \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 500 " "Parameter \"clk0_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_7seg " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_7seg\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404530 ""}  } { { "clk_7seg.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/clk_7seg.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140404530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_7seg_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_7seg_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_7seg_altpll " "Found entity 1: clk_7seg_altpll" {  } { { "db/clk_7seg_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/clk_7seg_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_7seg_altpll seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated " "Elaborating entity \"clk_7seg_altpll\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|clk_7seg:clk_7seg_inst\|altpll:altpll_component\|clk_7seg_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_seg seven_seg_controller:seven_seg_controller_inst\|num_to_seg:num_to_seg_a " "Elaborating entity \"num_to_seg\" for hierarchy \"seven_seg_controller:seven_seg_controller_inst\|num_to_seg:num_to_seg_a\"" {  } { { "seven_seg_controller.v" "num_to_seg_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/seven_seg_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_quartus_ip rom_quartus_ip:rom_quartus_ip_inst " "Elaborating entity \"rom_quartus_ip\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\"" {  } { { "rzfpga_pc.v" "rom_quartus_ip_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "04/rom_quartus_ip.v" "altsyncram_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./04/rom.mif " "Parameter \"init_file\" = \"./04/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404655 ""}  } { { "04/rom_quartus_ip.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/04/rom_quartus_ip.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140404655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_31a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_31a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_31a1 " "Found entity 1: altsyncram_31a1" {  } { { "db/altsyncram_31a1.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_31a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_31a1 rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\|altsyncram_31a1:auto_generated " "Elaborating entity \"altsyncram_31a1\" for hierarchy \"rom_quartus_ip:rom_quartus_ip_inst\|altsyncram:altsyncram_component\|altsyncram_31a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_cpu hack_cpu:cpu " "Elaborating entity \"hack_cpu\" for hierarchy \"hack_cpu:cpu\"" {  } { { "rzfpga_pc.v" "cpu" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux16 hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction " "Elaborating entity \"n2tmux16\" for hierarchy \"hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\"" {  } { { "05/hack_cpu.v" "Mux16_aluOut_instruction" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\|n2tmux:mux16_a " "Elaborating entity \"n2tmux\" for hierarchy \"hack_cpu:cpu\|n2tmux16:Mux16_aluOut_instruction\|n2tmux:mux16_a\"" {  } { { "01/n2tmux16.v" "mux16_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux16.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUn2t hack_cpu:cpu\|ALUn2t:alu_inst_a " "Elaborating entity \"ALUn2t\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\"" {  } { { "05/hack_cpu.v" "alu_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a " "Elaborating entity \"Add16\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\"" {  } { { "02/ALUn2t.v" "add16_alu_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/ALUn2t.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a " "Elaborating entity \"FullAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\"" {  } { { "02/Add16.v" "full_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/Add16.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a " "Elaborating entity \"HalfAdder\" for hierarchy \"hack_cpu:cpu\|ALUn2t:alu_inst_a\|Add16:add16_alu_a\|FullAdder:full_adder_inst_a\|HalfAdder:half_adder_inst_a\"" {  } { { "02/FullAdder.v" "half_adder_inst_a" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/02/FullAdder.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n2tmux8way hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst " "Elaborating entity \"n2tmux8way\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\"" {  } { { "05/hack_cpu.v" "n2tmux8way_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "01/n2tmux8way.v" "LPM_MUX_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\"" {  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404794 ""}  } { { "01/n2tmux8way.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/01/n2tmux8way.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140404794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_frc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_frc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_frc " "Found entity 1: mux_frc" {  } { { "db/mux_frc.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/mux_frc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_frc hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\|mux_frc:auto_generated " "Elaborating entity \"mux_frc\" for hierarchy \"hack_cpu:cpu\|n2tmux8way:n2tmux8way_inst\|lpm_mux:LPM_MUX_component\|mux_frc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pc hack_cpu:cpu\|cpu_pc:cpu_pc_inst " "Elaborating entity \"cpu_pc\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\"" {  } { { "05/hack_cpu.v" "cpu_pc_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/hack_cpu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "05/cpu_pc.v" "LPM_COUNTER_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140404865 ""}  } { { "05/cpu_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/05/cpu_pc.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140404865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ltj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ltj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ltj " "Found entity 1: cntr_ltj" {  } { { "db/cntr_ltj.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_ltj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140404899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140404899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ltj hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\|cntr_ltj:auto_generated " "Elaborating entity \"cntr_ltj\" for hierarchy \"hack_cpu:cpu\|cpu_pc:cpu_pc_inst\|lpm_counter:LPM_COUNTER_component\|cntr_ltj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_manager ram_manager:ram_manager_inst " "Elaborating entity \"ram_manager\" for hierarchy \"ram_manager:ram_manager_inst\"" {  } { { "rzfpga_pc.v" "ram_manager_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direct_rd_gnt ram_manager.v(25) " "Verilog HDL or VHDL warning at ram_manager.v(25): object \"direct_rd_gnt\" assigned a value but never read" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659140404936 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_clk ram_manager.v(26) " "Verilog HDL or VHDL warning at ram_manager.v(26): object \"ram_clk\" assigned a value but never read" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1659140404936 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sd_cs ram_manager.v(11) " "Output port \"sd_cs\" at ram_manager.v(11) has no driver" {  } { { "SDRAM/ram_manager.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1659140404936 "|rzfpga_pc|ram_manager:ram_manager_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_buffer ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst " "Elaborating entity \"sdram_buffer\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_buffer_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140404941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\"" {  } { { "SDRAM/sdram_buffer.v" "scfifo_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\"" {  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405089 ""}  } { { "SDRAM/sdram_buffer.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_buffer.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140405089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sj31 " "Found entity 1: scfifo_sj31" {  } { { "db/scfifo_sj31.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_sj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sj31 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated " "Elaborating entity \"scfifo_sj31\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3q31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3q31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3q31 " "Found entity 1: a_dpfifo_3q31" {  } { { "db/a_dpfifo_3q31.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3q31 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo " "Elaborating entity \"a_dpfifo_3q31\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\"" {  } { { "db/scfifo_sj31.tdf" "dpfifo" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/scfifo_sj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p3c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3c1 " "Found entity 1: altsyncram_p3c1" {  } { { "db/altsyncram_p3c1.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/altsyncram_p3c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3c1 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|altsyncram_p3c1:FIFOram " "Elaborating entity \"altsyncram_p3c1\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|altsyncram_p3c1:FIFOram\"" {  } { { "db/a_dpfifo_3q31.tdf" "FIFOram" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3q31.tdf" "almost_full_comparer" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_3q31.tdf" "three_comparison" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3q31.tdf" "rd_ptr_msb" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_3q31.tdf" "usedw_counter" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_buffer:sdram_buffer_inst\|scfifo:scfifo_component\|scfifo_sj31:auto_generated\|a_dpfifo_3q31:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_3q31.tdf" "wr_ptr" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/a_dpfifo_3q31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_clkgen ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst " "Elaborating entity \"sdram_clkgen\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_clkgen_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\"" {  } { { "SDRAM/sdram_clkgen.v" "altpll_component" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\"" {  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component " "Instantiated megafunction \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 5000 " "Parameter \"clk0_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_clkgen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_clkgen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659140405365 ""}  } { { "SDRAM/sdram_clkgen.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/sdram_clkgen.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659140405365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_clkgen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_clkgen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_clkgen_altpll " "Found entity 1: sdram_clkgen_altpll" {  } { { "db/sdram_clkgen_altpll.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/db/sdram_clkgen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659140405395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140405395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_clkgen_altpll ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated " "Elaborating entity \"sdram_clkgen_altpll\" for hierarchy \"ram_manager:ram_manager_inst\|sdram_clkgen:sdram_clkgen_inst\|altpll:altpll_component\|sdram_clkgen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram ram_manager:ram_manager_inst\|sdram:sdram_inst " "Elaborating entity \"sdram\" for hierarchy \"ram_manager:ram_manager_inst\|sdram:sdram_inst\"" {  } { { "SDRAM/ram_manager.v" "sdram_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/SDRAM/ram_manager.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync_generator_inst " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync_generator_inst\"" {  } { { "rzfpga_pc.v" "hvsync_generator_inst" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140405411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(35) " "Verilog HDL assignment warning at hvsync_generator.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140405417 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(41) " "Verilog HDL assignment warning at hvsync_generator.v(41): truncated value with size 32 to match size of target (10)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140405417 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 hvsync_generator.v(61) " "Verilog HDL assignment warning at hvsync_generator.v(61): truncated value with size 32 to match size of target (20)" {  } { { "VGA/hvsync_generator.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/VGA/hvsync_generator.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1659140405417 "|rzfpga_pc|hvsync_generator:hvsync_generator_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1659140405986 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[0\] " "bidirectional pin \"lcd_d\[0\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[1\] " "bidirectional pin \"lcd_d\[1\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[2\] " "bidirectional pin \"lcd_d\[2\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[3\] " "bidirectional pin \"lcd_d\[3\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[4\] " "bidirectional pin \"lcd_d\[4\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[5\] " "bidirectional pin \"lcd_d\[5\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[6\] " "bidirectional pin \"lcd_d\[6\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_d\[7\] " "bidirectional pin \"lcd_d\[7\]\" has no driver" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1659140405999 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1659140405999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] VCC " "Pin \"led\[3\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_a\[11\] GND " "Pin \"sd_a\[11\]\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|sd_a[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_bs\[1\] GND " "Pin \"sd_bs\[1\]\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|sd_bs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_cke VCC " "Pin \"sd_cke\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|sd_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sd_cs GND " "Pin \"sd_cs\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|sd_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_e GND " "Pin \"lcd_e\" is stuck at GND" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|lcd_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1659140406126 "|rzfpga_pc|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1659140406126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659140406180 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1659140406514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659140406772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659140406772 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659140406916 "|rzfpga_pc|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659140406916 "|rzfpga_pc|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659140406916 "|rzfpga_pc|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "rzfpga_pc.v" "" { Text "C:/Users/mjoco/OneDrive/Documents/GitHub/verilog2tetris/rzfpga_pc.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1659140406916 "|rzfpga_pc|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1659140406916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659140406917 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659140406917 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1659140406917 ""} { "Info" "ICUT_CUT_TM_LCELLS" "593 " "Implemented 593 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659140406917 ""} { "Info" "ICUT_CUT_TM_RAMS" "53 " "Implemented 53 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659140406917 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1659140406917 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659140406917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659140406938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 19:20:06 2022 " "Processing ended: Fri Jul 29 19:20:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659140406938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659140406938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659140406938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659140406938 ""}
