xpm_memory.sv,systemverilog,xil_defaultlib,E:/software/vivado2017.04/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/software/vivado2017.04/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
ram_16_32k.v,verilog,xil_defaultlib,../../../../WowerSketch.srcs/sources_1/ip/ram_16_32k/sim/ram_16_32k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
