TimeQuest Timing Analyzer report for Exp04
Thu May 04 20:57:00 2017
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock48MHz'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock48MHz'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock48MHz'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Output Enable Times
 22. Minimum Output Enable Times
 23. Output Disable Times
 24. Minimum Output Disable Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'clock48MHz'
 31. Fast Model Setup: 'clock'
 32. Fast Model Hold: 'clock48MHz'
 33. Fast Model Hold: 'clock'
 34. Fast Model Minimum Pulse Width: 'clock'
 35. Fast Model Minimum Pulse Width: 'clock48MHz'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; Exp04                                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }      ;
; clock48MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock48MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 43.81 MHz  ; 43.81 MHz       ; clock      ;      ;
; 152.37 MHz ; 152.37 MHz      ; clock48MHz ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow Model Setup Summary             ;
+------------+---------+---------------+
; Clock      ; Slack   ; End Point TNS ;
+------------+---------+---------------+
; clock48MHz ; -16.532 ; -223.927      ;
; clock      ; -16.119 ; -13963.034    ;
+------------+---------+---------------+


+------------------------------------+
; Slow Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.391 ; 0.000         ;
; clock      ; 1.192 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -2.000 ; -1374.916        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock48MHz'                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.532 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.069     ; 17.499     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.488 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 17.450     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -16.233 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 17.194     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.993 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 16.954     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.788 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.750     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -15.781 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 16.743     ;
; -14.813 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.006     ; 15.843     ;
; -14.769 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.011     ; 15.794     ;
; -14.514 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.012     ; 15.538     ;
; -14.274 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.012     ; 15.298     ;
; -14.069 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.011     ; 15.094     ;
; -14.069 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.011     ; 15.094     ;
; -14.062 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.011     ; 15.087     ;
; -13.951 ; Idecode:IDEC|reg_bank[25][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.001     ; 14.986     ;
; -13.907 ; Idecode:IDEC|reg_bank[25][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.006     ; 14.937     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.719 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.068     ; 14.687     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.675 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.073     ; 14.638     ;
; -13.652 ; Idecode:IDEC|reg_bank[25][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.007     ; 14.681     ;
; -13.469 ; Idecode:IDEC|reg_bank[1][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.002     ; 14.503     ;
; -13.425 ; Idecode:IDEC|reg_bank[1][3]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.007     ; 14.454     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.420 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.074     ; 14.382     ;
; -13.412 ; Idecode:IDEC|reg_bank[25][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.007     ; 14.441     ;
; -13.353 ; Idecode:IDEC|reg_bank[19][5]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.003     ; 14.386     ;
; -13.309 ; Idecode:IDEC|reg_bank[19][5]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.008     ; 14.337     ;
; -13.272 ; Idecode:IDEC|reg_bank[5][5]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.009     ; 14.299     ;
; -13.270 ; Idecode:IDEC|reg_bank[16][7]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; 0.000      ; 14.306     ;
; -13.268 ; Idecode:IDEC|reg_bank[20][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.009     ; 14.295     ;
; -13.242 ; Idecode:IDEC|reg_bank[12][1]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; 0.002      ; 14.280     ;
; -13.228 ; Idecode:IDEC|reg_bank[5][5]                                                                      ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.014     ; 14.250     ;
+---------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.119 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.084     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.098 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.063     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -16.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 17.037     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.995 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.960     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.905 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.869     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.901 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.866     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.845 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.809     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.805 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.769     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.766 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.730     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.753 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.718     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.683 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.647     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.541 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 1.000        ; 0.000      ; 16.506     ;
; -15.493 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.457     ;
; -15.493 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.457     ;
; -15.493 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.457     ;
; -15.493 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 1.000        ; -0.001     ; 16.457     ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.518 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.784      ;
; 0.520 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.786      ;
; 0.523 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.789      ;
; 0.534 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.800      ;
; 0.555 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.821      ;
; 0.559 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.825      ;
; 0.597 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.863      ;
; 0.600 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.866      ;
; 0.603 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.869      ;
; 0.605 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.871      ;
; 0.608 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.874      ;
; 0.608 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.874      ;
; 0.609 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.875      ;
; 0.610 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.876      ;
; 0.610 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.876      ;
; 0.651 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.917      ;
; 0.652 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.918      ;
; 0.659 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.925      ;
; 0.659 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.925      ;
; 0.695 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.960      ;
; 0.742 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.008      ;
; 0.772 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.038      ;
; 0.776 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.035      ;
; 0.788 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.054      ;
; 0.796 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.062      ;
; 0.798 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.073      ;
; 0.811 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.077      ;
; 0.813 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.080      ;
; 0.821 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.087      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.101      ;
; 0.838 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.104      ;
; 0.843 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.112      ;
; 0.858 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.124      ;
; 0.878 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.144      ;
; 0.881 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.147      ;
; 0.898 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.007      ; 1.171      ;
; 0.945 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.210      ;
; 0.955 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.001      ; 1.222      ;
; 0.986 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.252      ;
; 0.994 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.253      ;
; 1.012 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.278      ;
; 1.029 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.288      ;
; 1.032 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.291      ;
; 1.037 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.303      ;
; 1.041 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.307      ;
; 1.060 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.319      ;
; 1.061 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.007     ; 1.320      ;
; 1.073 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.007      ; 1.346      ;
; 1.076 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.007      ; 1.349      ;
; 1.078 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.007      ; 1.351      ;
; 1.079 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.345      ;
; 1.082 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.347      ;
; 1.094 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.359      ;
; 1.112 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.377      ;
; 1.179 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.445      ;
; 1.181 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.447      ;
; 1.184 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.454      ;
; 1.190 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.456      ;
; 1.196 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.463      ;
; 1.207 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.473      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.486      ;
; 1.220 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 1.485      ;
; 1.221 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.015     ; 1.476      ;
; 1.225 ; LCD_Display:lcd|CLK_400HZ_Enable           ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.015     ; 1.476      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.192 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.458      ;
; 1.202 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.468      ;
; 1.205 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.471      ;
; 1.234 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.500      ;
; 1.339 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.605      ;
; 1.371 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.637      ;
; 1.579 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.845      ;
; 1.590 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.856      ;
; 1.624 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.890      ;
; 1.658 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.924      ;
; 1.663 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.929      ;
; 1.721 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.987      ;
; 1.725 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.991      ;
; 1.729 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.995      ;
; 1.732 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.998      ;
; 1.764 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.030      ;
; 1.790 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.056      ;
; 1.794 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.060      ;
; 1.803 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.069      ;
; 1.827 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.093      ;
; 1.835 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.101      ;
; 1.866 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.132      ;
; 1.872 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.138      ;
; 1.874 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.140      ;
; 1.935 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.201      ;
; 1.943 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.209      ;
; 2.042 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.308      ;
; 2.113 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 2.379      ;
; 2.309 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.618      ;
; 2.331 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.640      ;
; 2.359 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.668      ;
; 2.483 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.792      ;
; 2.490 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.799      ;
; 2.591 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.076      ; 2.901      ;
; 2.594 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.076      ; 2.904      ;
; 2.598 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.075      ; 2.907      ;
; 2.615 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.076      ; 2.925      ;
; 2.633 ; Ifetch:IFT|PC[7]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.076      ; 2.943      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg3  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg4  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg5  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg6  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg7  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg8  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg9  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.704 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.013      ;
; 2.716 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.025      ;
; 2.750 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 3.016      ;
; 2.767 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.077      ;
; 2.775 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.084      ;
; 2.795 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.105      ;
; 2.814 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.123      ;
; 2.837 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.146      ;
; 2.854 ; Ifetch:IFT|PC[4]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.163      ;
; 2.881 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.190      ;
; 2.883 ; Ifetch:IFT|PC[5]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.192      ;
; 2.906 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.215      ;
; 2.920 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.229      ;
; 2.920 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.229      ;
; 2.931 ; Idecode:IDEC|reg_bank[6][4]                                                                         ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4  ; clock        ; clock       ; -0.500       ; 0.056      ; 2.721      ;
; 2.932 ; Idecode:IDEC|reg_bank[28][10]                                                                       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10 ; clock        ; clock       ; -0.500       ; 0.056      ; 2.722      ;
; 2.959 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.268      ;
; 2.960 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.269      ;
; 2.976 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.286      ;
; 2.978 ; Ifetch:IFT|PC[6]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.288      ;
; 2.989 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.298      ;
; 2.999 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.308      ;
; 3.012 ; Ifetch:IFT|PC[0]                                                                                    ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 3.279      ;
; 3.016 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.326      ;
; 3.020 ; Ifetch:IFT|PC[3]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.329      ;
; 3.028 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.337      ;
; 3.038 ; Idecode:IDEC|reg_bank[14][18]                                                                       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 0.059      ; 2.831      ;
; 3.055 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.076      ; 3.365      ;
; 3.059 ; Ifetch:IFT|PC[2]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.368      ;
; 3.068 ; Ifetch:IFT|PC[1]                                                                                    ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.075      ; 3.377      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 4.875 ; 4.875 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.423 ; 1.423 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.194 ; 0.194 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.537 ; 0.537 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.528 ; 7.528 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.086 ; 7.086 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.037 ; 7.037 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.528 ; 7.528 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.085 ; 7.085 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.099 ; 7.099 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.077 ; 7.077 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.298 ; 7.298 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.073 ; 7.073 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.057 ; 8.057 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.052 ; 7.052 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 7.511 ; 7.511 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.037 ; 7.037 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.086 ; 7.086 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.037 ; 7.037 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.528 ; 7.528 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.085 ; 7.085 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.099 ; 7.099 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.077 ; 7.077 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.298 ; 7.298 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.073 ; 7.073 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.057 ; 8.057 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.052 ; 7.052 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 7.511 ; 7.511 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.169 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.475 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.169 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.179 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.494 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.475 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.484 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.479 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.465 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.169 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.475 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.169 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.179 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.494 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.475 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.484 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.479 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.465 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.169     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.475     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.169     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.179     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.494     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.475     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.484     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.479     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.465     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.169     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.475     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.169     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.179     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.494     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.475     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.484     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.479     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.465     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clock48MHz ; -7.415 ; -75.434       ;
; clock      ; -7.239 ; -6447.284     ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Hold Summary            ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clock48MHz ; 0.215 ; 0.000         ;
; clock      ; 0.524 ; 0.000         ;
+------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock      ; -2.000 ; -1374.916        ;
; clock48MHz ; -1.380 ; -61.380          ;
+------------+--------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock48MHz'                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.415 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.072     ; 8.375      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.378 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.333      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.299 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.253      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.167 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.078     ; 8.121      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.076 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.031      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.075 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[4] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.030      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -7.072 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[0] ; clock        ; clock48MHz  ; 1.000        ; -0.077     ; 8.027      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.201 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.070     ; 7.163      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.164 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 7.121      ;
; -6.131 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[2] ; clock        ; clock48MHz  ; 1.000        ; -0.004     ; 7.159      ;
; -6.094 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[3] ; clock        ; clock48MHz  ; 1.000        ; -0.009     ; 7.117      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.085 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 7.041      ;
; -6.015 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[1] ; clock        ; clock48MHz  ; 1.000        ; -0.010     ; 7.037      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.953 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.076     ; 6.909      ;
; -5.883 ; Idecode:IDEC|reg_bank[27][2]                                                                     ; LCD_Display:lcd|DATA_BUS_VALUE[6] ; clock        ; clock48MHz  ; 1.000        ; -0.010     ; 6.905      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg0 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
; -5.862 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; LCD_Display:lcd|DATA_BUS_VALUE[5] ; clock        ; clock48MHz  ; 1.000        ; -0.075     ; 6.819      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.239 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.238      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.236 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.235      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.215 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.214      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.195 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.194      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.133 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.131 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 1.000        ; 0.000      ; 8.130      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.116 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.113      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.113 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[22][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.068      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.111 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[18][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.077     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.107      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[26][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.110 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7 ; Idecode:IDEC|reg_bank[30][31]                                                                    ; clock        ; clock       ; 1.000        ; -0.076     ; 8.066      ;
; -7.079 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.076      ;
; -7.079 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.076      ;
; -7.079 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.076      ;
; -7.079 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 1.000        ; -0.002     ; 8.076      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock48MHz'                                                                                                                                         ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|next_command.Print_String  ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RS                     ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_E                      ; LCD_Display:lcd|LCD_E                      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|LCD_RW_INT                 ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; LCD_Display:lcd|next_command.FUNC_SET      ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; LCD_Display:lcd|next_command.RESET3        ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; LCD_Display:lcd|state.RESET3               ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.391      ;
; 0.247 ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.399      ;
; 0.257 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.RETURN_HOME   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.409      ;
; 0.262 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.414      ;
; 0.281 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.433      ;
; 0.284 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.436      ;
; 0.287 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.439      ;
; 0.289 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.441      ;
; 0.291 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.443      ;
; 0.293 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.445      ;
; 0.317 ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; LCD_Display:lcd|state.DISPLAY_OFF          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.469      ;
; 0.318 ; LCD_Display:lcd|next_command.DISPLAY_ON    ; LCD_Display:lcd|state.DISPLAY_ON           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; LCD_Display:lcd|next_command.Print_String  ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.471      ;
; 0.322 ; LCD_Display:lcd|next_command.MODE_SET      ; LCD_Display:lcd|state.MODE_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.474      ;
; 0.328 ; LCD_Display:lcd|state.LINE2                ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.480      ;
; 0.337 ; LCD_Display:lcd|CHAR_COUNT[4]              ; LCD_Display:lcd|CHAR_COUNT[4]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.489      ;
; 0.354 ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.506      ;
; 0.357 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.DROP_LCD_E           ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.507      ;
; 0.362 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; LCD_Display:lcd|state.RETURN_HOME          ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; LCD_Display:lcd|state.DISPLAY_CLEAR        ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|next_command.LINE2         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; LCD_Display:lcd|state.DISPLAY_OFF          ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; LCD_Display:lcd|next_command.RETURN_HOME   ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.531      ;
; 0.385 ; LCD_Display:lcd|CHAR_COUNT[3]              ; LCD_Display:lcd|CHAR_COUNT[3]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.537      ;
; 0.392 ; LCD_Display:lcd|CHAR_COUNT[1]              ; LCD_Display:lcd|CHAR_COUNT[1]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.544      ;
; 0.415 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET2               ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.567      ;
; 0.429 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|state.HOLD                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.587      ;
; 0.441 ; LCD_Display:lcd|state.DISPLAY_ON           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.593      ;
; 0.452 ; LCD_Display:lcd|state.RESET2               ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.598      ;
; 0.452 ; LCD_Display:lcd|next_command.LINE2         ; LCD_Display:lcd|state.LINE2                ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.604      ;
; 0.457 ; LCD_Display:lcd|CHAR_COUNT[2]              ; LCD_Display:lcd|CHAR_COUNT[2]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.609      ;
; 0.461 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RETURN_HOME          ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.613      ;
; 0.465 ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.617      ;
; 0.465 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|LCD_RW_INT                 ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.617      ;
; 0.469 ; LCD_Display:lcd|CHAR_COUNT[0]              ; LCD_Display:lcd|CHAR_COUNT[0]              ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.621      ;
; 0.474 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_400HZ_Enable           ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.626      ;
; 0.483 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_ON    ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.641      ;
; 0.485 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.DISPLAY_OFF   ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.643      ;
; 0.487 ; LCD_Display:lcd|state.DROP_LCD_E           ; LCD_Display:lcd|next_command.MODE_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.006      ; 0.645      ;
; 0.488 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.RESET3        ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.634      ;
; 0.488 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|next_command.FUNC_SET      ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.634      ;
; 0.488 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.FUNC_SET             ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.634      ;
; 0.492 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.RESET3               ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.006     ; 0.638      ;
; 0.495 ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.650      ;
; 0.500 ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; LCD_Display:lcd|state.Print_String         ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ; clock48MHz   ; clock48MHz  ; 0.000        ; -0.001     ; 0.652      ;
; 0.502 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|LCD_RS                     ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.654      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; LCD_Display:lcd|next_command.RESET2        ; LCD_Display:lcd|next_command.RESET2        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.506 ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.658      ;
; 0.510 ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.666      ;
; 0.516 ; LCD_Display:lcd|state.HOLD                 ; LCD_Display:lcd|state.Print_String         ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ; clock48MHz   ; clock48MHz  ; 0.000        ; 0.000      ; 0.670      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                         ;
+-------+-------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.524 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.676      ;
; 0.531 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.683      ;
; 0.534 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.538 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.690      ;
; 0.607 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.759      ;
; 0.620 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.662 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.814      ;
; 0.670 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.822      ;
; 0.680 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.832      ;
; 0.703 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.855      ;
; 0.705 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.857      ;
; 0.738 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.890      ;
; 0.738 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.890      ;
; 0.747 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.749 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.750 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.774 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.783 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.784 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.793 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.805 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.957      ;
; 0.807 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.959      ;
; 0.809 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.961      ;
; 0.818 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.970      ;
; 0.842 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.994      ;
; 0.851 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.003      ;
; 0.866 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.018      ;
; 0.901 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.996 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.213      ;
; 1.011 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.228      ;
; 1.012 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.229      ;
; 1.087 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.304      ;
; 1.100 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.317      ;
; 1.122 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.341      ;
; 1.124 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.343      ;
; 1.126 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.343      ;
; 1.132 ; Ifetch:IFT|PC[7]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.351      ;
; 1.132 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.351      ;
; 1.136 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.353      ;
; 1.147 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.364      ;
; 1.175 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.392      ;
; 1.206 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.423      ;
; 1.212 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.429      ;
; 1.217 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.434      ;
; 1.221 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.438      ;
; 1.224 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg1   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.443      ;
; 1.232 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.451      ;
; 1.243 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[0]                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.395      ;
; 1.246 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.463      ;
; 1.250 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.467      ;
; 1.252 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.469      ;
; 1.256 ; Ifetch:IFT|PC[6]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.475      ;
; 1.258 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg2   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.477      ;
; 1.258 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.475      ;
; 1.264 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.481      ;
; 1.273 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.492      ;
; 1.275 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.492      ;
; 1.277 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.494      ;
; 1.279 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.496      ;
; 1.283 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.500      ;
; 1.298 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.517      ;
; 1.300 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.517      ;
; 1.310 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.527      ;
; 1.311 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.530      ;
; 1.316 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.533      ;
; 1.321 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[2]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.474      ;
; 1.331 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.550      ;
; 1.332 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.551      ;
; 1.333 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg4   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.550      ;
; 1.335 ; Ifetch:IFT|PC[4]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.554      ;
; 1.338 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.555      ;
; 1.357 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.576      ;
; 1.361 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[1]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.514      ;
; 1.362 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.581      ;
; 1.375 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a1~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.592      ;
; 1.378 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.597      ;
; 1.381 ; Ifetch:IFT|PC[3]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.600      ;
; 1.382 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.601      ;
; 1.389 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[4]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.542      ;
; 1.393 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.612      ;
; 1.395 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg3   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.614      ;
; 1.403 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.622      ;
; 1.406 ; Ifetch:IFT|PC[2]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.625      ;
; 1.415 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.634      ;
; 1.434 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[3]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.587      ;
; 1.436 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.655      ;
; 1.439 ; Ifetch:IFT|PC[1]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg5   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.658      ;
; 1.458 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[6]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.611      ;
; 1.474 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg6   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.693      ;
; 1.493 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[7]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.646      ;
; 1.495 ; Ifetch:IFT|PC[5]              ; Ifetch:IFT|altsyncram:data_memory|altsyncram_tin3:auto_generated|ram_block1a0~porta_address_reg7   ; clock        ; clock       ; 0.000        ; 0.081      ; 1.714      ;
; 1.502 ; Ifetch:IFT|PC[0]              ; Ifetch:IFT|PC[5]                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.655      ;
; 1.506 ; Idecode:IDEC|reg_bank[6][4]   ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4  ; clock        ; clock       ; -0.500       ; 0.061      ; 1.205      ;
; 1.554 ; Idecode:IDEC|reg_bank[28][10] ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10 ; clock        ; clock       ; -0.500       ; 0.060      ; 1.252      ;
; 1.600 ; Idecode:IDEC|reg_bank[14][18] ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1 ; clock        ; clock       ; -0.500       ; 0.064      ; 1.302      ;
; 1.622 ; Idecode:IDEC|reg_bank[26][4]  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4  ; clock        ; clock       ; -0.500       ; 0.062      ; 1.322      ;
; 1.648 ; Idecode:IDEC|reg_bank[6][16]  ; Idecode:IDEC|reg_bank[21][16]                                                                      ; clock        ; clock       ; 0.000        ; 0.002      ; 1.802      ;
; 1.657 ; Idecode:IDEC|reg_bank[14][20] ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg3 ; clock        ; clock       ; -0.500       ; 0.064      ; 1.359      ;
; 1.660 ; Idecode:IDEC|reg_bank[21][28] ; Idecode:IDEC|reg_bank[7][28]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.812      ;
; 1.668 ; Idecode:IDEC|reg_bank[28][7]  ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7  ; clock        ; clock       ; -0.500       ; 0.069      ; 1.375      ;
+-------+-------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg12  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg13  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg14  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg15  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg16  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg17  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_datain_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Fall       ; dmemory:DMEM|altsyncram:data_memory|altsyncram_gmp3:auto_generated|ram_block1a17~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock48MHz'                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock48MHz ; Rise       ; clock48MHz                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[1]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[2]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[3]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CHAR_COUNT[4]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_400HZ_Enable           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[16]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[17]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[18]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[19]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|CLK_COUNT_400HZ[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|DATA_BUS_VALUE[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_E                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RS                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|LCD_RW_INT                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_CLEAR ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_OFF   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.DISPLAY_ON    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.FUNC_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.LINE2         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.MODE_SET      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.Print_String  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET2        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RESET3        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|next_command.RETURN_HOME   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_CLEAR        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_OFF          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock48MHz ; Rise       ; LCD_Display:lcd|state.DISPLAY_ON           ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 2.139 ; 2.139 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.395 ; 0.395 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.361 ; 0.361 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.537 ; 0.537 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 4.193 ; 4.193 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.000 ; 4.000 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.955 ; 3.955 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.193 ; 4.193 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.016 ; 4.016 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.007 ; 4.007 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.005 ; 4.005 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.100 ; 4.100 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.989 ; 3.989 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.457 ; 4.457 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.978 ; 3.978 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.191 ; 4.191 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.955 ; 3.955 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.000 ; 4.000 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.955 ; 3.955 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.193 ; 4.193 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.016 ; 4.016 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.007 ; 4.007 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.005 ; 4.005 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.100 ; 4.100 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.989 ; 3.989 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.457 ; 4.457 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.978 ; 3.978 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.191 ; 4.191 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.996 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.996 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.006 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.183 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.173 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.151 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.996 ;      ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.996 ;      ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.006 ;      ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.183 ;      ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.173 ;      ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.161 ;      ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.151 ;      ; Rise       ; clock48MHz      ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.996     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.996     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.006     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.183     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.173     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.151     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.996     ;           ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.996     ;           ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.006     ;           ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.183     ;           ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.173     ;           ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.161     ;           ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 4.151     ;           ; Rise       ; clock48MHz      ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -16.532    ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -16.119    ; 0.524 ; N/A      ; N/A     ; -2.000              ;
;  clock48MHz      ; -16.532    ; 0.215 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -14186.961 ; 0.0   ; 0.0      ; 0.0     ; -1436.296           ;
;  clock           ; -13963.034 ; 0.000 ; N/A      ; N/A     ; -1374.916           ;
;  clock48MHz      ; -223.927   ; 0.000 ; N/A      ; N/A     ; -61.380             ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 4.875 ; 4.875 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 1.423 ; 1.423 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clock      ; 0.361 ; 0.361 ; Rise       ; clock           ;
; reset     ; clock48MHz ; 0.537 ; 0.537 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 7.528 ; 7.528 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 7.086 ; 7.086 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 7.037 ; 7.037 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 7.528 ; 7.528 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 7.085 ; 7.085 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 7.099 ; 7.099 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 7.077 ; 7.077 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 7.298 ; 7.298 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 7.073 ; 7.073 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 8.057 ; 8.057 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 7.052 ; 7.052 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 7.511 ; 7.511 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; DATA[*]   ; clock48MHz ; 3.955 ; 3.955 ; Rise       ; clock48MHz      ;
;  DATA[0]  ; clock48MHz ; 4.000 ; 4.000 ; Rise       ; clock48MHz      ;
;  DATA[1]  ; clock48MHz ; 3.955 ; 3.955 ; Rise       ; clock48MHz      ;
;  DATA[2]  ; clock48MHz ; 4.193 ; 4.193 ; Rise       ; clock48MHz      ;
;  DATA[3]  ; clock48MHz ; 4.016 ; 4.016 ; Rise       ; clock48MHz      ;
;  DATA[4]  ; clock48MHz ; 4.007 ; 4.007 ; Rise       ; clock48MHz      ;
;  DATA[5]  ; clock48MHz ; 4.005 ; 4.005 ; Rise       ; clock48MHz      ;
;  DATA[6]  ; clock48MHz ; 4.100 ; 4.100 ; Rise       ; clock48MHz      ;
;  DATA[7]  ; clock48MHz ; 3.989 ; 3.989 ; Rise       ; clock48MHz      ;
; LCD_E     ; clock48MHz ; 4.457 ; 4.457 ; Rise       ; clock48MHz      ;
; LCD_RS    ; clock48MHz ; 3.978 ; 3.978 ; Rise       ; clock48MHz      ;
; LCD_RW    ; clock48MHz ; 4.191 ; 4.191 ; Rise       ; clock48MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 14112556 ; 8928     ; 30520    ; 32       ;
; clock      ; clock48MHz ; 3909446  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2263     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock      ; clock      ; 14112556 ; 8928     ; 30520    ; 32       ;
; clock      ; clock48MHz ; 3909446  ; 0        ; 0        ; 0        ;
; clock48MHz ; clock48MHz ; 2263     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1076  ; 1076 ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu May 04 20:56:57 2017
Info: Command: quartus_sta Exp03 -c Exp04
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Exp04.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock48MHz clock48MHz
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.532
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.532      -223.927 clock48MHz 
    Info (332119):   -16.119    -13963.034 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock48MHz 
    Info (332119):     1.192         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1374.916 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.415
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.415       -75.434 clock48MHz 
    Info (332119):    -7.239     -6447.284 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock48MHz 
    Info (332119):     0.524         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1374.916 clock 
    Info (332119):    -1.380       -61.380 clock48MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 361 megabytes
    Info: Processing ended: Thu May 04 20:57:00 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


