

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I'
================================================================
* Date:           Sat Mar 25 13:27:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I  |       23|       23|         4|          1|          1|    21|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 9 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln44_7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_7"   --->   Operation 11 'read' 'select_ln44_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln44_6_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_6"   --->   Operation 12 'read' 'select_ln44_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln44_5_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_5"   --->   Operation 13 'read' 'select_ln44_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln44_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_4"   --->   Operation 14 'read' 'select_ln44_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln44_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_3"   --->   Operation 15 'read' 'select_ln44_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln44_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_2"   --->   Operation 16 'read' 'select_ln44_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln44_9_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_9"   --->   Operation 17 'read' 'select_ln44_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln41_10_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln41_10"   --->   Operation 18 'read' 'select_ln41_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 19 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 20 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %KERN_J"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%chan_1 = load i2 %chan" [conv_7x7.cpp:52]   --->   Operation 26 'load' 'chan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [conv_7x7.cpp:52]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i2 %chan_1"   --->   Operation 28 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1319"   --->   Operation 29 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_1)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 30 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 31 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln52 = icmp_eq  i5 %indvar_flatten_load, i5 21" [conv_7x7.cpp:52]   --->   Operation 33 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln52_5 = add i5 %indvar_flatten_load, i5 1" [conv_7x7.cpp:52]   --->   Operation 34 'add' 'add_ln52_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc50, void %for.end52.exitStub" [conv_7x7.cpp:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:55]   --->   Operation 36 'load' 'i_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %chan_1, i2 1" [conv_7x7.cpp:52]   --->   Operation 37 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln55 = icmp_eq  i3 %i_load, i3 7" [conv_7x7.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.98ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i3 0, i3 %i_load" [conv_7x7.cpp:52]   --->   Operation 39 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i2 %add_ln52"   --->   Operation 40 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_cast, i7 %zext_ln1319_1"   --->   Operation 41 'add' 'add_ln1319_1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_2)   --->   "%shl_ln1319_1 = shl i7 %add_ln1319_1, i7 3"   --->   Operation 42 'shl' 'shl_ln1319_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_2 = sub i7 %shl_ln1319_1, i7 %add_ln1319_1"   --->   Operation 43 'sub' 'sub_ln1319_2' <Predicate = (!icmp_ln52)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.99ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i2 %add_ln52, i2 %chan_1" [conv_7x7.cpp:52]   --->   Operation 44 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln52_2 = select i1 %icmp_ln55, i7 %sub_ln1319_2, i7 %sub_ln1319_1" [conv_7x7.cpp:52]   --->   Operation 45 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln55 = add i3 %select_ln52, i3 1" [conv_7x7.cpp:55]   --->   Operation 46 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln55 = store i5 %add_ln52_5, i5 %indvar_flatten" [conv_7x7.cpp:55]   --->   Operation 47 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln55 = store i2 %select_ln52_1, i2 %chan" [conv_7x7.cpp:55]   --->   Operation 48 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln55 = store i3 %add_ln55, i3 %i" [conv_7x7.cpp:55]   --->   Operation 49 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%select_ln52_1_cast = zext i2 %select_ln52_1" [conv_7x7.cpp:52]   --->   Operation 50 'zext' 'select_ln52_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.36ns) (grouped into DSP with root node empty_47)   --->   "%empty_45 = mul i8 %select_ln52_1_cast, i8 52" [conv_7x7.cpp:52]   --->   Operation 51 'mul' 'empty_45' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i7 %select_ln52_2"   --->   Operation 52 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_2"   --->   Operation 53 'getelementptr' 'W_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr" [conv_7x7.cpp:52]   --->   Operation 54 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_2"   --->   Operation 55 'getelementptr' 'W_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr" [conv_7x7.cpp:52]   --->   Operation 56 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_2"   --->   Operation 57 'getelementptr' 'W_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr" [conv_7x7.cpp:52]   --->   Operation 58 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_2"   --->   Operation 59 'getelementptr' 'W_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr" [conv_7x7.cpp:52]   --->   Operation 60 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_2"   --->   Operation 61 'getelementptr' 'W_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr" [conv_7x7.cpp:52]   --->   Operation 62 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_2"   --->   Operation 63 'getelementptr' 'W_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr" [conv_7x7.cpp:52]   --->   Operation 64 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_2"   --->   Operation 65 'getelementptr' 'W_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr" [conv_7x7.cpp:52]   --->   Operation 66 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 67 [1/1] (1.87ns)   --->   "%add_ln52_6 = add i7 %select_ln52_2, i7 1" [conv_7x7.cpp:52]   --->   Operation 67 'add' 'add_ln52_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i7 %add_ln52_6"   --->   Operation 68 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%W_buf_0_addr_1 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_3"   --->   Operation 69 'getelementptr' 'W_buf_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%W_buf_0_load_1 = load i7 %W_buf_0_addr_1" [conv_7x7.cpp:52]   --->   Operation 70 'load' 'W_buf_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%W_buf_1_addr_1 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_3"   --->   Operation 71 'getelementptr' 'W_buf_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%W_buf_1_load_1 = load i7 %W_buf_1_addr_1" [conv_7x7.cpp:52]   --->   Operation 72 'load' 'W_buf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%W_buf_2_addr_1 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_3"   --->   Operation 73 'getelementptr' 'W_buf_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%W_buf_2_load_1 = load i7 %W_buf_2_addr_1" [conv_7x7.cpp:52]   --->   Operation 74 'load' 'W_buf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_3_addr_1 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_3"   --->   Operation 75 'getelementptr' 'W_buf_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%W_buf_3_load_1 = load i7 %W_buf_3_addr_1" [conv_7x7.cpp:52]   --->   Operation 76 'load' 'W_buf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%W_buf_4_addr_1 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_3"   --->   Operation 77 'getelementptr' 'W_buf_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%W_buf_4_load_1 = load i7 %W_buf_4_addr_1" [conv_7x7.cpp:52]   --->   Operation 78 'load' 'W_buf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%W_buf_5_addr_1 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_3"   --->   Operation 79 'getelementptr' 'W_buf_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%W_buf_5_load_1 = load i7 %W_buf_5_addr_1" [conv_7x7.cpp:52]   --->   Operation 80 'load' 'W_buf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%W_buf_6_addr_1 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_3"   --->   Operation 81 'getelementptr' 'W_buf_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%W_buf_6_load_1 = load i7 %W_buf_6_addr_1" [conv_7x7.cpp:52]   --->   Operation 82 'load' 'W_buf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 83 [1/1] (1.87ns)   --->   "%add_ln52_7 = add i7 %select_ln52_2, i7 2" [conv_7x7.cpp:52]   --->   Operation 83 'add' 'add_ln52_7' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i7 %add_ln52_7"   --->   Operation 84 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%W_buf_0_addr_2 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_4"   --->   Operation 85 'getelementptr' 'W_buf_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%W_buf_0_load_2 = load i7 %W_buf_0_addr_2" [conv_7x7.cpp:52]   --->   Operation 86 'load' 'W_buf_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%W_buf_1_addr_2 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_4"   --->   Operation 87 'getelementptr' 'W_buf_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%W_buf_1_load_2 = load i7 %W_buf_1_addr_2" [conv_7x7.cpp:52]   --->   Operation 88 'load' 'W_buf_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%W_buf_2_addr_2 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_4"   --->   Operation 89 'getelementptr' 'W_buf_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%W_buf_2_load_2 = load i7 %W_buf_2_addr_2" [conv_7x7.cpp:52]   --->   Operation 90 'load' 'W_buf_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%W_buf_3_addr_2 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_4"   --->   Operation 91 'getelementptr' 'W_buf_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%W_buf_3_load_2 = load i7 %W_buf_3_addr_2" [conv_7x7.cpp:52]   --->   Operation 92 'load' 'W_buf_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%W_buf_4_addr_2 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_4"   --->   Operation 93 'getelementptr' 'W_buf_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%W_buf_4_load_2 = load i7 %W_buf_4_addr_2" [conv_7x7.cpp:52]   --->   Operation 94 'load' 'W_buf_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%W_buf_5_addr_2 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_4"   --->   Operation 95 'getelementptr' 'W_buf_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%W_buf_5_load_2 = load i7 %W_buf_5_addr_2" [conv_7x7.cpp:52]   --->   Operation 96 'load' 'W_buf_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%W_buf_6_addr_2 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_4"   --->   Operation 97 'getelementptr' 'W_buf_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%W_buf_6_load_2 = load i7 %W_buf_6_addr_2" [conv_7x7.cpp:52]   --->   Operation 98 'load' 'W_buf_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 99 [1/1] (1.87ns)   --->   "%add_ln52_8 = add i7 %select_ln52_2, i7 3" [conv_7x7.cpp:52]   --->   Operation 99 'add' 'add_ln52_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i7 %add_ln52_8"   --->   Operation 100 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%W_buf_0_addr_3 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_5"   --->   Operation 101 'getelementptr' 'W_buf_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%W_buf_0_load_3 = load i7 %W_buf_0_addr_3" [conv_7x7.cpp:52]   --->   Operation 102 'load' 'W_buf_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%W_buf_1_addr_3 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_5"   --->   Operation 103 'getelementptr' 'W_buf_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%W_buf_1_load_3 = load i7 %W_buf_1_addr_3" [conv_7x7.cpp:52]   --->   Operation 104 'load' 'W_buf_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%W_buf_2_addr_3 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_5"   --->   Operation 105 'getelementptr' 'W_buf_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%W_buf_2_load_3 = load i7 %W_buf_2_addr_3" [conv_7x7.cpp:52]   --->   Operation 106 'load' 'W_buf_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%W_buf_3_addr_3 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_5"   --->   Operation 107 'getelementptr' 'W_buf_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%W_buf_3_load_3 = load i7 %W_buf_3_addr_3" [conv_7x7.cpp:52]   --->   Operation 108 'load' 'W_buf_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%W_buf_4_addr_3 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_5"   --->   Operation 109 'getelementptr' 'W_buf_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%W_buf_4_load_3 = load i7 %W_buf_4_addr_3" [conv_7x7.cpp:52]   --->   Operation 110 'load' 'W_buf_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%W_buf_5_addr_3 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_5"   --->   Operation 111 'getelementptr' 'W_buf_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%W_buf_5_load_3 = load i7 %W_buf_5_addr_3" [conv_7x7.cpp:52]   --->   Operation 112 'load' 'W_buf_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%W_buf_6_addr_3 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_5"   --->   Operation 113 'getelementptr' 'W_buf_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%W_buf_6_load_3 = load i7 %W_buf_6_addr_3" [conv_7x7.cpp:52]   --->   Operation 114 'load' 'W_buf_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 115 [1/1] (1.87ns)   --->   "%add_ln52_9 = add i7 %select_ln52_2, i7 4" [conv_7x7.cpp:52]   --->   Operation 115 'add' 'add_ln52_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i7 %add_ln52_9"   --->   Operation 116 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%W_buf_0_addr_4 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_6"   --->   Operation 117 'getelementptr' 'W_buf_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%W_buf_0_load_4 = load i7 %W_buf_0_addr_4" [conv_7x7.cpp:52]   --->   Operation 118 'load' 'W_buf_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%W_buf_1_addr_4 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_6"   --->   Operation 119 'getelementptr' 'W_buf_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%W_buf_1_load_4 = load i7 %W_buf_1_addr_4" [conv_7x7.cpp:52]   --->   Operation 120 'load' 'W_buf_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%W_buf_2_addr_4 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_6"   --->   Operation 121 'getelementptr' 'W_buf_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%W_buf_2_load_4 = load i7 %W_buf_2_addr_4" [conv_7x7.cpp:52]   --->   Operation 122 'load' 'W_buf_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%W_buf_3_addr_4 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_6"   --->   Operation 123 'getelementptr' 'W_buf_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%W_buf_3_load_4 = load i7 %W_buf_3_addr_4" [conv_7x7.cpp:52]   --->   Operation 124 'load' 'W_buf_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%W_buf_4_addr_4 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_6"   --->   Operation 125 'getelementptr' 'W_buf_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%W_buf_4_load_4 = load i7 %W_buf_4_addr_4" [conv_7x7.cpp:52]   --->   Operation 126 'load' 'W_buf_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%W_buf_5_addr_4 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_6"   --->   Operation 127 'getelementptr' 'W_buf_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%W_buf_5_load_4 = load i7 %W_buf_5_addr_4" [conv_7x7.cpp:52]   --->   Operation 128 'load' 'W_buf_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%W_buf_6_addr_4 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_6"   --->   Operation 129 'getelementptr' 'W_buf_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%W_buf_6_load_4 = load i7 %W_buf_6_addr_4" [conv_7x7.cpp:52]   --->   Operation 130 'load' 'W_buf_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 131 [1/1] (1.87ns)   --->   "%add_ln52_10 = add i7 %select_ln52_2, i7 5" [conv_7x7.cpp:52]   --->   Operation 131 'add' 'add_ln52_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i7 %add_ln52_10"   --->   Operation 132 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%W_buf_0_addr_5 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_7"   --->   Operation 133 'getelementptr' 'W_buf_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%W_buf_0_load_5 = load i7 %W_buf_0_addr_5" [conv_7x7.cpp:52]   --->   Operation 134 'load' 'W_buf_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%W_buf_1_addr_5 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_7"   --->   Operation 135 'getelementptr' 'W_buf_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%W_buf_1_load_5 = load i7 %W_buf_1_addr_5" [conv_7x7.cpp:52]   --->   Operation 136 'load' 'W_buf_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%W_buf_2_addr_5 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_7"   --->   Operation 137 'getelementptr' 'W_buf_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%W_buf_2_load_5 = load i7 %W_buf_2_addr_5" [conv_7x7.cpp:52]   --->   Operation 138 'load' 'W_buf_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%W_buf_3_addr_5 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_7"   --->   Operation 139 'getelementptr' 'W_buf_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%W_buf_3_load_5 = load i7 %W_buf_3_addr_5" [conv_7x7.cpp:52]   --->   Operation 140 'load' 'W_buf_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%W_buf_4_addr_5 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_7"   --->   Operation 141 'getelementptr' 'W_buf_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%W_buf_4_load_5 = load i7 %W_buf_4_addr_5" [conv_7x7.cpp:52]   --->   Operation 142 'load' 'W_buf_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%W_buf_5_addr_5 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_7"   --->   Operation 143 'getelementptr' 'W_buf_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%W_buf_5_load_5 = load i7 %W_buf_5_addr_5" [conv_7x7.cpp:52]   --->   Operation 144 'load' 'W_buf_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%W_buf_6_addr_5 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_7"   --->   Operation 145 'getelementptr' 'W_buf_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%W_buf_6_load_5 = load i7 %W_buf_6_addr_5" [conv_7x7.cpp:52]   --->   Operation 146 'load' 'W_buf_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln52_11 = add i7 %select_ln52_2, i7 6" [conv_7x7.cpp:52]   --->   Operation 147 'add' 'add_ln52_11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i7 %add_ln52_11"   --->   Operation 148 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%W_buf_0_addr_6 = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_8"   --->   Operation 149 'getelementptr' 'W_buf_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%W_buf_0_load_6 = load i7 %W_buf_0_addr_6" [conv_7x7.cpp:52]   --->   Operation 150 'load' 'W_buf_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%W_buf_1_addr_6 = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_8"   --->   Operation 151 'getelementptr' 'W_buf_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%W_buf_1_load_6 = load i7 %W_buf_1_addr_6" [conv_7x7.cpp:52]   --->   Operation 152 'load' 'W_buf_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%W_buf_2_addr_6 = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_8"   --->   Operation 153 'getelementptr' 'W_buf_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%W_buf_2_load_6 = load i7 %W_buf_2_addr_6" [conv_7x7.cpp:52]   --->   Operation 154 'load' 'W_buf_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%W_buf_3_addr_6 = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_8"   --->   Operation 155 'getelementptr' 'W_buf_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%W_buf_3_load_6 = load i7 %W_buf_3_addr_6" [conv_7x7.cpp:52]   --->   Operation 156 'load' 'W_buf_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%W_buf_4_addr_6 = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_8"   --->   Operation 157 'getelementptr' 'W_buf_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%W_buf_4_load_6 = load i7 %W_buf_4_addr_6" [conv_7x7.cpp:52]   --->   Operation 158 'load' 'W_buf_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%W_buf_5_addr_6 = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_8"   --->   Operation 159 'getelementptr' 'W_buf_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (3.25ns)   --->   "%W_buf_5_load_6 = load i7 %W_buf_5_addr_6" [conv_7x7.cpp:52]   --->   Operation 160 'load' 'W_buf_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%W_buf_6_addr_6 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_8"   --->   Operation 161 'getelementptr' 'W_buf_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%W_buf_6_load_6 = load i7 %W_buf_6_addr_6" [conv_7x7.cpp:52]   --->   Operation 162 'load' 'W_buf_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %select_ln52" [conv_7x7.cpp:52]   --->   Operation 163 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.82ns)   --->   "%empty_46 = add i6 %i_cast, i6 %select_ln41_10_read" [conv_7x7.cpp:52]   --->   Operation 164 'add' 'empty_46' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_46" [conv_7x7.cpp:52]   --->   Operation 165 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_47 = add i8 %empty_45, i8 %p_cast" [conv_7x7.cpp:52]   --->   Operation 166 'add' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%p_cast1 = zext i8 %empty_47" [conv_7x7.cpp:52]   --->   Operation 167 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%X_buf_0_addr = getelementptr i16 %X_buf_0, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 168 'getelementptr' 'X_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%X_buf_1_addr = getelementptr i16 %X_buf_1, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 169 'getelementptr' 'X_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%X_buf_2_addr = getelementptr i16 %X_buf_2, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 170 'getelementptr' 'X_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%X_buf_3_addr = getelementptr i16 %X_buf_3, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 171 'getelementptr' 'X_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%X_buf_4_addr = getelementptr i16 %X_buf_4, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 172 'getelementptr' 'X_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%X_buf_5_addr = getelementptr i16 %X_buf_5, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 173 'getelementptr' 'X_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%X_buf_6_addr = getelementptr i16 %X_buf_6, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 174 'getelementptr' 'X_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%X_buf_7_addr = getelementptr i16 %X_buf_7, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 175 'getelementptr' 'X_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%X_buf_8_addr = getelementptr i16 %X_buf_8, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 176 'getelementptr' 'X_buf_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%X_buf_9_addr = getelementptr i16 %X_buf_9, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 177 'getelementptr' 'X_buf_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%X_buf_10_addr = getelementptr i16 %X_buf_10, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 178 'getelementptr' 'X_buf_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%X_buf_11_addr = getelementptr i16 %X_buf_11, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 179 'getelementptr' 'X_buf_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%X_buf_12_addr = getelementptr i16 %X_buf_12, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 180 'getelementptr' 'X_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%X_buf_13_addr = getelementptr i16 %X_buf_13, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 181 'getelementptr' 'X_buf_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%X_buf_14_addr = getelementptr i16 %X_buf_14, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 182 'getelementptr' 'X_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%X_buf_15_addr = getelementptr i16 %X_buf_15, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 183 'getelementptr' 'X_buf_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%X_buf_16_addr = getelementptr i16 %X_buf_16, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 184 'getelementptr' 'X_buf_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%X_buf_17_addr = getelementptr i16 %X_buf_17, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 185 'getelementptr' 'X_buf_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%X_buf_18_addr = getelementptr i16 %X_buf_18, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 186 'getelementptr' 'X_buf_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%X_buf_19_addr = getelementptr i16 %X_buf_19, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 187 'getelementptr' 'X_buf_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%X_buf_20_addr = getelementptr i16 %X_buf_20, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 188 'getelementptr' 'X_buf_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%X_buf_21_addr = getelementptr i16 %X_buf_21, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 189 'getelementptr' 'X_buf_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%X_buf_22_addr = getelementptr i16 %X_buf_22, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 190 'getelementptr' 'X_buf_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%X_buf_23_addr = getelementptr i16 %X_buf_23, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 191 'getelementptr' 'X_buf_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%X_buf_24_addr = getelementptr i16 %X_buf_24, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 192 'getelementptr' 'X_buf_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%X_buf_25_addr = getelementptr i16 %X_buf_25, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 193 'getelementptr' 'X_buf_25_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%X_buf_26_addr = getelementptr i16 %X_buf_26, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 194 'getelementptr' 'X_buf_26_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%X_buf_27_addr = getelementptr i16 %X_buf_27, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 195 'getelementptr' 'X_buf_27_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%X_buf_28_addr = getelementptr i16 %X_buf_28, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 196 'getelementptr' 'X_buf_28_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%X_buf_29_addr = getelementptr i16 %X_buf_29, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 197 'getelementptr' 'X_buf_29_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%X_buf_30_addr = getelementptr i16 %X_buf_30, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 198 'getelementptr' 'X_buf_30_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%X_buf_31_addr = getelementptr i16 %X_buf_31, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 199 'getelementptr' 'X_buf_31_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%X_buf_32_addr = getelementptr i16 %X_buf_32, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 200 'getelementptr' 'X_buf_32_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%X_buf_33_addr = getelementptr i16 %X_buf_33, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 201 'getelementptr' 'X_buf_33_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%X_buf_34_addr = getelementptr i16 %X_buf_34, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 202 'getelementptr' 'X_buf_34_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%X_buf_35_addr = getelementptr i16 %X_buf_35, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 203 'getelementptr' 'X_buf_35_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%X_buf_36_addr = getelementptr i16 %X_buf_36, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 204 'getelementptr' 'X_buf_36_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%X_buf_37_addr = getelementptr i16 %X_buf_37, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 205 'getelementptr' 'X_buf_37_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%X_buf_38_addr = getelementptr i16 %X_buf_38, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 206 'getelementptr' 'X_buf_38_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%X_buf_39_addr = getelementptr i16 %X_buf_39, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 207 'getelementptr' 'X_buf_39_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%X_buf_40_addr = getelementptr i16 %X_buf_40, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 208 'getelementptr' 'X_buf_40_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%X_buf_41_addr = getelementptr i16 %X_buf_41, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 209 'getelementptr' 'X_buf_41_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%X_buf_42_addr = getelementptr i16 %X_buf_42, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 210 'getelementptr' 'X_buf_42_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%X_buf_43_addr = getelementptr i16 %X_buf_43, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 211 'getelementptr' 'X_buf_43_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%X_buf_44_addr = getelementptr i16 %X_buf_44, i64 0, i64 %p_cast1" [conv_7x7.cpp:52]   --->   Operation 212 'getelementptr' 'X_buf_44_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr" [conv_7x7.cpp:52]   --->   Operation 213 'load' 'X_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 214 [2/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr" [conv_7x7.cpp:52]   --->   Operation 214 'load' 'X_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 215 [2/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr" [conv_7x7.cpp:52]   --->   Operation 215 'load' 'X_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 216 [2/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr" [conv_7x7.cpp:52]   --->   Operation 216 'load' 'X_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 217 [2/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr" [conv_7x7.cpp:52]   --->   Operation 217 'load' 'X_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 218 [2/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr" [conv_7x7.cpp:52]   --->   Operation 218 'load' 'X_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 219 [2/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr" [conv_7x7.cpp:52]   --->   Operation 219 'load' 'X_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 220 [2/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr" [conv_7x7.cpp:52]   --->   Operation 220 'load' 'X_buf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 221 [2/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr" [conv_7x7.cpp:52]   --->   Operation 221 'load' 'X_buf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 222 [2/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr" [conv_7x7.cpp:52]   --->   Operation 222 'load' 'X_buf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 223 [2/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr" [conv_7x7.cpp:52]   --->   Operation 223 'load' 'X_buf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 224 [2/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr" [conv_7x7.cpp:52]   --->   Operation 224 'load' 'X_buf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 225 [2/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr" [conv_7x7.cpp:52]   --->   Operation 225 'load' 'X_buf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 226 [2/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr" [conv_7x7.cpp:52]   --->   Operation 226 'load' 'X_buf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 227 [2/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr" [conv_7x7.cpp:52]   --->   Operation 227 'load' 'X_buf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 228 [2/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr" [conv_7x7.cpp:52]   --->   Operation 228 'load' 'X_buf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 229 [2/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr" [conv_7x7.cpp:52]   --->   Operation 229 'load' 'X_buf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 230 [2/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr" [conv_7x7.cpp:52]   --->   Operation 230 'load' 'X_buf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 231 [2/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr" [conv_7x7.cpp:52]   --->   Operation 231 'load' 'X_buf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 232 [2/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr" [conv_7x7.cpp:52]   --->   Operation 232 'load' 'X_buf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 233 [2/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr" [conv_7x7.cpp:52]   --->   Operation 233 'load' 'X_buf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 234 [2/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr" [conv_7x7.cpp:52]   --->   Operation 234 'load' 'X_buf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 235 [2/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr" [conv_7x7.cpp:52]   --->   Operation 235 'load' 'X_buf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 236 [2/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr" [conv_7x7.cpp:52]   --->   Operation 236 'load' 'X_buf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 237 [2/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr" [conv_7x7.cpp:52]   --->   Operation 237 'load' 'X_buf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 238 [2/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr" [conv_7x7.cpp:52]   --->   Operation 238 'load' 'X_buf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 239 [2/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr" [conv_7x7.cpp:52]   --->   Operation 239 'load' 'X_buf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 240 [2/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr" [conv_7x7.cpp:52]   --->   Operation 240 'load' 'X_buf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 241 [2/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr" [conv_7x7.cpp:52]   --->   Operation 241 'load' 'X_buf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 242 [2/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr" [conv_7x7.cpp:52]   --->   Operation 242 'load' 'X_buf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 243 [2/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr" [conv_7x7.cpp:52]   --->   Operation 243 'load' 'X_buf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 244 [2/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr" [conv_7x7.cpp:52]   --->   Operation 244 'load' 'X_buf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 245 [2/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr" [conv_7x7.cpp:52]   --->   Operation 245 'load' 'X_buf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 246 [2/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr" [conv_7x7.cpp:52]   --->   Operation 246 'load' 'X_buf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 247 [2/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr" [conv_7x7.cpp:52]   --->   Operation 247 'load' 'X_buf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 248 [2/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr" [conv_7x7.cpp:52]   --->   Operation 248 'load' 'X_buf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 249 [2/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr" [conv_7x7.cpp:52]   --->   Operation 249 'load' 'X_buf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 250 [2/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr" [conv_7x7.cpp:52]   --->   Operation 250 'load' 'X_buf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 251 [2/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr" [conv_7x7.cpp:52]   --->   Operation 251 'load' 'X_buf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 252 [2/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr" [conv_7x7.cpp:52]   --->   Operation 252 'load' 'X_buf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 253 [2/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr" [conv_7x7.cpp:52]   --->   Operation 253 'load' 'X_buf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 254 [2/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr" [conv_7x7.cpp:52]   --->   Operation 254 'load' 'X_buf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 255 [2/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr" [conv_7x7.cpp:52]   --->   Operation 255 'load' 'X_buf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 256 [2/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr" [conv_7x7.cpp:52]   --->   Operation 256 'load' 'X_buf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 257 [2/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr" [conv_7x7.cpp:52]   --->   Operation 257 'load' 'X_buf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 258 [1/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr" [conv_7x7.cpp:52]   --->   Operation 258 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 259 [1/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr" [conv_7x7.cpp:52]   --->   Operation 259 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 260 [1/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr" [conv_7x7.cpp:52]   --->   Operation 260 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 261 [1/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr" [conv_7x7.cpp:52]   --->   Operation 261 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 262 [1/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr" [conv_7x7.cpp:52]   --->   Operation 262 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 263 [1/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr" [conv_7x7.cpp:52]   --->   Operation 263 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 264 [1/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr" [conv_7x7.cpp:52]   --->   Operation 264 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 265 [1/2] (3.25ns)   --->   "%W_buf_0_load_1 = load i7 %W_buf_0_addr_1" [conv_7x7.cpp:52]   --->   Operation 265 'load' 'W_buf_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 266 [1/2] (3.25ns)   --->   "%W_buf_1_load_1 = load i7 %W_buf_1_addr_1" [conv_7x7.cpp:52]   --->   Operation 266 'load' 'W_buf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 267 [1/2] (3.25ns)   --->   "%W_buf_2_load_1 = load i7 %W_buf_2_addr_1" [conv_7x7.cpp:52]   --->   Operation 267 'load' 'W_buf_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 268 [1/2] (3.25ns)   --->   "%W_buf_3_load_1 = load i7 %W_buf_3_addr_1" [conv_7x7.cpp:52]   --->   Operation 268 'load' 'W_buf_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 269 [1/2] (3.25ns)   --->   "%W_buf_4_load_1 = load i7 %W_buf_4_addr_1" [conv_7x7.cpp:52]   --->   Operation 269 'load' 'W_buf_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 270 [1/2] (3.25ns)   --->   "%W_buf_5_load_1 = load i7 %W_buf_5_addr_1" [conv_7x7.cpp:52]   --->   Operation 270 'load' 'W_buf_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 271 [1/2] (3.25ns)   --->   "%W_buf_6_load_1 = load i7 %W_buf_6_addr_1" [conv_7x7.cpp:52]   --->   Operation 271 'load' 'W_buf_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 272 [1/2] (3.25ns)   --->   "%W_buf_0_load_2 = load i7 %W_buf_0_addr_2" [conv_7x7.cpp:52]   --->   Operation 272 'load' 'W_buf_0_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 273 [1/2] (3.25ns)   --->   "%W_buf_1_load_2 = load i7 %W_buf_1_addr_2" [conv_7x7.cpp:52]   --->   Operation 273 'load' 'W_buf_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 274 [1/2] (3.25ns)   --->   "%W_buf_2_load_2 = load i7 %W_buf_2_addr_2" [conv_7x7.cpp:52]   --->   Operation 274 'load' 'W_buf_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 275 [1/2] (3.25ns)   --->   "%W_buf_3_load_2 = load i7 %W_buf_3_addr_2" [conv_7x7.cpp:52]   --->   Operation 275 'load' 'W_buf_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 276 [1/2] (3.25ns)   --->   "%W_buf_4_load_2 = load i7 %W_buf_4_addr_2" [conv_7x7.cpp:52]   --->   Operation 276 'load' 'W_buf_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 277 [1/2] (3.25ns)   --->   "%W_buf_5_load_2 = load i7 %W_buf_5_addr_2" [conv_7x7.cpp:52]   --->   Operation 277 'load' 'W_buf_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 278 [1/2] (3.25ns)   --->   "%W_buf_6_load_2 = load i7 %W_buf_6_addr_2" [conv_7x7.cpp:52]   --->   Operation 278 'load' 'W_buf_6_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 279 [1/2] (3.25ns)   --->   "%W_buf_0_load_3 = load i7 %W_buf_0_addr_3" [conv_7x7.cpp:52]   --->   Operation 279 'load' 'W_buf_0_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 280 [1/2] (3.25ns)   --->   "%W_buf_1_load_3 = load i7 %W_buf_1_addr_3" [conv_7x7.cpp:52]   --->   Operation 280 'load' 'W_buf_1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 281 [1/2] (3.25ns)   --->   "%W_buf_2_load_3 = load i7 %W_buf_2_addr_3" [conv_7x7.cpp:52]   --->   Operation 281 'load' 'W_buf_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 282 [1/2] (3.25ns)   --->   "%W_buf_3_load_3 = load i7 %W_buf_3_addr_3" [conv_7x7.cpp:52]   --->   Operation 282 'load' 'W_buf_3_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 283 [1/2] (3.25ns)   --->   "%W_buf_4_load_3 = load i7 %W_buf_4_addr_3" [conv_7x7.cpp:52]   --->   Operation 283 'load' 'W_buf_4_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 284 [1/2] (3.25ns)   --->   "%W_buf_5_load_3 = load i7 %W_buf_5_addr_3" [conv_7x7.cpp:52]   --->   Operation 284 'load' 'W_buf_5_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 285 [1/2] (3.25ns)   --->   "%W_buf_6_load_3 = load i7 %W_buf_6_addr_3" [conv_7x7.cpp:52]   --->   Operation 285 'load' 'W_buf_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 286 [1/2] (3.25ns)   --->   "%W_buf_0_load_4 = load i7 %W_buf_0_addr_4" [conv_7x7.cpp:52]   --->   Operation 286 'load' 'W_buf_0_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 287 [1/2] (3.25ns)   --->   "%W_buf_1_load_4 = load i7 %W_buf_1_addr_4" [conv_7x7.cpp:52]   --->   Operation 287 'load' 'W_buf_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 288 [1/2] (3.25ns)   --->   "%W_buf_2_load_4 = load i7 %W_buf_2_addr_4" [conv_7x7.cpp:52]   --->   Operation 288 'load' 'W_buf_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 289 [1/2] (3.25ns)   --->   "%W_buf_3_load_4 = load i7 %W_buf_3_addr_4" [conv_7x7.cpp:52]   --->   Operation 289 'load' 'W_buf_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 290 [1/2] (3.25ns)   --->   "%W_buf_4_load_4 = load i7 %W_buf_4_addr_4" [conv_7x7.cpp:52]   --->   Operation 290 'load' 'W_buf_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 291 [1/2] (3.25ns)   --->   "%W_buf_5_load_4 = load i7 %W_buf_5_addr_4" [conv_7x7.cpp:52]   --->   Operation 291 'load' 'W_buf_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 292 [1/2] (3.25ns)   --->   "%W_buf_6_load_4 = load i7 %W_buf_6_addr_4" [conv_7x7.cpp:52]   --->   Operation 292 'load' 'W_buf_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 293 [1/2] (3.25ns)   --->   "%W_buf_0_load_5 = load i7 %W_buf_0_addr_5" [conv_7x7.cpp:52]   --->   Operation 293 'load' 'W_buf_0_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 294 [1/2] (3.25ns)   --->   "%W_buf_1_load_5 = load i7 %W_buf_1_addr_5" [conv_7x7.cpp:52]   --->   Operation 294 'load' 'W_buf_1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 295 [1/2] (3.25ns)   --->   "%W_buf_2_load_5 = load i7 %W_buf_2_addr_5" [conv_7x7.cpp:52]   --->   Operation 295 'load' 'W_buf_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 296 [1/2] (3.25ns)   --->   "%W_buf_3_load_5 = load i7 %W_buf_3_addr_5" [conv_7x7.cpp:52]   --->   Operation 296 'load' 'W_buf_3_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 297 [1/2] (3.25ns)   --->   "%W_buf_4_load_5 = load i7 %W_buf_4_addr_5" [conv_7x7.cpp:52]   --->   Operation 297 'load' 'W_buf_4_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 298 [1/2] (3.25ns)   --->   "%W_buf_5_load_5 = load i7 %W_buf_5_addr_5" [conv_7x7.cpp:52]   --->   Operation 298 'load' 'W_buf_5_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 299 [1/2] (3.25ns)   --->   "%W_buf_6_load_5 = load i7 %W_buf_6_addr_5" [conv_7x7.cpp:52]   --->   Operation 299 'load' 'W_buf_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 300 [1/2] (3.25ns)   --->   "%W_buf_0_load_6 = load i7 %W_buf_0_addr_6" [conv_7x7.cpp:52]   --->   Operation 300 'load' 'W_buf_0_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 301 [1/2] (3.25ns)   --->   "%W_buf_1_load_6 = load i7 %W_buf_1_addr_6" [conv_7x7.cpp:52]   --->   Operation 301 'load' 'W_buf_1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 302 [1/2] (3.25ns)   --->   "%W_buf_2_load_6 = load i7 %W_buf_2_addr_6" [conv_7x7.cpp:52]   --->   Operation 302 'load' 'W_buf_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 303 [1/2] (3.25ns)   --->   "%W_buf_3_load_6 = load i7 %W_buf_3_addr_6" [conv_7x7.cpp:52]   --->   Operation 303 'load' 'W_buf_3_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 304 [1/2] (3.25ns)   --->   "%W_buf_4_load_6 = load i7 %W_buf_4_addr_6" [conv_7x7.cpp:52]   --->   Operation 304 'load' 'W_buf_4_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 305 [1/2] (3.25ns)   --->   "%W_buf_5_load_6 = load i7 %W_buf_5_addr_6" [conv_7x7.cpp:52]   --->   Operation 305 'load' 'W_buf_5_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 306 [1/2] (3.25ns)   --->   "%W_buf_6_load_6 = load i7 %W_buf_6_addr_6" [conv_7x7.cpp:52]   --->   Operation 306 'load' 'W_buf_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 307 [1/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr" [conv_7x7.cpp:52]   --->   Operation 307 'load' 'X_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 308 [1/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr" [conv_7x7.cpp:52]   --->   Operation 308 'load' 'X_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 309 [1/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr" [conv_7x7.cpp:52]   --->   Operation 309 'load' 'X_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 310 [1/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr" [conv_7x7.cpp:52]   --->   Operation 310 'load' 'X_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 311 [1/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr" [conv_7x7.cpp:52]   --->   Operation 311 'load' 'X_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 312 [1/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr" [conv_7x7.cpp:52]   --->   Operation 312 'load' 'X_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 313 [1/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr" [conv_7x7.cpp:52]   --->   Operation 313 'load' 'X_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 314 [1/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr" [conv_7x7.cpp:52]   --->   Operation 314 'load' 'X_buf_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 315 [1/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr" [conv_7x7.cpp:52]   --->   Operation 315 'load' 'X_buf_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 316 [1/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr" [conv_7x7.cpp:52]   --->   Operation 316 'load' 'X_buf_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 317 [1/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr" [conv_7x7.cpp:52]   --->   Operation 317 'load' 'X_buf_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 318 [1/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr" [conv_7x7.cpp:52]   --->   Operation 318 'load' 'X_buf_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 319 [1/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr" [conv_7x7.cpp:52]   --->   Operation 319 'load' 'X_buf_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 320 [1/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr" [conv_7x7.cpp:52]   --->   Operation 320 'load' 'X_buf_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 321 [1/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr" [conv_7x7.cpp:52]   --->   Operation 321 'load' 'X_buf_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 322 [1/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr" [conv_7x7.cpp:52]   --->   Operation 322 'load' 'X_buf_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 323 [1/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr" [conv_7x7.cpp:52]   --->   Operation 323 'load' 'X_buf_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 324 [1/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr" [conv_7x7.cpp:52]   --->   Operation 324 'load' 'X_buf_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 325 [1/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr" [conv_7x7.cpp:52]   --->   Operation 325 'load' 'X_buf_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 326 [1/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr" [conv_7x7.cpp:52]   --->   Operation 326 'load' 'X_buf_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 327 [1/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr" [conv_7x7.cpp:52]   --->   Operation 327 'load' 'X_buf_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 328 [1/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr" [conv_7x7.cpp:52]   --->   Operation 328 'load' 'X_buf_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 329 [1/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr" [conv_7x7.cpp:52]   --->   Operation 329 'load' 'X_buf_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 330 [1/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr" [conv_7x7.cpp:52]   --->   Operation 330 'load' 'X_buf_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 331 [1/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr" [conv_7x7.cpp:52]   --->   Operation 331 'load' 'X_buf_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 332 [1/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr" [conv_7x7.cpp:52]   --->   Operation 332 'load' 'X_buf_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 333 [1/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr" [conv_7x7.cpp:52]   --->   Operation 333 'load' 'X_buf_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 334 [1/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr" [conv_7x7.cpp:52]   --->   Operation 334 'load' 'X_buf_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 335 [1/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr" [conv_7x7.cpp:52]   --->   Operation 335 'load' 'X_buf_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 336 [1/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr" [conv_7x7.cpp:52]   --->   Operation 336 'load' 'X_buf_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 337 [1/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr" [conv_7x7.cpp:52]   --->   Operation 337 'load' 'X_buf_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 338 [1/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr" [conv_7x7.cpp:52]   --->   Operation 338 'load' 'X_buf_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 339 [1/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr" [conv_7x7.cpp:52]   --->   Operation 339 'load' 'X_buf_32_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 340 [1/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr" [conv_7x7.cpp:52]   --->   Operation 340 'load' 'X_buf_33_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 341 [1/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr" [conv_7x7.cpp:52]   --->   Operation 341 'load' 'X_buf_34_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 342 [1/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr" [conv_7x7.cpp:52]   --->   Operation 342 'load' 'X_buf_35_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 343 [1/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr" [conv_7x7.cpp:52]   --->   Operation 343 'load' 'X_buf_36_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 344 [1/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr" [conv_7x7.cpp:52]   --->   Operation 344 'load' 'X_buf_37_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 345 [1/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr" [conv_7x7.cpp:52]   --->   Operation 345 'load' 'X_buf_38_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 346 [1/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr" [conv_7x7.cpp:52]   --->   Operation 346 'load' 'X_buf_39_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 347 [1/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr" [conv_7x7.cpp:52]   --->   Operation 347 'load' 'X_buf_40_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 348 [1/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr" [conv_7x7.cpp:52]   --->   Operation 348 'load' 'X_buf_41_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 349 [1/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr" [conv_7x7.cpp:52]   --->   Operation 349 'load' 'X_buf_42_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 350 [1/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr" [conv_7x7.cpp:52]   --->   Operation 350 'load' 'X_buf_43_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 351 [1/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr" [conv_7x7.cpp:52]   --->   Operation 351 'load' 'X_buf_44_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 352 [1/1] (3.20ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_0_load, i16 0, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i6 %select_ln44_9_read"   --->   Operation 352 'mux' 'tmp_1' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (2.18ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load, i16 %W_buf_1_load, i16 %W_buf_2_load, i16 %W_buf_3_load, i16 %W_buf_4_load, i16 %W_buf_5_load, i16 %W_buf_6_load, i3 %select_ln52"   --->   Operation 353 'mux' 'tmp_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (3.19ns)   --->   "%tmp_1_1 = mux i16 @_ssdm_op_Mux.ap_auto.44i16.i6, i16 0, i16 %X_buf_1_load, i16 0, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i16 0, i16 %X_buf_43_load, i6 %select_ln44_2_read"   --->   Operation 354 'mux' 'tmp_1_1' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (2.18ns)   --->   "%tmp_2_1 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_1, i16 %W_buf_1_load_1, i16 %W_buf_2_load_1, i16 %W_buf_3_load_1, i16 %W_buf_4_load_1, i16 %W_buf_5_load_1, i16 %W_buf_6_load_1, i3 %select_ln52"   --->   Operation 355 'mux' 'tmp_2_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (3.20ns)   --->   "%tmp_1_2 = mux i16 @_ssdm_op_Mux.ap_auto.41i16.i6, i16 0, i16 0, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i6 %select_ln44_3_read"   --->   Operation 356 'mux' 'tmp_1_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (2.18ns)   --->   "%tmp_2_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_2, i16 %W_buf_1_load_2, i16 %W_buf_2_load_2, i16 %W_buf_3_load_2, i16 %W_buf_4_load_2, i16 %W_buf_5_load_2, i16 %W_buf_6_load_2, i3 %select_ln52"   --->   Operation 357 'mux' 'tmp_2_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (3.19ns)   --->   "%tmp_1_3 = mux i16 @_ssdm_op_Mux.ap_auto.42i16.i6, i16 0, i16 0, i16 0, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i6 %select_ln44_4_read"   --->   Operation 358 'mux' 'tmp_1_3' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (2.18ns)   --->   "%tmp_2_3 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_3, i16 %W_buf_1_load_3, i16 %W_buf_2_load_3, i16 %W_buf_3_load_3, i16 %W_buf_4_load_3, i16 %W_buf_5_load_3, i16 %W_buf_6_load_3, i3 %select_ln52"   --->   Operation 359 'mux' 'tmp_2_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (3.19ns)   --->   "%tmp_1_4 = mux i16 @_ssdm_op_Mux.ap_auto.43i16.i6, i16 0, i16 0, i16 0, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i6 %select_ln44_5_read"   --->   Operation 360 'mux' 'tmp_1_4' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (2.18ns)   --->   "%tmp_2_4 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_4, i16 %W_buf_1_load_4, i16 %W_buf_2_load_4, i16 %W_buf_3_load_4, i16 %W_buf_4_load_4, i16 %W_buf_5_load_4, i16 %W_buf_6_load_4, i3 %select_ln52"   --->   Operation 361 'mux' 'tmp_2_4' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (3.19ns)   --->   "%tmp_1_5 = mux i16 @_ssdm_op_Mux.ap_auto.44i16.i6, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i16 0, i16 %X_buf_43_load, i6 %select_ln44_6_read"   --->   Operation 362 'mux' 'tmp_1_5' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (2.18ns)   --->   "%tmp_2_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_5, i16 %W_buf_1_load_5, i16 %W_buf_2_load_5, i16 %W_buf_3_load_5, i16 %W_buf_4_load_5, i16 %W_buf_5_load_5, i16 %W_buf_6_load_5, i3 %select_ln52"   --->   Operation 363 'mux' 'tmp_2_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (3.19ns)   --->   "%tmp_1_6 = mux i16 @_ssdm_op_Mux.ap_auto.45i16.i6, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i16 0, i16 %X_buf_44_load, i6 %select_ln44_7_read"   --->   Operation 364 'mux' 'tmp_1_6' <Predicate = true> <Delay = 3.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (2.18ns)   --->   "%tmp_2_6 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load_6, i16 %W_buf_1_load_6, i16 %W_buf_2_load_6, i16 %W_buf_3_load_6, i16 %W_buf_4_load_6, i16 %W_buf_5_load_6, i16 %W_buf_6_load_6, i3 %select_ln52"   --->   Operation 365 'mux' 'tmp_2_6' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty"   --->   Operation 415 'load' 'p_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load"   --->   Operation 416 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 417 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 366 [1/1] (0.00ns)   --->   "%p_load28 = load i16 %empty"   --->   Operation 366 'load' 'p_load28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 367 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 368 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 369 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [conv_7x7.cpp:55]   --->   Operation 370 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %tmp_1"   --->   Operation 371 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %tmp_2"   --->   Operation 372 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 373 'mul' 'mul_ln1393' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %p_load28, i13 0"   --->   Operation 374 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393 = add i29 %shl_ln, i29 %mul_ln1393"   --->   Operation 375 'add' 'add_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i16 %tmp_1_1"   --->   Operation 376 'sext' 'sext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i16 %tmp_2_1"   --->   Operation 377 'sext' 'sext_ln1393_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_1)   --->   "%mul_ln1393_1 = mul i29 %sext_ln1393_3, i29 %sext_ln1393_2"   --->   Operation 378 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393, i32 13, i32 28"   --->   Operation 379 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln884_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_s, i13 0"   --->   Operation 380 'bitconcatenate' 'shl_ln884_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_1 = add i29 %shl_ln884_1, i29 %mul_ln1393_1"   --->   Operation 381 'add' 'add_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i16 %tmp_1_2"   --->   Operation 382 'sext' 'sext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i16 %tmp_2_2"   --->   Operation 383 'sext' 'sext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_2)   --->   "%mul_ln1393_2 = mul i29 %sext_ln1393_5, i29 %sext_ln1393_4"   --->   Operation 384 'mul' 'mul_ln1393_2' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_1, i32 13, i32 28"   --->   Operation 385 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%shl_ln884_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_3, i13 0"   --->   Operation 386 'bitconcatenate' 'shl_ln884_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_2 = add i29 %shl_ln884_2, i29 %mul_ln1393_2"   --->   Operation 387 'add' 'add_ln1393_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1393_6 = sext i16 %tmp_1_3"   --->   Operation 388 'sext' 'sext_ln1393_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1393_7 = sext i16 %tmp_2_3"   --->   Operation 389 'sext' 'sext_ln1393_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_3)   --->   "%mul_ln1393_3 = mul i29 %sext_ln1393_7, i29 %sext_ln1393_6"   --->   Operation 390 'mul' 'mul_ln1393_3' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_2, i32 13, i32 28"   --->   Operation 391 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln884_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_4, i13 0"   --->   Operation 392 'bitconcatenate' 'shl_ln884_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_3 = add i29 %shl_ln884_3, i29 %mul_ln1393_3"   --->   Operation 393 'add' 'add_ln1393_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1393_8 = sext i16 %tmp_1_4"   --->   Operation 394 'sext' 'sext_ln1393_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1393_9 = sext i16 %tmp_2_4"   --->   Operation 395 'sext' 'sext_ln1393_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_4)   --->   "%mul_ln1393_4 = mul i29 %sext_ln1393_9, i29 %sext_ln1393_8"   --->   Operation 396 'mul' 'mul_ln1393_4' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_3, i32 13, i32 28"   --->   Operation 397 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln884_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_5, i13 0"   --->   Operation 398 'bitconcatenate' 'shl_ln884_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_4 = add i29 %shl_ln884_4, i29 %mul_ln1393_4"   --->   Operation 399 'add' 'add_ln1393_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1393_10 = sext i16 %tmp_1_5"   --->   Operation 400 'sext' 'sext_ln1393_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1393_11 = sext i16 %tmp_2_5"   --->   Operation 401 'sext' 'sext_ln1393_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_5)   --->   "%mul_ln1393_5 = mul i29 %sext_ln1393_11, i29 %sext_ln1393_10"   --->   Operation 402 'mul' 'mul_ln1393_5' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_4, i32 13, i32 28"   --->   Operation 403 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln884_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_6, i13 0"   --->   Operation 404 'bitconcatenate' 'shl_ln884_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_5 = add i29 %shl_ln884_5, i29 %mul_ln1393_5"   --->   Operation 405 'add' 'add_ln1393_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1393_12 = sext i16 %tmp_1_6"   --->   Operation 406 'sext' 'sext_ln1393_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1393_13 = sext i16 %tmp_2_6"   --->   Operation 407 'sext' 'sext_ln1393_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (3.36ns) (grouped into DSP with root node add_ln1393_6)   --->   "%mul_ln1393_6 = mul i29 %sext_ln1393_13, i29 %sext_ln1393_12"   --->   Operation 408 'mul' 'mul_ln1393_6' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_5, i32 13, i32 28"   --->   Operation 409 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln884_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_7, i13 0"   --->   Operation 410 'bitconcatenate' 'shl_ln884_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns) (root node of the DSP)   --->   "%add_ln1393_6 = add i29 %shl_ln884_6, i29 %mul_ln1393_6"   --->   Operation 411 'add' 'add_ln1393_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln1393_6, i32 13, i32 28"   --->   Operation 412 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (1.58ns)   --->   "%store_ln55 = store i16 %trunc_ln864_6, i16 %empty" [conv_7x7.cpp:55]   --->   Operation 413 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KERN_J" [conv_7x7.cpp:55]   --->   Operation 414 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.25ns
The critical path consists of the following:
	'alloca' operation ('chan') [65]  (0 ns)
	'load' operation ('chan', conv_7x7.cpp:52) on local variable 'chan' [83]  (0 ns)
	'add' operation ('add_ln52', conv_7x7.cpp:52) [96]  (1.56 ns)
	'add' operation ('add_ln1319_1') [102]  (1.83 ns)
	'sub' operation ('sub_ln1319_2') [104]  (1.87 ns)
	'select' operation ('select_ln52_2', conv_7x7.cpp:52) [108]  (0.993 ns)

 <State 2>: 6.61ns
The critical path consists of the following:
	'mul' operation of DSP[225] ('empty_45', conv_7x7.cpp:52) [107]  (3.36 ns)
	'add' operation of DSP[225] ('empty_47', conv_7x7.cpp:52) [225]  (0 ns)
	'getelementptr' operation ('X_buf_0_addr', conv_7x7.cpp:52) [227]  (0 ns)
	'load' operation ('X_buf_0_load', conv_7x7.cpp:52) on array 'X_buf_0' [272]  (3.25 ns)

 <State 3>: 6.46ns
The critical path consists of the following:
	'load' operation ('X_buf_0_load', conv_7x7.cpp:52) on array 'X_buf_0' [272]  (3.25 ns)
	'mux' operation ('tmp_1') [317]  (3.21 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'mul' operation of DSP[323] ('mul_ln1393') [321]  (3.36 ns)
	'add' operation of DSP[323] ('add_ln1393') [323]  (0 ns)
	'add' operation of DSP[331] ('add_ln1393_1') [331]  (0 ns)
	'add' operation of DSP[339] ('add_ln1393_2') [339]  (0 ns)
	'add' operation of DSP[347] ('add_ln1393_3') [347]  (0 ns)
	'add' operation of DSP[355] ('add_ln1393_4') [355]  (0 ns)
	'add' operation of DSP[363] ('add_ln1393_5') [363]  (0 ns)
	'add' operation of DSP[371] ('add_ln1393_6') [371]  (0 ns)
	'store' operation ('store_ln55', conv_7x7.cpp:55) of variable 'trunc_ln864_6' on local variable 'empty' [377]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
