#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  9 02:36:10 2022
# Process ID: 14441
# Current directory: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1
# Command line: vivado LittleNetAcc_2019_1.xpr
# Log file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/vivado.log
# Journal file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project LittleNetAcc_2019_1.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.instruction1 {A*B+P} CONFIG.instruction2 {A*B+C} CONFIG.instruction3 {P} CONFIG.instruction4 {C} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.d_width {18} CONFIG.a_width {27} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0}] [get_ips DSP_A_mul_B_ACC]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_ACC] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -no_script -sync -force -quiet
reset_run DSP_A_mul_B_ACC_synth_1
launch_runs DSP_A_mul_B_ACC_synth_1 -jobs 2
wait_on_run DSP_A_mul_B_ACC_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Tmp_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/imports/LittleNet_ACC/LittleNetAcc_tb_behav.wcfg
source Tmp_tb.tcl
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
