0.6
2018.3
Dec  7 2018
00:33:28
D:/Pranay/VLSI/practice/practice_solutions/all_gates/all_gates.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/all_gates/all_gates.v,1729746408,verilog,,D:/Pranay/VLSI/practice/practice_solutions/all_gates/all_gatestb.v,,all_gates,,,,,,,,
D:/Pranay/VLSI/practice/practice_solutions/all_gates/all_gatestb.v,1729747495,verilog,,,,all_gatestb,,,,,,,,
