Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 24 01:08:59 2022
| Host         : Ian-s-Zenbook-13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (722)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2056)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (722)
--------------------------
 There are 698 register/latch pins with no clock driven by root clock pin: design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/ram_wr_sel_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_decoder1/ram_wr_sel_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/oc8051_fpga_top_0/inst/oc8051_top_1/oc8051_sfr1/wait_data_reg_inv/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2056)
---------------------------------------------------
 There are 2056 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.013        0.000                      0                    2        0.421        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.013        0.000                      0                    2        0.421        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.642ns (33.613%)  route 1.268ns (66.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.656     2.950    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     3.468 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/Q
                         net (fo=2, routed)           1.268     4.736    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.860 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_i_1/O
                         net (fo=1, routed)           0.000     4.860    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.482    12.661    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
                         clock pessimism              0.289    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.077    12.873    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.799ns (47.069%)  route 0.898ns (52.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.656     2.950    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.478     3.428 f  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/Q
                         net (fo=2, routed)           0.898     4.326    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/load
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.321     4.647 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.647    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter[0]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.482    12.661    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
                         clock pessimism              0.289    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.118    12.914    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.914    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  8.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.247ns (44.706%)  route 0.305ns (55.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.558     0.894    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.148     1.042 f  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/Q
                         net (fo=2, routed)           0.305     1.347    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/load
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.099     1.446 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter[0]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.825     1.191    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
                         clock pessimism             -0.297     0.894    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.025    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.246ns (44.606%)  route 0.305ns (55.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.558     0.894    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.148     1.042 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/Q
                         net (fo=2, routed)           0.305     1.347    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/load
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.098     1.445 r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.445    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.825     1.191    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_100M
    SLICE_X50Y46         FDCE                                         r  design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
                         clock pessimism             -0.297     0.894    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.014    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.431    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/clk_o_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46    design_1_i/oc8051_fpga_top_0/inst/clock_divider1/counter_reg[0]/C



