 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : MyDesign
Version: T-2022.03-SP4
Date   : Wed Nov 13 21:02:01 2024
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4359/ZN (AOI21_X2)                                   0.1784     4.9643 r
  U7292/ZN (XNOR2_X2)                                   0.3896     5.3539 r
  U7299/ZN (NOR2_X4)                                    0.1794     5.5333 f
  dut__tb__sram_result_write_data[27] (out)             0.0000     5.5333 f
  data arrival time                                                5.5333

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5333
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0007


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4359/ZN (AOI21_X2)                                   0.1784     4.9643 r
  U7292/ZN (XNOR2_X2)                                   0.3896     5.3539 r
  U7291/ZN (NOR2_X4)                                    0.1794     5.5333 f
  dut__tb__sram_scratchpad_write_data[27] (out)         0.0000     5.5333 f
  data arrival time                                                5.5333

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5333
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0007


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U2591/ZN (NAND2_X2)                                   0.1376     4.9235 r
  U4643/ZN (NAND2_X2)                                   0.0802     5.0037 f
  U4648/ZN (NAND2_X2)                                   0.0914     5.0950 r
  U4645/ZN (NAND2_X2)                                   0.0607     5.1558 f
  U4308/ZN (NAND3_X2)                                   0.1314     5.2872 r
  U4309/ZN (NAND2_X2)                                   0.1060     5.3932 f
  U6923/ZN (INV_X8)                                     0.1392     5.5324 r
  dut__tb__sram_result_write_data[31] (out)             0.0000     5.5324 r
  data arrival time                                                5.5324

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5324
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0016


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[31]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U2591/ZN (NAND2_X2)                                   0.1376     4.9235 r
  U4643/ZN (NAND2_X2)                                   0.0802     5.0037 f
  U4648/ZN (NAND2_X2)                                   0.0914     5.0950 r
  U4645/ZN (NAND2_X2)                                   0.0607     5.1558 f
  U4308/ZN (NAND3_X2)                                   0.1314     5.2872 r
  U4310/ZN (NAND2_X2)                                   0.1060     5.3932 f
  U7271/ZN (INV_X8)                                     0.1392     5.5324 r
  dut__tb__sram_scratchpad_write_data[31] (out)         0.0000     5.5324 r
  data arrival time                                                5.5324

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5324
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0016


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U1661/ZN (NAND2_X1)                                   0.1253     1.2374 r
  U3560/ZN (NAND2_X2)                                   0.0976     1.3350 f
  U2529/ZN (INV_X4)                                     0.1039     1.4389 r
  U3510/ZN (INV_X8)                                     0.0759     1.5148 f
  U4783/ZN (XNOR2_X2)                                   0.2383     1.7530 f
  U3487/ZN (INV_X2)                                     0.0990     1.8520 r
  U6890/ZN (NAND2_X2)                                   0.0508     1.9029 f
  U4278/ZN (NAND2_X2)                                   0.1347     2.0376 r
  U4277/ZN (XNOR2_X2)                                   0.3028     2.3404 r
  U4050/ZN (XNOR2_X2)                                   0.3183     2.6586 r
  U4276/ZN (XNOR2_X2)                                   0.3126     2.9712 r
  U7113/ZN (XNOR2_X2)                                   0.3213     3.2925 r
  U2021/ZN (INV_X4)                                     0.0529     3.3455 f
  U1904/ZN (NAND2_X1)                                   0.1225     3.4679 r
  U1551/ZN (NAND2_X2)                                   0.0819     3.5498 f
  U2725/ZN (NAND2_X2)                                   0.1227     3.6726 r
  U4273/ZN (XNOR2_X2)                                   0.3076     3.9801 r
  U4848/ZN (XNOR2_X2)                                   0.3188     4.2989 r
  U4683/ZN (XNOR2_X2)                                   0.3235     4.6224 r
  U4084/ZN (NAND2_X2)                                   0.1264     4.7489 f
  U4083/ZN (NAND2_X2)                                   0.1473     4.8961 r
  U4082/ZN (INV_X2)                                     0.0543     4.9504 f
  U2033/ZN (NAND2_X2)                                   0.1251     5.0755 r
  U1874/ZN (AND2_X1)                                    0.1524     5.2278 r
  U1873/ZN (NAND3_X1)                                   0.0856     5.3134 f
  U4806/ZN (INV_X4)                                     0.2179     5.5313 r
  dut__tb__sram_result_write_data[29] (out)             0.0000     5.5313 r
  data arrival time                                                5.5313

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5313
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0027


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[29]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U1661/ZN (NAND2_X1)                                   0.1253     1.2374 r
  U3560/ZN (NAND2_X2)                                   0.0976     1.3350 f
  U2529/ZN (INV_X4)                                     0.1039     1.4389 r
  U3510/ZN (INV_X8)                                     0.0759     1.5148 f
  U4783/ZN (XNOR2_X2)                                   0.2383     1.7530 f
  U3487/ZN (INV_X2)                                     0.0990     1.8520 r
  U6890/ZN (NAND2_X2)                                   0.0508     1.9029 f
  U4278/ZN (NAND2_X2)                                   0.1347     2.0376 r
  U4277/ZN (XNOR2_X2)                                   0.3028     2.3404 r
  U4050/ZN (XNOR2_X2)                                   0.3183     2.6586 r
  U4276/ZN (XNOR2_X2)                                   0.3126     2.9712 r
  U7113/ZN (XNOR2_X2)                                   0.3213     3.2925 r
  U2021/ZN (INV_X4)                                     0.0529     3.3455 f
  U1904/ZN (NAND2_X1)                                   0.1225     3.4679 r
  U1551/ZN (NAND2_X2)                                   0.0819     3.5498 f
  U2725/ZN (NAND2_X2)                                   0.1227     3.6726 r
  U4273/ZN (XNOR2_X2)                                   0.3076     3.9801 r
  U4848/ZN (XNOR2_X2)                                   0.3188     4.2989 r
  U4683/ZN (XNOR2_X2)                                   0.3235     4.6224 r
  U4084/ZN (NAND2_X2)                                   0.1264     4.7489 f
  U4083/ZN (NAND2_X2)                                   0.1473     4.8961 r
  U4082/ZN (INV_X2)                                     0.0543     4.9504 f
  U2033/ZN (NAND2_X2)                                   0.1251     5.0755 r
  U1872/ZN (AND2_X1)                                    0.1524     5.2278 r
  U1871/ZN (NAND3_X1)                                   0.0856     5.3134 f
  U4805/ZN (INV_X4)                                     0.2179     5.5313 r
  dut__tb__sram_scratchpad_write_data[29] (out)         0.0000     5.5313 r
  data arrival time                                                5.5313

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5313
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0027


  Startpoint: tb__dut__sram_input_read_data[23]
              (input port clocked by clk)
  Endpoint: result_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_input_read_data[23] (in)                0.1085     0.7665 r
  U3633/Z (CLKBUF_X3)                                   0.2897     1.0561 r
  U6022/ZN (XNOR2_X1)                                   0.5240     1.5801 r
  U6023/ZN (NAND2_X1)                                   0.2458     1.8260 f
  U5895/ZN (OAI22_X1)                                   0.3987     2.2247 r
  U8423/S (HA_X1)                                       0.6831     2.9078 r
  U8421/S (FA_X1)                                       0.7916     3.6994 f
  U8424/S (FA_X1)                                       0.7472     4.4466 r
  U7365/ZN (NOR2_X1)                                    0.0769     4.5235 f
  U5155/ZN (OAI21_X1)                                   0.3140     4.8375 r
  U1864/ZN (NAND2_X1)                                   0.1125     4.9500 f
  U1863/ZN (INV_X2)                                     0.0890     5.0390 r
  U2372/ZN (NOR2_X2)                                    0.0502     5.0892 f
  U1755/ZN (OAI21_X1)                                   0.2434     5.3326 r
  U3035/ZN (XNOR2_X1)                                   0.3301     5.6627 r
  U2973/ZN (NAND2_X1)                                   0.0913     5.7540 f
  U2925/ZN (NAND2_X1)                                   0.1313     5.8853 r
  result_offset_reg_13_/D (DFF_X2)                      0.0000     5.8853 r
  data arrival time                                                5.8853

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  result_offset_reg_13_/CK (DFF_X2)                     0.0000     6.1000 r
  library setup time                                   -0.2042     5.8958
  data required time                                               5.8958
  --------------------------------------------------------------------------
  data required time                                               5.8958
  data arrival time                                               -5.8853
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0105


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U1987/Z (BUF_X4)                                      0.1860     4.9719 f
  U1986/ZN (INV_X4)                                     0.0607     5.0326 r
  U1767/ZN (NAND2_X1)                                   0.0546     5.0872 f
  U5015/ZN (NAND2_X2)                                   0.1496     5.2367 r
  U6926/ZN (NAND2_X2)                                   0.0782     5.3149 f
  U1457/ZN (INV_X4)                                     0.2082     5.5231 r
  dut__tb__sram_result_write_data[25] (out)             0.0000     5.5231 r
  data arrival time                                                5.5231

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5231
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0109


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U1987/Z (BUF_X4)                                      0.1860     4.9719 f
  U1986/ZN (INV_X4)                                     0.0607     5.0326 r
  U1767/ZN (NAND2_X1)                                   0.0546     5.0872 f
  U5015/ZN (NAND2_X2)                                   0.1496     5.2367 r
  U7124/ZN (NAND2_X2)                                   0.0782     5.3149 f
  U1802/ZN (INV_X4)                                     0.2063     5.5213 r
  dut__tb__sram_scratchpad_write_data[25] (out)         0.0000     5.5213 r
  data arrival time                                                5.5213

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5213
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0127


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U2591/ZN (NAND2_X2)                                   0.1376     4.9235 r
  U4660/ZN (NAND3_X2)                                   0.0938     5.0173 f
  U7219/ZN (NAND2_X2)                                   0.0966     5.1139 r
  U7214/ZN (NAND2_X2)                                   0.0591     5.1731 f
  U2586/ZN (NAND2_X2)                                   0.1175     5.2906 r
  U2173/ZN (NAND2_X2)                                   0.0956     5.3862 f
  U7062/ZN (INV_X8)                                     0.1345     5.5206 r
  dut__tb__sram_result_write_data[30] (out)             0.0000     5.5206 r
  data arrival time                                                5.5206

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5206
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0134


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[30]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U2591/ZN (NAND2_X2)                                   0.1376     4.9235 r
  U4660/ZN (NAND3_X2)                                   0.0938     5.0173 f
  U7219/ZN (NAND2_X2)                                   0.0966     5.1139 r
  U7214/ZN (NAND2_X2)                                   0.0591     5.1731 f
  U2586/ZN (NAND2_X2)                                   0.1175     5.2906 r
  U6859/ZN (NAND2_X2)                                   0.0956     5.3862 f
  U7261/ZN (INV_X8)                                     0.1345     5.5206 r
  dut__tb__sram_scratchpad_write_data[30] (out)         0.0000     5.5206 r
  data arrival time                                                5.5206

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5206
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0134


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4358/ZN (NAND2_X1)                                   0.2033     4.9892 r
  U2588/ZN (OR2_X2)                                     0.1895     5.1787 r
  U1809/ZN (AND4_X4)                                    0.3366     5.5153 r
  dut__tb__sram_result_write_data[28] (out)             0.0000     5.5153 r
  data arrival time                                                5.5153

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5153
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0187


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4358/ZN (NAND2_X1)                                   0.2033     4.9892 r
  U2588/ZN (OR2_X2)                                     0.1895     5.1787 r
  U1810/ZN (AND4_X4)                                    0.3366     5.5153 r
  dut__tb__sram_scratchpad_write_data[28] (out)         0.0000     5.5153 r
  data arrival time                                                5.5153

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5153
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0187


  Startpoint: tb__dut__sram_weight_read_data[23]
              (input port clocked by clk)
  Endpoint: weight_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_weight_read_data[23] (in)               0.0460     0.7040 r
  U3628/Z (CLKBUF_X3)                                   0.2697     0.9737 r
  U5095/ZN (XNOR2_X1)                                   0.5265     1.5002 r
  U5096/ZN (NAND2_X1)                                   0.2458     1.7461 f
  U5925/ZN (OAI22_X1)                                   0.3892     2.1353 r
  U8542/CO (FA_X1)                                      0.4909     2.6262 r
  U8544/Z (XOR2_X2)                                     0.4015     3.0277 r
  U8545/Z (XOR2_X2)                                     0.3913     3.4190 r
  U8547/Z (XOR2_X2)                                     0.4170     3.8360 r
  U8548/Z (XOR2_X2)                                     0.3913     4.2273 r
  U8550/Z (XOR2_X2)                                     0.4168     4.6441 r
  U8551/Z (XOR2_X2)                                     0.3683     5.0124 r
  U2483/ZN (OR2_X1)                                     0.2193     5.2317 r
  U8552/ZN (NAND2_X2)                                   0.0612     5.2929 f
  U5725/ZN (XNOR2_X1)                                   0.2678     5.5607 f
  U3091/ZN (NAND2_X1)                                   0.1231     5.6837 r
  U5723/ZN (NAND2_X1)                                   0.0835     5.7673 f
  weight_offset_reg_13_/D (DFF_X1)                      0.0000     5.7673 f
  data arrival time                                                5.7673

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  weight_offset_reg_13_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.3139     5.7861
  data required time                                               5.7861
  --------------------------------------------------------------------------
  data required time                                               5.7861
  data arrival time                                               -5.7673
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0188


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U4195/ZN (NAND3_X2)                                   0.1024     4.4982 r
  U7273/ZN (NAND3_X2)                                   0.1031     4.6013 f
  U7289/ZN (NAND2_X1)                                   0.1539     4.7551 r
  U1786/ZN (NAND3_X1)                                   0.1241     4.8792 f
  U7290/ZN (XNOR2_X2)                                   0.2803     5.1595 f
  U7495/ZN (NOR2_X4)                                    0.3557     5.5151 r
  dut__tb__sram_result_write_data[24] (out)             0.0000     5.5151 r
  data arrival time                                                5.5151

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5151
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0189


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U4195/ZN (NAND3_X2)                                   0.1024     4.4982 r
  U7273/ZN (NAND3_X2)                                   0.1031     4.6013 f
  U7289/ZN (NAND2_X1)                                   0.1539     4.7551 r
  U1786/ZN (NAND3_X1)                                   0.1241     4.8792 f
  U7290/ZN (XNOR2_X2)                                   0.2803     5.1595 f
  U8744/ZN (NOR2_X4)                                    0.3557     5.5151 r
  dut__tb__sram_scratchpad_write_data[24] (out)         0.0000     5.5151 r
  data arrival time                                                5.5151

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5151
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0189


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U1987/Z (BUF_X4)                                      0.1860     4.9719 f
  U1986/ZN (INV_X4)                                     0.0607     5.0326 r
  U7309/ZN (NAND3_X2)                                   0.0504     5.0830 f
  U7307/ZN (NAND3_X2)                                   0.1093     5.1923 r
  U6709/ZN (AND2_X4)                                    0.3221     5.5144 r
  dut__tb__sram_result_write_data[26] (out)             0.0000     5.5144 r
  data arrival time                                                5.5144

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5144
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0196


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U1987/Z (BUF_X4)                                      0.1860     4.9719 f
  U1986/ZN (INV_X4)                                     0.0607     5.0326 r
  U7309/ZN (NAND3_X2)                                   0.0504     5.0830 f
  U7307/ZN (NAND3_X2)                                   0.1093     5.1923 r
  U6713/ZN (AND2_X4)                                    0.3221     5.5144 r
  dut__tb__sram_scratchpad_write_data[26] (out)         0.0000     5.5144 r
  data arrival time                                                5.5144

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5144
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0196


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U1998/ZN (OAI21_X1)                                   0.2760     4.9255 r
  U7266/ZN (XNOR2_X2)                                   0.4079     5.3335 r
  U7265/ZN (NOR2_X4)                                    0.1808     5.5143 f
  dut__tb__sram_result_write_data[23] (out)             0.0000     5.5143 f
  data arrival time                                                5.5143

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5143
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0197


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U1998/ZN (OAI21_X1)                                   0.2760     4.9255 r
  U7266/ZN (XNOR2_X2)                                   0.4079     5.3335 r
  U7272/ZN (NOR2_X4)                                    0.1808     5.5143 f
  dut__tb__sram_scratchpad_write_data[23] (out)         0.0000     5.5143 f
  data arrival time                                                5.5143

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.5143
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0197


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U7508/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7509/ZN (XNOR2_X2)                                   0.1282     4.8852 f
  U7510/ZN (NOR2_X2)                                    0.6120     5.4972 r
  dut__tb__sram_result_write_data[19] (out)             0.0000     5.4972 r
  data arrival time                                                5.4972

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4972
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0368


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U7508/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7509/ZN (XNOR2_X2)                                   0.1282     4.8852 f
  U1458/ZN (NOR2_X2)                                    0.6120     5.4972 r
  dut__tb__sram_scratchpad_write_data[19] (out)         0.0000     5.4972 r
  data arrival time                                                5.4972

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4972
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0368


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U4196/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7511/ZN (XNOR2_X2)                                   0.1282     4.8852 f
  U7512/ZN (NOR2_X2)                                    0.6120     5.4972 r
  dut__tb__sram_result_write_data[20] (out)             0.0000     5.4972 r
  data arrival time                                                5.4972

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4972
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0368


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U4196/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7511/ZN (XNOR2_X2)                                   0.1282     4.8852 f
  U1459/ZN (NOR2_X2)                                    0.6120     5.4972 r
  dut__tb__sram_scratchpad_write_data[20] (out)         0.0000     5.4972 r
  data arrival time                                                5.4972

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4972
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0368


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_Total_C_count_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/Q (DFF_X2)                       0.6352     0.6352 f
  U3610/ZN (INV_X2)                                     0.0877     0.7230 r
  U3607/ZN (NAND2_X2)                                   0.0689     0.7918 f
  U1760/ZN (NOR2_X2)                                    0.3164     1.1082 r
  U3597/ZN (INV_X4)                                     0.1398     1.2480 f
  U5172/ZN (OAI21_X1)                                   0.2936     1.5415 r
  U3555/ZN (INV_X2)                                     0.1018     1.6434 f
  U5034/ZN (NOR2_X1)                                    0.3443     1.9877 r
  U5484/ZN (INV_X1)                                     0.1406     2.1282 f
  U8223/S (FA_X1)                                       0.6767     2.8050 f
  U8222/CO (FA_X1)                                      0.5160     3.3210 f
  U8431/S (FA_X1)                                       0.7144     4.0354 f
  U8432/CO (FA_X1)                                      0.5985     4.6339 f
  U8571/CO (FA_X1)                                      0.4850     5.1189 f
  U3011/ZN (XNOR2_X1)                                   0.2655     5.3844 f
  U2947/ZN (NAND2_X1)                                   0.1266     5.5110 r
  U2920/ZN (NAND2_X1)                                   0.0802     5.5913 f
  HW6_inst_Total_C_count_reg_7_/D (DFFS_X2)             0.0000     5.5913 f
  data arrival time                                                5.5913

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_Total_C_count_reg_7_/CK (DFFS_X2)            0.0000     6.1000 r
  library setup time                                   -0.4710     5.6290
  data required time                                               5.6290
  --------------------------------------------------------------------------
  data required time                                               5.6290
  data arrival time                                               -5.5913
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0378


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: updated_result_offset_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/Q (DFF_X2)                       0.6352     0.6352 f
  U2018/ZN (NOR2_X1)                                    0.3656     1.0009 r
  U3605/ZN (INV_X2)                                     0.0728     1.0736 f
  U4934/ZN (NAND2_X2)                                   0.4408     1.5144 r
  U4933/ZN (NOR2_X2)                                    0.1059     1.6203 f
  U3586/ZN (NAND2_X1)                                   0.1523     1.7726 r
  U4932/ZN (NAND2_X2)                                   0.1336     1.9062 f
  U6060/ZN (NAND2_X1)                                   0.1723     2.0784 r
  U6059/ZN (NAND2_X1)                                   0.0843     2.1627 f
  U6149/ZN (NOR2_X1)                                    0.2214     2.3841 r
  U5152/ZN (OAI21_X1)                                   0.1323     2.5164 f
  U7374/ZN (AOI21_X1)                                   0.1934     2.7099 r
  U5617/ZN (OAI21_X1)                                   0.2018     2.9117 f
  U3231/ZN (AOI21_X2)                                   0.2219     3.1336 r
  U3187/ZN (OAI21_X2)                                   0.1315     3.2650 f
  U3112/ZN (AOI21_X2)                                   0.2003     3.4653 r
  U1758/ZN (OAI21_X1)                                   0.1588     3.6241 f
  U8261/CO (FA_X1)                                      0.5041     4.1282 f
  U8438/CO (FA_X1)                                      0.5172     4.6455 f
  U8530/CO (FA_X1)                                      0.5010     5.1464 f
  U2071/ZN (AND2_X2)                                    0.2067     5.3532 f
  U5722/ZN (XNOR2_X1)                                   0.2322     5.5854 f
  U5719/ZN (OAI21_X1)                                   0.2315     5.8168 r
  updated_result_offset_reg_15_/D (DFF_X1)              0.0000     5.8168 r
  data arrival time                                                5.8168

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  updated_result_offset_reg_15_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.2409     5.8591
  data required time                                               5.8591
  --------------------------------------------------------------------------
  data required time                                               5.8591
  data arrival time                                               -5.8168
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0422


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U2175/Z (XOR2_X2)                                     0.3009     4.8806 f
  U8598/ZN (NOR2_X2)                                    0.6104     5.4910 r
  dut__tb__sram_result_write_data[18] (out)             0.0000     5.4910 r
  data arrival time                                                5.4910

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4910
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0430


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U2175/Z (XOR2_X2)                                     0.3009     4.8806 f
  U8597/ZN (NOR2_X2)                                    0.6104     5.4910 r
  dut__tb__sram_scratchpad_write_data[18] (out)         0.0000     5.4910 r
  data arrival time                                                5.4910

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4910
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0430


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U1584/ZN (INV_X1)                                     0.1873     4.4241 r
  U8588/ZN (OAI21_X2)                                   0.1084     4.5325 f
  U7323/Z (XOR2_X2)                                     0.3126     4.8452 f
  U8593/ZN (NOR2_X2)                                    0.6104     5.4555 r
  dut__tb__sram_result_write_data[17] (out)             0.0000     5.4555 r
  data arrival time                                                5.4555

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4555
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0785


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U1584/ZN (INV_X1)                                     0.1873     4.4241 r
  U8588/ZN (OAI21_X2)                                   0.1084     4.5325 f
  U7323/Z (XOR2_X2)                                     0.3126     4.8452 f
  U8594/ZN (NOR2_X2)                                    0.6104     5.4555 r
  dut__tb__sram_scratchpad_write_data[17] (out)         0.0000     5.4555 r
  data arrival time                                                5.4555

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4555
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0785


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U7082/ZN (OAI21_X2)                                   0.2053     4.8548 r
  U7259/ZN (XNOR2_X2)                                   0.3868     5.2415 r
  U7258/ZN (NOR2_X4)                                    0.1808     5.4223 f
  dut__tb__sram_result_write_data[22] (out)             0.0000     5.4223 f
  data arrival time                                                5.4223

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4223
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1117


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U7082/ZN (OAI21_X2)                                   0.2053     4.8548 r
  U7259/ZN (XNOR2_X2)                                   0.3868     5.2415 r
  U7267/ZN (NOR2_X4)                                    0.1808     5.4223 f
  dut__tb__sram_scratchpad_write_data[22] (out)         0.0000     5.4223 f
  data arrival time                                                5.4223

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.4223
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1117


  Startpoint: tb__dut__sram_input_read_data[23]
              (input port clocked by clk)
  Endpoint: result_offset_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_input_read_data[23] (in)                0.1085     0.7665 r
  U3633/Z (CLKBUF_X3)                                   0.2897     1.0561 r
  U6022/ZN (XNOR2_X1)                                   0.5240     1.5801 r
  U6023/ZN (NAND2_X1)                                   0.2458     1.8260 f
  U5895/ZN (OAI22_X1)                                   0.3987     2.2247 r
  U8423/S (HA_X1)                                       0.6831     2.9078 r
  U8421/S (FA_X1)                                       0.7916     3.6994 f
  U8424/S (FA_X1)                                       0.7472     4.4466 r
  U7365/ZN (NOR2_X1)                                    0.0769     4.5235 f
  U5155/ZN (OAI21_X1)                                   0.3140     4.8375 r
  U1864/ZN (NAND2_X1)                                   0.1125     4.9500 f
  U1863/ZN (INV_X2)                                     0.0890     5.0390 r
  U2372/ZN (NOR2_X2)                                    0.0502     5.0892 f
  U8529/Z (XOR2_X2)                                     0.3768     5.4660 f
  U3034/ZN (NAND2_X1)                                   0.1142     5.5802 r
  U2974/ZN (NAND2_X1)                                   0.0835     5.6637 f
  result_offset_reg_12_/D (DFF_X1)                      0.0000     5.6637 f
  data arrival time                                                5.6637

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  result_offset_reg_12_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.3139     5.7861
  data required time                                               5.7861
  --------------------------------------------------------------------------
  data required time                                               5.7861
  data arrival time                                               -5.6637
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1224


  Startpoint: HW6_inst_transpose_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_row_counter_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_0_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_0_/Q (DFF_X1)      0.4541     0.4541 r
  U5595/ZN (NAND2_X1)                                   0.1414     0.5955 f
  U5882/ZN (AOI22_X1)                                   0.5126     1.1082 r
  U5363/ZN (AOI222_X1)                                  0.2692     1.3773 f
  U5361/ZN (AOI222_X1)                                  0.9676     2.3449 r
  U5360/ZN (OAI21_X1)                                   0.2532     2.5981 f
  U2491/ZN (AOI21_X2)                                   0.1816     2.7797 r
  U3432/ZN (AOI21_X2)                                   0.1269     2.9066 f
  U5497/ZN (AOI222_X1)                                  0.7625     3.6691 r
  U5496/ZN (AOI222_X1)                                  0.3505     4.0196 f
  U1788/ZN (NAND2_X1)                                   0.5071     4.5267 r
  U5593/ZN (OAI21_X1)                                   0.2033     4.7300 f
  U2362/ZN (OR2_X1)                                     0.3276     5.0576 f
  U2082/Z (MUX2_X2)                                     0.5773     5.6349 f
  HW6_inst_transpose_row_counter_reg_4_/D (DFF_X1)      0.0000     5.6349 f
  data arrival time                                                5.6349

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_row_counter_reg_4_/CK (DFF_X1)     0.0000     6.1000 r
  library setup time                                   -0.3341     5.7659
  data required time                                               5.7659
  --------------------------------------------------------------------------
  data required time                                               5.7659
  data arrival time                                               -5.6349
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1310


  Startpoint: matrix_A_cols_B_rows_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_B_num_of_vals_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  matrix_A_cols_B_rows_reg_3_/CK (DFF_X2)               0.0000     0.0000 r
  matrix_A_cols_B_rows_reg_3_/Q (DFF_X2)                0.6993     0.6993 f
  U5134/ZN (XNOR2_X1)                                   0.5865     1.2858 r
  U5135/ZN (NAND2_X1)                                   0.2935     1.5793 f
  U5449/ZN (OAI22_X1)                                   0.2819     1.8613 r
  U5447/Z (XOR2_X1)                                     0.5297     2.3910 r
  U6156/Z (XOR2_X1)                                     0.5145     2.9055 r
  U4993/Z (XOR2_X2)                                     0.4249     3.3304 r
  U6253/Z (XOR2_X1)                                     0.4466     3.7770 r
  U3548/Z (XOR2_X1)                                     0.4784     4.2553 r
  U6252/Z (XOR2_X1)                                     0.4733     4.7286 r
  U3495/ZN (XNOR2_X1)                                   0.3709     5.0995 r
  U3239/ZN (XNOR2_X1)                                   0.3557     5.4552 r
  U3217/ZN (NAND2_X1)                                   0.0925     5.5477 f
  U2981/ZN (NAND3_X1)                                   0.1939     5.7417 r
  HW6_inst_B_num_of_vals_reg_11_/D (DFF_X1)             0.0000     5.7417 r
  data arrival time                                                5.7417

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_B_num_of_vals_reg_11_/CK (DFF_X1)            0.0000     6.1000 r
  library setup time                                   -0.2236     5.8764
  data required time                                               5.8764
  --------------------------------------------------------------------------
  data required time                                               5.8764
  data arrival time                                               -5.7417
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1347


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U4211/ZN (NAND3_X2)                                   0.1096     1.8921 f
  U2023/ZN (NAND2_X4)                                   0.1477     2.0399 r
  U4491/ZN (XNOR2_X2)                                   0.2975     2.3374 r
  U6971/ZN (XNOR2_X2)                                   0.3308     2.6682 r
  U3897/ZN (NAND2_X2)                                   0.0800     2.7482 f
  U3896/ZN (NAND2_X2)                                   0.1228     2.8710 r
  U3893/ZN (XNOR2_X2)                                   0.2863     3.1572 r
  U3892/ZN (XNOR2_X2)                                   0.3111     3.4683 r
  U1993/ZN (INV_X1)                                     0.0757     3.5440 f
  U1480/ZN (NAND2_X2)                                   0.1257     3.6698 r
  U4919/ZN (NAND3_X2)                                   0.1027     3.7724 f
  U3788/ZN (NAND3_X2)                                   0.1985     3.9709 r
  U1470/Z (BUF_X1)                                      0.2006     4.1714 r
  U4849/ZN (NAND2_X1)                                   0.0845     4.2559 f
  U2189/ZN (NAND2_X2)                                   0.1315     4.3874 r
  U2038/ZN (AOI21_X2)                                   0.0970     4.4845 f
  U2181/ZN (XNOR2_X2)                                   0.2979     4.7823 f
  U8596/ZN (NOR2_X2)                                    0.6131     5.3954 r
  dut__tb__sram_result_write_data[15] (out)             0.0000     5.3954 r
  data arrival time                                                5.3954

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.3954
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1386


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U4211/ZN (NAND3_X2)                                   0.1096     1.8921 f
  U2023/ZN (NAND2_X4)                                   0.1477     2.0399 r
  U4491/ZN (XNOR2_X2)                                   0.2975     2.3374 r
  U6971/ZN (XNOR2_X2)                                   0.3308     2.6682 r
  U3897/ZN (NAND2_X2)                                   0.0800     2.7482 f
  U3896/ZN (NAND2_X2)                                   0.1228     2.8710 r
  U3893/ZN (XNOR2_X2)                                   0.2863     3.1572 r
  U3892/ZN (XNOR2_X2)                                   0.3111     3.4683 r
  U1993/ZN (INV_X1)                                     0.0757     3.5440 f
  U1480/ZN (NAND2_X2)                                   0.1257     3.6698 r
  U4919/ZN (NAND3_X2)                                   0.1027     3.7724 f
  U3788/ZN (NAND3_X2)                                   0.1985     3.9709 r
  U1470/Z (BUF_X1)                                      0.2006     4.1714 r
  U4849/ZN (NAND2_X1)                                   0.0845     4.2559 f
  U2189/ZN (NAND2_X2)                                   0.1315     4.3874 r
  U2038/ZN (AOI21_X2)                                   0.0970     4.4845 f
  U2181/ZN (XNOR2_X2)                                   0.2979     4.7823 f
  U8595/ZN (NOR2_X2)                                    0.6131     5.3954 r
  dut__tb__sram_scratchpad_write_data[15] (out)         0.0000     5.3954 r
  data arrival time                                                5.3954

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.3954
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1386


  Startpoint: tb__dut__sram_input_read_data[17]
              (input port clocked by clk)
  Endpoint: score_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 f
  tb__dut__sram_input_read_data[17] (in)                0.0842     0.7422 f
  U7595/Z (BUF_X4)                                      0.2580     1.0002 f
  U1795/ZN (INV_X1)                                     0.3972     1.3974 r
  U7344/ZN (NOR2_X1)                                    0.1937     1.5911 f
  U7889/S (FA_X1)                                       0.9084     2.4995 r
  U7891/S (FA_X1)                                       0.6701     3.1696 f
  U5573/ZN (NAND2_X1)                                   0.1539     3.3235 r
  U5685/ZN (INV_X1)                                     0.0583     3.3819 f
  U5684/ZN (AOI21_X1)                                   0.4456     3.8274 r
  U5682/ZN (OAI21_X1)                                   0.1747     4.0022 f
  U5678/ZN (AOI21_X1)                                   0.3717     4.3738 r
  U5677/ZN (OAI21_X1)                                   0.1877     4.5615 f
  U8372/CO (FA_X1)                                      0.4866     5.0482 f
  U6608/Z (XOR2_X1)                                     0.3827     5.4309 f
  U6607/ZN (NAND2_X1)                                   0.1268     5.5577 r
  U6606/ZN (NAND2_X1)                                   0.0835     5.6413 f
  score_offset_reg_13_/D (DFF_X1)                       0.0000     5.6413 f
  data arrival time                                                5.6413

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  score_offset_reg_13_/CK (DFF_X1)                      0.0000     6.1000 r
  library setup time                                   -0.3139     5.7861
  data required time                                               5.7861
  --------------------------------------------------------------------------
  data required time                                               5.7861
  data arrival time                                               -5.6413
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1448


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4359/ZN (AOI21_X2)                                   0.1784     4.9643 r
  U7292/ZN (XNOR2_X2)                                   0.3896     5.3539 r
  U1460/Z (BUF_X4)                                      0.1845     5.5384 r
  U8738/ZN (OAI22_X1)                                   0.0815     5.6199 f
  HW6_inst_accum_result_reg_27_/D (DFF_X1)              0.0000     5.6199 f
  data arrival time                                                5.6199

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_27_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3338     5.7662
  data required time                                               5.7662
  --------------------------------------------------------------------------
  data required time                                               5.7662
  data arrival time                                               -5.6199
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1463


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: updated_result_offset_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/Q (DFF_X2)                       0.6352     0.6352 f
  U2018/ZN (NOR2_X1)                                    0.3656     1.0009 r
  U3605/ZN (INV_X2)                                     0.0728     1.0736 f
  U4934/ZN (NAND2_X2)                                   0.4408     1.5144 r
  U4933/ZN (NOR2_X2)                                    0.1059     1.6203 f
  U3586/ZN (NAND2_X1)                                   0.1523     1.7726 r
  U4932/ZN (NAND2_X2)                                   0.1336     1.9062 f
  U6060/ZN (NAND2_X1)                                   0.1723     2.0784 r
  U6059/ZN (NAND2_X1)                                   0.0843     2.1627 f
  U6149/ZN (NOR2_X1)                                    0.2214     2.3841 r
  U5152/ZN (OAI21_X1)                                   0.1323     2.5164 f
  U7374/ZN (AOI21_X1)                                   0.1934     2.7099 r
  U5617/ZN (OAI21_X1)                                   0.2018     2.9117 f
  U3231/ZN (AOI21_X2)                                   0.2219     3.1336 r
  U3187/ZN (OAI21_X2)                                   0.1315     3.2650 f
  U3112/ZN (AOI21_X2)                                   0.2003     3.4653 r
  U1758/ZN (OAI21_X1)                                   0.1588     3.6241 f
  U8261/CO (FA_X1)                                      0.5041     4.1282 f
  U8438/CO (FA_X1)                                      0.5172     4.6455 f
  U8530/CO (FA_X1)                                      0.5010     5.1464 f
  U2870/ZN (XNOR2_X1)                                   0.2716     5.4180 f
  U5718/ZN (NAND2_X1)                                   0.1258     5.5438 r
  U5716/ZN (NAND2_X1)                                   0.0832     5.6270 f
  updated_result_offset_reg_14_/D (DFF_X1)              0.0000     5.6270 f
  data arrival time                                                5.6270

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  updated_result_offset_reg_14_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3138     5.7862
  data required time                                               5.7862
  --------------------------------------------------------------------------
  data required time                                               5.7862
  data arrival time                                               -5.6270
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1593


  Startpoint: tb__dut__sram_input_read_data[23]
              (input port clocked by clk)
  Endpoint: result_offset_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_input_read_data[23] (in)                0.1085     0.7665 r
  U3633/Z (CLKBUF_X3)                                   0.2897     1.0561 r
  U6022/ZN (XNOR2_X1)                                   0.5240     1.5801 r
  U6023/ZN (NAND2_X1)                                   0.2458     1.8260 f
  U5895/ZN (OAI22_X1)                                   0.3987     2.2247 r
  U8423/S (HA_X1)                                       0.6831     2.9078 r
  U8421/S (FA_X1)                                       0.7916     3.6994 f
  U8424/S (FA_X1)                                       0.7472     4.4466 r
  U7365/ZN (NOR2_X1)                                    0.0769     4.5235 f
  U5155/ZN (OAI21_X1)                                   0.3140     4.8375 r
  U2110/ZN (INV_X2)                                     0.0770     4.9145 f
  U5655/ZN (OAI21_X1)                                   0.2418     5.1563 r
  U6582/ZN (XNOR2_X1)                                   0.3301     5.4863 r
  U6581/ZN (NAND2_X1)                                   0.0913     5.5777 f
  U6580/ZN (NAND2_X1)                                   0.1312     5.7089 r
  result_offset_reg_11_/D (DFF_X1)                      0.0000     5.7089 r
  data arrival time                                                5.7089

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  result_offset_reg_11_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.7089
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1870


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U7275/ZN (NAND2_X2)                                   0.0759     4.6609 f
  U2592/ZN (NAND2_X2)                                   0.1411     4.8021 r
  U2591/ZN (NAND2_X2)                                   0.0990     4.9010 f
  U4660/ZN (NAND3_X2)                                   0.1315     5.0325 r
  U7219/ZN (NAND2_X2)                                   0.0728     5.1053 f
  U7214/ZN (NAND2_X2)                                   0.0904     5.1957 r
  U2586/ZN (NAND2_X2)                                   0.0738     5.2695 f
  U1461/Z (BUF_X1)                                      0.1461     5.4156 f
  U6860/ZN (NAND2_X1)                                   0.0962     5.5119 r
  U8741/ZN (NAND2_X1)                                   0.0832     5.5951 f
  HW6_inst_accum_result_reg_30_/D (DFF_X2)              0.0000     5.5951 f
  data arrival time                                                5.5951

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_30_/CK (DFF_X2)             0.0000     6.1000 r
  library setup time                                   -0.3056     5.7944
  data required time                                               5.7944
  --------------------------------------------------------------------------
  data required time                                               5.7944
  data arrival time                                               -5.5951
  --------------------------------------------------------------------------
  slack (MET)                                                      0.1993


  Startpoint: HW6_inst_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_scratchpad_write_addr_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_row_counter_reg_0_/CK (DFF_X2)               0.0000     0.0000 r
  HW6_inst_row_counter_reg_0_/Q (DFF_X2)                0.6209     0.6209 f
  U3612/ZN (NAND2_X2)                                   0.1438     0.7647 r
  U1759/ZN (AOI222_X1)                                  0.1912     0.9559 f
  intadd_2_U7/CO (FA_X1)                                0.5439     1.4998 f
  intadd_2_U6/CO (FA_X1)                                0.5172     2.0170 f
  intadd_2_U5/CO (FA_X1)                                0.5172     2.5343 f
  intadd_2_U4/CO (FA_X1)                                0.5172     3.0515 f
  intadd_2_U3/CO (FA_X1)                                0.5172     3.5688 f
  intadd_2_U2/CO (FA_X1)                                0.4861     4.0549 f
  U1776/ZN (NAND2_X1)                                   0.2407     4.2956 r
  U3468/ZN (NOR2_X2)                                    0.1043     4.4000 f
  U3434/ZN (NAND2_X2)                                   0.1471     4.5471 r
  U3378/ZN (NOR2_X2)                                    0.0815     4.6286 f
  U2436/ZN (NAND2_X2)                                   0.1415     4.7701 r
  U2413/ZN (NOR2_X2)                                    0.0815     4.8516 f
  U4994/ZN (NAND2_X2)                                   0.1346     4.9863 r
  U6465/Z (XOR2_X1)                                     0.3692     5.3555 r
  U1800/ZN (OAI22_X1)                                   0.1855     5.5410 f
  HW6_inst_scratchpad_write_addr_reg_15_/D (DFF_X1)     0.0000     5.5410 f
  data arrival time                                                5.5410

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_scratchpad_write_addr_reg_15_/CK (DFF_X1)    0.0000     6.1000 r
  library setup time                                   -0.3367     5.7633
  data required time                                               5.7633
  --------------------------------------------------------------------------
  data required time                                               5.7633
  data arrival time                                               -5.5410
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2223


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U6710/ZN (XNOR2_X2)                                   0.3090     4.9585 f
  U7541/ZN (NOR2_X4)                                    0.3501     5.3086 r
  dut__tb__sram_result_write_data[21] (out)             0.0000     5.3086 r
  data arrival time                                                5.3086

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.3086
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2254


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U6710/ZN (XNOR2_X2)                                   0.3090     4.9585 f
  U7539/ZN (NOR2_X4)                                    0.3501     5.3086 r
  dut__tb__sram_scratchpad_write_data[21] (out)         0.0000     5.3086 r
  data arrival time                                                5.3086

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.3086
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2254


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U1998/ZN (OAI21_X1)                                   0.2760     4.9255 r
  U7266/ZN (XNOR2_X2)                                   0.4079     5.3335 r
  U7315/ZN (OAI22_X1)                                   0.1829     5.5164 f
  HW6_inst_accum_result_reg_23_/D (DFF_X2)              0.0000     5.5164 f
  data arrival time                                                5.5164

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_23_/CK (DFF_X2)             0.0000     6.1000 r
  library setup time                                   -0.3378     5.7622
  data required time                                               5.7622
  --------------------------------------------------------------------------
  data required time                                               5.7622
  data arrival time                                               -5.5164
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2458


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U3408/ZN (AND2_X2)                                    0.2222     2.0047 r
  U7471/ZN (XNOR2_X2)                                   0.2777     2.2824 r
  U7070/ZN (XNOR2_X2)                                   0.3184     2.6008 r
  U2065/ZN (NAND2_X1)                                   0.1212     2.7220 f
  U5008/ZN (NAND2_X2)                                   0.1270     2.8490 r
  U2784/ZN (INV_X1)                                     0.0572     2.9062 f
  U2772/ZN (NAND2_X1)                                   0.1173     3.0236 r
  U4957/ZN (NAND2_X2)                                   0.0897     3.1132 f
  U4628/ZN (XNOR2_X2)                                   0.2845     3.3977 f
  U4921/ZN (NOR2_X2)                                    0.1940     3.5918 r
  U7152/ZN (NOR2_X2)                                    0.0783     3.6701 f
  U7055/ZN (NAND4_X2)                                   0.2154     3.8855 r
  U3788/ZN (NAND3_X2)                                   0.0955     3.9810 f
  U1470/Z (BUF_X1)                                      0.1753     4.1563 f
  U4849/ZN (NAND2_X1)                                   0.1241     4.2804 r
  U2189/ZN (NAND2_X2)                                   0.0909     4.3713 f
  U2187/Z (XOR2_X2)                                     0.3063     4.6776 f
  U8590/ZN (NOR2_X2)                                    0.6104     5.2880 r
  dut__tb__sram_result_write_data[14] (out)             0.0000     5.2880 r
  data arrival time                                                5.2880

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2880
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2460


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U3408/ZN (AND2_X2)                                    0.2222     2.0047 r
  U7471/ZN (XNOR2_X2)                                   0.2777     2.2824 r
  U7070/ZN (XNOR2_X2)                                   0.3184     2.6008 r
  U2065/ZN (NAND2_X1)                                   0.1212     2.7220 f
  U5008/ZN (NAND2_X2)                                   0.1270     2.8490 r
  U2784/ZN (INV_X1)                                     0.0572     2.9062 f
  U2772/ZN (NAND2_X1)                                   0.1173     3.0236 r
  U4957/ZN (NAND2_X2)                                   0.0897     3.1132 f
  U4628/ZN (XNOR2_X2)                                   0.2845     3.3977 f
  U4921/ZN (NOR2_X2)                                    0.1940     3.5918 r
  U7152/ZN (NOR2_X2)                                    0.0783     3.6701 f
  U7055/ZN (NAND4_X2)                                   0.2154     3.8855 r
  U3788/ZN (NAND3_X2)                                   0.0955     3.9810 f
  U1470/Z (BUF_X1)                                      0.1753     4.1563 f
  U4849/ZN (NAND2_X1)                                   0.1241     4.2804 r
  U2189/ZN (NAND2_X2)                                   0.0909     4.3713 f
  U2187/Z (XOR2_X2)                                     0.3063     4.6776 f
  U8589/ZN (NOR2_X2)                                    0.6104     5.2880 r
  dut__tb__sram_scratchpad_write_data[14] (out)         0.0000     5.2880 r
  data arrival time                                                5.2880

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2880
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2460


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U3408/ZN (AND2_X2)                                    0.2222     2.0047 r
  U7471/ZN (XNOR2_X2)                                   0.2777     2.2824 r
  U7070/ZN (XNOR2_X2)                                   0.3184     2.6008 r
  U2065/ZN (NAND2_X1)                                   0.1212     2.7220 f
  U5008/ZN (NAND2_X2)                                   0.1270     2.8490 r
  U2784/ZN (INV_X1)                                     0.0572     2.9062 f
  U2772/ZN (NAND2_X1)                                   0.1173     3.0236 r
  U4957/ZN (NAND2_X2)                                   0.0897     3.1132 f
  U4628/ZN (XNOR2_X2)                                   0.2845     3.3977 f
  U4921/ZN (NOR2_X2)                                    0.1940     3.5918 r
  U7152/ZN (NOR2_X2)                                    0.0783     3.6701 f
  U7055/ZN (NAND4_X2)                                   0.2154     3.8855 r
  U3788/ZN (NAND3_X2)                                   0.0955     3.9810 f
  U1470/Z (BUF_X1)                                      0.1753     4.1563 f
  U2610/ZN (INV_X2)                                     0.0949     4.2511 r
  U7252/ZN (OAI21_X1)                                   0.0922     4.3434 f
  U7319/Z (XOR2_X2)                                     0.3170     4.6604 f
  U8586/ZN (NOR2_X2)                                    0.6154     5.2757 r
  dut__tb__sram_result_write_data[13] (out)             0.0000     5.2757 r
  data arrival time                                                5.2757

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2757
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2583


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U3408/ZN (AND2_X2)                                    0.2222     2.0047 r
  U7471/ZN (XNOR2_X2)                                   0.2777     2.2824 r
  U7070/ZN (XNOR2_X2)                                   0.3184     2.6008 r
  U2065/ZN (NAND2_X1)                                   0.1212     2.7220 f
  U5008/ZN (NAND2_X2)                                   0.1270     2.8490 r
  U2784/ZN (INV_X1)                                     0.0572     2.9062 f
  U2772/ZN (NAND2_X1)                                   0.1173     3.0236 r
  U4957/ZN (NAND2_X2)                                   0.0897     3.1132 f
  U4628/ZN (XNOR2_X2)                                   0.2845     3.3977 f
  U4921/ZN (NOR2_X2)                                    0.1940     3.5918 r
  U7152/ZN (NOR2_X2)                                    0.0783     3.6701 f
  U7055/ZN (NAND4_X2)                                   0.2154     3.8855 r
  U3788/ZN (NAND3_X2)                                   0.0955     3.9810 f
  U1470/Z (BUF_X1)                                      0.1753     4.1563 f
  U2610/ZN (INV_X2)                                     0.0949     4.2511 r
  U7252/ZN (OAI21_X1)                                   0.0922     4.3434 f
  U7319/Z (XOR2_X2)                                     0.3170     4.6604 f
  U8587/ZN (NOR2_X2)                                    0.6154     5.2757 r
  dut__tb__sram_scratchpad_write_data[13] (out)         0.0000     5.2757 r
  data arrival time                                                5.2757

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2757
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2583


  Startpoint: reset_n (input port clocked by clk)
  Endpoint: updated_result_offset_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  reset_n (in)                                          0.3731     1.0311 r
  U4934/ZN (NAND2_X2)                                   0.2950     1.3260 f
  U4933/ZN (NOR2_X2)                                    0.2049     1.5310 r
  U3586/ZN (NAND2_X1)                                   0.0923     1.6233 f
  U4932/ZN (NAND2_X2)                                   0.2334     1.8567 r
  U6152/ZN (NAND2_X1)                                   0.1210     1.9777 f
  U6151/ZN (NAND2_X1)                                   0.1343     2.1120 r
  U6245/ZN (NAND2_X1)                                   0.1195     2.2315 f
  U7375/ZN (OAI21_X1)                                   0.3369     2.5684 r
  U7813/ZN (AOI21_X2)                                   0.1302     2.6986 f
  U5617/ZN (OAI21_X1)                                   0.3329     3.0315 r
  U3231/ZN (AOI21_X2)                                   0.1400     3.1715 f
  U3187/ZN (OAI21_X2)                                   0.2499     3.4214 r
  U3112/ZN (AOI21_X2)                                   0.1158     3.5372 f
  U1758/ZN (OAI21_X1)                                   0.3200     3.8572 r
  U8261/CO (FA_X1)                                      0.4200     4.2772 r
  U8438/CO (FA_X1)                                      0.3696     4.6468 r
  U8530/S (FA_X1)                                       0.6555     5.3023 f
  U6324/ZN (NAND2_X1)                                   0.1289     5.4312 r
  U6322/ZN (NAND2_X1)                                   0.0832     5.5144 f
  updated_result_offset_reg_13_/D (DFF_X1)              0.0000     5.5144 f
  data arrival time                                                5.5144

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  updated_result_offset_reg_13_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3197     5.7803
  data required time                                               5.7803
  --------------------------------------------------------------------------
  data required time                                               5.7803
  data arrival time                                               -5.5144
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2660


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U4885/ZN (NAND2_X1)                                   0.1253     1.2374 r
  U4539/ZN (NAND2_X2)                                   0.0809     1.3183 f
  U4538/ZN (INV_X4)                                     0.0883     1.4066 r
  U2505/ZN (INV_X8)                                     0.0585     1.4651 f
  U1903/ZN (XNOR2_X1)                                   0.2812     1.7463 f
  U4654/ZN (NOR2_X2)                                    0.1938     1.9401 r
  U4653/ZN (NOR2_X2)                                    0.0803     2.0205 f
  U3222/ZN (OAI21_X2)                                   0.2409     2.2614 r
  U2344/ZN (OR2_X1)                                     0.1851     2.4465 r
  U2324/ZN (NAND2_X1)                                   0.0680     2.5145 f
  U1727/ZN (NAND2_X1)                                   0.2081     2.7226 r
  U4380/ZN (NAND2_X2)                                   0.0987     2.8213 f
  U2765/ZN (NAND2_X2)                                   0.1460     2.9673 r
  U3918/ZN (NAND2_X2)                                   0.0732     3.0405 f
  U3917/ZN (NAND3_X2)                                   0.1792     3.2197 r
  U3916/ZN (XNOR2_X2)                                   0.3035     3.5232 r
  U4508/ZN (XNOR2_X2)                                   0.3184     3.8416 r
  U4505/ZN (XNOR2_X2)                                   0.3367     4.1783 r
  U6891/ZN (INV_X2)                                     0.0560     4.2343 f
  U2630/ZN (NAND2_X2)                                   0.1232     4.3576 r
  U1999/ZN (AOI21_X2)                                   0.0983     4.4559 f
  U1527/Z (BUF_X4)                                      0.1650     4.6209 f
  U2606/ZN (INV_X1)                                     0.0724     4.6933 r
  U7240/ZN (NAND2_X1)                                   0.0569     4.7502 f
  U1786/ZN (NAND3_X1)                                   0.1648     4.9151 r
  U7290/ZN (XNOR2_X2)                                   0.3926     5.3077 r
  U2589/ZN (OAI22_X1)                                   0.1829     5.4906 f
  HW6_inst_accum_result_reg_24_/D (DFF_X1)              0.0000     5.4906 f
  data arrival time                                                5.4906

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_24_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3408     5.7592
  data required time                                               5.7592
  --------------------------------------------------------------------------
  data required time                                               5.7592
  data arrival time                                               -5.4906
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2686


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U3571/ZN (NAND2_X2)                                   0.1225     1.2347 r
  U4911/ZN (NAND2_X4)                                   0.1507     1.3854 f
  U1945/ZN (INV_X8)                                     0.1570     1.5424 r
  U4636/ZN (INV_X1)                                     0.1033     1.6458 f
  U2487/ZN (OR2_X1)                                     0.3002     1.9460 f
  U4950/ZN (NAND2_X2)                                   0.1035     2.0496 r
  U3330/ZN (XNOR2_X1)                                   0.3458     2.3954 r
  U2400/ZN (NAND2_X1)                                   0.1180     2.5134 f
  U1783/ZN (OAI21_X1)                                   0.2853     2.7987 r
  U3082/ZN (NAND2_X1)                                   0.1389     2.9376 f
  U2977/ZN (NAND2_X2)                                   0.1475     3.0851 r
  U4131/ZN (NAND3_X2)                                   0.1152     3.2003 f
  U3851/ZN (NAND4_X2)                                   0.1630     3.3633 r
  U1939/ZN (NAND3_X1)                                   0.1077     3.4710 f
  U3850/ZN (NAND2_X2)                                   0.1127     3.5837 r
  U3847/ZN (NAND2_X2)                                   0.0620     3.6457 f
  U4627/ZN (NAND2_X2)                                   0.1017     3.7474 r
  U1471/Z (BUF_X1)                                      0.1875     3.9349 r
  U6124/ZN (NAND2_X1)                                   0.0746     4.0095 f
  U1784/ZN (NAND2_X1)                                   0.2099     4.2194 r
  U8579/ZN (AOI21_X2)                                   0.1185     4.3379 f
  U2192/ZN (XNOR2_X2)                                   0.3091     4.6470 f
  U8585/ZN (NOR2_X2)                                    0.6131     5.2601 r
  dut__tb__sram_result_write_data[11] (out)             0.0000     5.2601 r
  data arrival time                                                5.2601

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2601
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2739


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U3571/ZN (NAND2_X2)                                   0.1225     1.2347 r
  U4911/ZN (NAND2_X4)                                   0.1507     1.3854 f
  U1945/ZN (INV_X8)                                     0.1570     1.5424 r
  U4636/ZN (INV_X1)                                     0.1033     1.6458 f
  U2487/ZN (OR2_X1)                                     0.3002     1.9460 f
  U4950/ZN (NAND2_X2)                                   0.1035     2.0496 r
  U3330/ZN (XNOR2_X1)                                   0.3458     2.3954 r
  U2400/ZN (NAND2_X1)                                   0.1180     2.5134 f
  U1783/ZN (OAI21_X1)                                   0.2853     2.7987 r
  U3082/ZN (NAND2_X1)                                   0.1389     2.9376 f
  U2977/ZN (NAND2_X2)                                   0.1475     3.0851 r
  U4131/ZN (NAND3_X2)                                   0.1152     3.2003 f
  U3851/ZN (NAND4_X2)                                   0.1630     3.3633 r
  U1939/ZN (NAND3_X1)                                   0.1077     3.4710 f
  U3850/ZN (NAND2_X2)                                   0.1127     3.5837 r
  U3847/ZN (NAND2_X2)                                   0.0620     3.6457 f
  U4627/ZN (NAND2_X2)                                   0.1017     3.7474 r
  U1471/Z (BUF_X1)                                      0.1875     3.9349 r
  U6124/ZN (NAND2_X1)                                   0.0746     4.0095 f
  U1784/ZN (NAND2_X1)                                   0.2099     4.2194 r
  U8579/ZN (AOI21_X2)                                   0.1185     4.3379 f
  U2192/ZN (XNOR2_X2)                                   0.3091     4.6470 f
  U8584/ZN (NOR2_X2)                                    0.6131     5.2601 r
  dut__tb__sram_scratchpad_write_data[11] (out)         0.0000     5.2601 r
  data arrival time                                                5.2601

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2601
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2739


  Startpoint: updated_input_offset_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_A_read_addr_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  updated_input_offset_reg_3_/CK (DFF_X1)               0.0000     0.0000 r
  updated_input_offset_reg_3_/Q (DFF_X1)                0.5987     0.5987 f
  U8614/S (FA_X1)                                       0.7976     1.3963 f
  U6180/ZN (NOR2_X1)                                    0.2453     1.6416 r
  U5584/ZN (OAI21_X1)                                   0.1164     1.7580 f
  U5582/ZN (AOI21_X1)                                   0.4180     2.1760 r
  U7410/ZN (OAI21_X1)                                   0.1785     2.3545 f
  U8625/CO (FA_X1)                                      0.5108     2.8652 f
  U8651/CO (FA_X1)                                      0.5048     3.3701 f
  U8659/CO (HA_X1)                                      0.2945     3.6646 f
  U8658/CO (HA_X1)                                      0.2629     3.9275 f
  U8657/CO (HA_X1)                                      0.2629     4.1904 f
  U8656/CO (HA_X1)                                      0.2629     4.4533 f
  U8654/CO (HA_X1)                                      0.2629     4.7162 f
  U8652/CO (HA_X1)                                      0.2502     4.9663 f
  U6672/Z (XOR2_X1)                                     0.3557     5.3221 f
  U2088/ZN (AND2_X2)                                    0.1833     5.5053 f
  HW6_inst_SRAM_A_read_addr_reg_15_/D (DFF_X1)          0.0000     5.5053 f
  data arrival time                                                5.5053

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_A_read_addr_reg_15_/CK (DFF_X1)         0.0000     6.1000 r
  library setup time                                   -0.3082     5.7918
  data required time                                               5.7918
  --------------------------------------------------------------------------
  data required time                                               5.7918
  data arrival time                                               -5.5053
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2864


  Startpoint: matrix_A_rows_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_B_num_of_vals_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  matrix_A_rows_reg_5_/CK (DFF_X2)                      0.0000     0.0000 r
  matrix_A_rows_reg_5_/Q (DFF_X2)                       0.6880     0.6880 f
  U5102/ZN (XNOR2_X1)                                   0.5846     1.2726 r
  U5100/ZN (NAND2_X1)                                   0.2458     1.5184 f
  U5964/ZN (OAI22_X1)                                   0.3974     1.9158 r
  U8353/S (FA_X1)                                       0.8933     2.8091 f
  U8354/S (FA_X1)                                       0.8254     3.6345 f
  U3557/ZN (NOR2_X1)                                    0.2486     3.8832 r
  U5541/ZN (OAI21_X1)                                   0.1172     4.0004 f
  U5539/ZN (AOI21_X1)                                   0.4663     4.4667 r
  U5537/ZN (OAI21_X1)                                   0.1914     4.6581 f
  U6260/ZN (AOI21_X1)                                   0.2625     4.9206 r
  U6258/Z (XOR2_X1)                                     0.4349     5.3555 r
  U6497/ZN (NAND2_X1)                                   0.0976     5.4531 f
  U6495/ZN (NAND2_X1)                                   0.1428     5.5958 r
  HW6_inst_B_num_of_vals_reg_10_/D (DFF_X1)             0.0000     5.5958 r
  data arrival time                                                5.5958

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_B_num_of_vals_reg_10_/CK (DFF_X1)            0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.5958
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3001


  Startpoint: tb__dut__sram_weight_read_data[23]
              (input port clocked by clk)
  Endpoint: weight_offset_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_weight_read_data[23] (in)               0.0460     0.7040 r
  U3628/Z (CLKBUF_X3)                                   0.2697     0.9737 r
  U5095/ZN (XNOR2_X1)                                   0.5265     1.5002 r
  U5096/ZN (NAND2_X1)                                   0.2458     1.7461 f
  U5925/ZN (OAI22_X1)                                   0.3892     2.1353 r
  U8542/S (FA_X1)                                       0.8016     2.9370 f
  U8549/S (FA_X1)                                       0.9170     3.8539 r
  U8536/S (FA_X1)                                       0.6681     4.5220 f
  U6166/ZN (NOR2_X1)                                    0.2047     4.7267 r
  U6282/ZN (INV_X1)                                     0.0636     4.7904 f
  U6281/ZN (NAND2_X1)                                   0.1274     4.9178 r
  U6553/Z (XOR2_X1)                                     0.4255     5.3433 r
  U6552/ZN (NAND2_X1)                                   0.0976     5.4409 f
  U6550/ZN (NAND2_X1)                                   0.1347     5.5756 r
  weight_offset_reg_12_/D (DFF_X1)                      0.0000     5.5756 r
  data arrival time                                                5.5756

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  weight_offset_reg_12_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.5756
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3204


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_Total_C_count_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/Q (DFF_X2)                       0.6352     0.6352 f
  U3610/ZN (INV_X2)                                     0.0877     0.7230 r
  U3607/ZN (NAND2_X2)                                   0.0689     0.7918 f
  U1760/ZN (NOR2_X2)                                    0.3164     1.1082 r
  U3597/ZN (INV_X4)                                     0.1398     1.2480 f
  U5172/ZN (OAI21_X1)                                   0.2936     1.5415 r
  U3555/ZN (INV_X2)                                     0.1018     1.6434 f
  U5034/ZN (NOR2_X1)                                    0.3443     1.9877 r
  U5484/ZN (INV_X1)                                     0.1406     2.1282 f
  U8223/S (FA_X1)                                       0.6767     2.8050 f
  U8222/CO (FA_X1)                                      0.5160     3.3210 f
  U8431/S (FA_X1)                                       0.7144     4.0354 f
  U8432/CO (FA_X1)                                      0.5985     4.6339 f
  U8571/S (FA_X1)                                       0.7176     5.3515 r
  U7440/ZN (NAND2_X1)                                   0.0683     5.4198 f
  U6681/ZN (NAND2_X1)                                   0.1505     5.5704 r
  HW6_inst_Total_C_count_reg_6_/D (DFF_X1)              0.0000     5.5704 r
  data arrival time                                                5.5704

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_Total_C_count_reg_6_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.5704
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3255


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U2591/ZN (NAND2_X2)                                   0.1376     4.9235 r
  U4643/ZN (NAND2_X2)                                   0.0802     5.0037 f
  U1811/ZN (NAND3_X1)                                   0.1430     5.1466 r
  U4308/ZN (NAND3_X2)                                   0.1277     5.2744 f
  U4311/ZN (NAND2_X1)                                   0.1111     5.3855 r
  U8740/ZN (NAND2_X1)                                   0.0832     5.4687 f
  HW6_inst_accum_result_reg_31_/D (DFF_X2)              0.0000     5.4687 f
  data arrival time                                                5.4687

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_31_/CK (DFF_X2)             0.0000     6.1000 r
  library setup time                                   -0.3056     5.7944
  data required time                                               5.7944
  --------------------------------------------------------------------------
  data required time                                               5.7944
  data arrival time                                               -5.4687
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3257


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U2030/ZN (NAND2_X1)                                   0.1216     1.2338 r
  U2013/ZN (NAND2_X2)                                   0.1245     1.3583 f
  U2153/ZN (INV_X8)                                     0.1151     1.4734 r
  U1513/Z (CLKBUF_X3)                                   0.1760     1.6494 r
  U3866/ZN (XNOR2_X1)                                   0.3159     1.9653 r
  U1700/ZN (NAND2_X1)                                   0.1087     2.0739 f
  U4208/ZN (NAND2_X2)                                   0.1707     2.2446 r
  U3150/ZN (NAND2_X1)                                   0.0875     2.3321 f
  U6893/ZN (NAND2_X2)                                   0.1823     2.5144 r
  U4719/ZN (XNOR2_X2)                                   0.3166     2.8310 r
  U3857/ZN (XNOR2_X2)                                   0.3184     3.1494 r
  U3855/ZN (NAND2_X1)                                   0.1212     3.2706 f
  U5254/ZN (NAND2_X2)                                   0.1303     3.4008 r
  U6934/ZN (INV_X1)                                     0.0580     3.4588 f
  U2213/ZN (NAND2_X1)                                   0.1229     3.5817 r
  U2660/ZN (NAND3_X1)                                   0.1014     3.6832 f
  U4352/ZN (NAND3_X2)                                   0.1915     3.8747 r
  U2041/ZN (INV_X2)                                     0.0501     3.9247 f
  U2615/ZN (NAND2_X1)                                   0.1610     4.0858 r
  U4386/ZN (NAND2_X2)                                   0.0814     4.1671 f
  U2037/ZN (INV_X2)                                     0.0706     4.2377 r
  U4385/ZN (NAND2_X2)                                   0.0613     4.2990 f
  U2179/ZN (NAND2_X1)                                   0.1654     4.4644 r
  U7497/ZN (NAND2_X2)                                   0.0701     4.5346 f
  U7498/ZN (NOR2_X2)                                    0.1602     4.6948 r
  U2592/ZN (NAND2_X2)                                   0.0911     4.7859 f
  U4358/ZN (NAND2_X1)                                   0.2033     4.9892 r
  U2588/ZN (OR2_X2)                                     0.1895     5.1787 r
  U2587/ZN (NAND3_X1)                                   0.0700     5.2487 f
  U4922/ZN (OAI22_X1)                                   0.2256     5.4743 r
  HW6_inst_accum_result_reg_28_/D (DFF_X1)              0.0000     5.4743 r
  data arrival time                                                5.4743

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_28_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.4743
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3293


  Startpoint: updated_weight_offset_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_B_read_addr_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  updated_weight_offset_reg_2_/CK (DFF_X1)              0.0000     0.0000 r
  updated_weight_offset_reg_2_/Q (DFF_X1)               0.6383     0.6383 f
  U3613/ZN (NAND2_X1)                                   0.1921     0.8304 r
  U8605/ZN (INV_X1)                                     0.0583     0.8887 f
  U6309/ZN (AOI21_X1)                                   0.4456     1.3343 r
  U2551/ZN (OAI21_X1)                                   0.1847     1.5190 f
  U3584/ZN (AOI21_X2)                                   0.2167     1.7358 r
  U2542/ZN (OAI21_X1)                                   0.1564     1.8922 f
  U3558/ZN (AOI21_X2)                                   0.2048     2.0970 r
  U1780/ZN (OAI21_X1)                                   0.1588     2.2559 f
  U8623/CO (FA_X1)                                      0.5041     2.7600 f
  U8628/CO (FA_X1)                                      0.5172     3.2772 f
  U8646/CO (FA_X1)                                      0.5172     3.7945 f
  U8649/CO (FA_X1)                                      0.5048     4.2993 f
  U8655/CO (HA_X1)                                      0.2945     4.5938 f
  U8653/CO (HA_X1)                                      0.2629     4.8567 f
  U8650/S (HA_X1)                                       0.4070     5.2637 f
  U2369/ZN (AND2_X1)                                    0.1957     5.4594 f
  HW6_inst_SRAM_B_read_addr_reg_14_/D (DFF_X1)          0.0000     5.4594 f
  data arrival time                                                5.4594

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_B_read_addr_reg_14_/CK (DFF_X1)         0.0000     6.1000 r
  library setup time                                   -0.3098     5.7902
  data required time                                               5.7902
  --------------------------------------------------------------------------
  data required time                                               5.7902
  data arrival time                                               -5.4594
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3309


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U1584/ZN (INV_X1)                                     0.1050     4.2938 f
  U7317/ZN (XNOR2_X2)                                   0.2984     4.5923 f
  U8592/ZN (NOR2_X2)                                    0.6086     5.2009 r
  dut__tb__sram_result_write_data[16] (out)             0.0000     5.2009 r
  data arrival time                                                5.2009

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2009
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3331


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U1584/ZN (INV_X1)                                     0.1050     4.2938 f
  U7317/ZN (XNOR2_X2)                                   0.2984     4.5923 f
  U8591/ZN (NOR2_X2)                                    0.6086     5.2009 r
  dut__tb__sram_scratchpad_write_data[16] (out)         0.0000     5.2009 r
  data arrival time                                                5.2009

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.2009
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3331


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U2174/ZN (INV_X4)                                     0.0644     4.6495 f
  U7082/ZN (OAI21_X2)                                   0.2053     4.8548 r
  U7259/ZN (XNOR2_X2)                                   0.3868     5.2415 r
  U7314/ZN (OAI22_X1)                                   0.1829     5.4244 f
  HW6_inst_accum_result_reg_22_/D (DFF_X1)              0.0000     5.4244 f
  data arrival time                                                5.4244

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_22_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3408     5.7592
  data required time                                               5.7592
  --------------------------------------------------------------------------
  data required time                                               5.7592
  data arrival time                                               -5.4244
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3348


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U7275/ZN (NAND2_X2)                                   0.0759     4.6609 f
  U2592/ZN (NAND2_X2)                                   0.1411     4.8021 r
  U2591/ZN (NAND2_X2)                                   0.0990     4.9010 f
  U7257/ZN (NAND3_X1)                                   0.2240     5.1250 r
  U6922/ZN (NAND3_X1)                                   0.1047     5.2297 f
  U7253/ZN (OAI22_X1)                                   0.2366     5.4663 r
  HW6_inst_accum_result_reg_29_/D (DFF_X1)              0.0000     5.4663 r
  data arrival time                                                5.4663

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_29_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.4663
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: tb__dut__sram_weight_read_data[23]
              (input port clocked by clk)
  Endpoint: weight_offset_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_weight_read_data[23] (in)               0.0460     0.7040 r
  U3628/Z (CLKBUF_X3)                                   0.2697     0.9737 r
  U5095/ZN (XNOR2_X1)                                   0.5265     1.5002 r
  U5096/ZN (NAND2_X1)                                   0.2458     1.7461 f
  U7332/ZN (OAI22_X1)                                   0.3142     2.0602 r
  U8418/S (HA_X1)                                       0.6345     2.6947 r
  U8416/S (FA_X1)                                       0.7916     3.4863 f
  U8419/S (FA_X1)                                       0.7472     4.2336 r
  U6169/ZN (NOR2_X1)                                    0.0769     4.3104 f
  U5557/ZN (OAI21_X1)                                   0.3268     4.6372 r
  U1761/ZN (INV_X1)                                     0.1156     4.7528 f
  U7394/ZN (OAI21_X1)                                   0.2484     5.0012 r
  U6556/ZN (XNOR2_X1)                                   0.3301     5.3313 r
  U6555/ZN (NAND2_X1)                                   0.0913     5.4226 f
  U6554/ZN (NAND2_X1)                                   0.1312     5.5538 r
  weight_offset_reg_11_/D (DFF_X1)                      0.0000     5.5538 r
  data arrival time                                                5.5538

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  weight_offset_reg_11_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.5538
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3421


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_row_counter_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U6209/ZN (NAND3_X1)                                   0.1190     4.9879 f
  U6352/ZN (OAI22_X1)                                   0.4609     5.4488 r
  HW6_inst_transpose_row_counter_reg_7_/D (DFF_X1)      0.0000     5.4488 r
  data arrival time                                                5.4488

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_row_counter_reg_7_/CK (DFF_X1)     0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.4488
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3548


  Startpoint: updated_weight_offset_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_B_read_addr_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  updated_weight_offset_reg_2_/CK (DFF_X1)              0.0000     0.0000 r
  updated_weight_offset_reg_2_/Q (DFF_X1)               0.6383     0.6383 f
  U3613/ZN (NAND2_X1)                                   0.1921     0.8304 r
  U8605/ZN (INV_X1)                                     0.0583     0.8887 f
  U6309/ZN (AOI21_X1)                                   0.4456     1.3343 r
  U2551/ZN (OAI21_X1)                                   0.1847     1.5190 f
  U3584/ZN (AOI21_X2)                                   0.2167     1.7358 r
  U2542/ZN (OAI21_X1)                                   0.1564     1.8922 f
  U3558/ZN (AOI21_X2)                                   0.2048     2.0970 r
  U1780/ZN (OAI21_X1)                                   0.1588     2.2559 f
  U8623/CO (FA_X1)                                      0.5041     2.7600 f
  U8628/CO (FA_X1)                                      0.5172     3.2772 f
  U8646/CO (FA_X1)                                      0.5172     3.7945 f
  U8649/CO (FA_X1)                                      0.5048     4.2993 f
  U8655/CO (HA_X1)                                      0.2945     4.5938 f
  U8653/CO (HA_X1)                                      0.2629     4.8567 f
  U8650/CO (HA_X1)                                      0.2477     5.1044 f
  U3146/ZN (XNOR2_X1)                                   0.2359     5.3403 f
  U1801/ZN (NOR2_X1)                                    0.1794     5.5196 r
  HW6_inst_SRAM_B_read_addr_reg_15_/D (DFF_X1)          0.0000     5.5196 r
  data arrival time                                                5.5196

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_B_read_addr_reg_15_/CK (DFF_X1)         0.0000     6.1000 r
  library setup time                                   -0.2173     5.8826
  data required time                                               5.8826
  --------------------------------------------------------------------------
  data required time                                               5.8826
  data arrival time                                               -5.5196
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3630


  Startpoint: tb__dut__sram_input_read_data[23]
              (input port clocked by clk)
  Endpoint: result_offset_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_input_read_data[23] (in)                0.1085     0.7665 r
  U3633/Z (CLKBUF_X3)                                   0.2897     1.0561 r
  U6022/ZN (XNOR2_X1)                                   0.5240     1.5801 r
  U6023/ZN (NAND2_X1)                                   0.2458     1.8260 f
  U5317/ZN (OAI22_X1)                                   0.3892     2.2152 r
  U8462/S (FA_X1)                                       0.7744     2.9896 f
  U8461/S (FA_X1)                                       0.7980     3.7876 r
  U8465/S (FA_X1)                                       0.6681     4.4557 f
  U5568/ZN (NOR2_X1)                                    0.2406     4.6963 r
  U5659/ZN (INV_X1)                                     0.0679     4.7642 f
  U5658/ZN (NAND2_X1)                                   0.1346     4.8988 r
  U6585/Z (XOR2_X1)                                     0.3851     5.2839 r
  U6584/ZN (NAND2_X1)                                   0.0976     5.3815 f
  U6583/ZN (NAND2_X1)                                   0.1347     5.5162 r
  result_offset_reg_10_/D (DFF_X1)                      0.0000     5.5162 r
  data arrival time                                                5.5162

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  result_offset_reg_10_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.5162
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3797


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U7275/ZN (NAND2_X2)                                   0.0759     4.6609 f
  U2592/ZN (NAND2_X2)                                   0.1411     4.8021 r
  U1987/Z (BUF_X4)                                      0.1750     4.9770 r
  U1986/ZN (INV_X4)                                     0.0340     5.0110 f
  U1767/ZN (NAND2_X1)                                   0.1093     5.1204 r
  U5015/ZN (NAND2_X2)                                   0.0969     5.2172 f
  U7125/ZN (NAND2_X1)                                   0.1021     5.3193 r
  U2585/ZN (NAND2_X1)                                   0.0831     5.4024 f
  HW6_inst_accum_result_reg_25_/D (DFF_X1)              0.0000     5.4024 f
  data arrival time                                                5.4024

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_25_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3138     5.7862
  data required time                                               5.7862
  --------------------------------------------------------------------------
  data required time                                               5.7862
  data arrival time                                               -5.4024
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3838


  Startpoint: HW6_inst_A_Offset_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_A_Offset_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_A_Offset_counter_reg_0_/CK (DFF_X1)          0.0000     0.0000 r
  HW6_inst_A_Offset_counter_reg_0_/Q (DFF_X1)           0.5938     0.5938 f
  U5433/ZN (NAND2_X1)                                   0.1786     0.7724 r
  U8239/ZN (INV_X1)                                     0.0846     0.8570 f
  U8244/ZN (XNOR2_X1)                                   0.2449     1.1019 f
  U8249/ZN (INV_X1)                                     0.1201     1.2219 r
  U8250/ZN (NAND2_X1)                                   0.0671     1.2890 f
  U7330/ZN (OAI211_X1)                                  0.2950     1.5840 r
  U8251/ZN (NAND2_X1)                                   0.1211     1.7052 f
  U6007/ZN (NAND2_X1)                                   0.1219     1.8271 r
  U5476/ZN (NAND2_X1)                                   0.0743     1.9013 f
  U5474/ZN (NAND2_X1)                                   0.1026     2.0039 r
  U5165/ZN (NAND2_X1)                                   0.0762     2.0801 f
  U5163/ZN (AOI22_X1)                                   0.2931     2.3733 r
  U3293/ZN (OR2_X2)                                     0.2894     2.6626 r
  U6179/ZN (NOR2_X1)                                    0.0844     2.7470 f
  U7400/ZN (NAND2_X1)                                   0.1234     2.8704 r
  U8648/ZN (INV_X1)                                     0.0583     2.9287 f
  U5705/ZN (AOI21_X1)                                   0.4456     3.3743 r
  U5187/ZN (OAI21_X1)                                   0.1746     3.5489 f
  U5699/ZN (AOI21_X1)                                   0.3031     3.8520 r
  U5698/ZN (OAI21_X1)                                   0.1746     4.0267 f
  U5696/ZN (AOI21_X1)                                   0.2119     4.2385 r
  U1779/ZN (INV_X1)                                     0.1220     4.3605 f
  U8716/CO (FA_X1)                                      0.4654     4.8259 f
  U6662/Z (XOR2_X1)                                     0.3825     5.2084 f
  U2247/ZN (AND2_X1)                                    0.1904     5.3988 f
  HW6_inst_A_Offset_reg_7_/D (DFF_X1)                   0.0000     5.3988 f
  data arrival time                                                5.3988

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_A_Offset_reg_7_/CK (DFF_X1)                  0.0000     6.1000 r
  library setup time                                   -0.3098     5.7902
  data required time                                               5.7902
  --------------------------------------------------------------------------
  data required time                                               5.7902
  data arrival time                                               -5.3988
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3915


  Startpoint: HW6_inst_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_C_write_addr_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_row_counter_reg_0_/CK (DFF_X2)               0.0000     0.0000 r
  HW6_inst_row_counter_reg_0_/Q (DFF_X2)                0.6209     0.6209 f
  U5689/ZN (NAND2_X1)                                   0.2342     0.8550 r
  U6290/ZN (OAI22_X1)                                   0.1899     1.0450 f
  intadd_1_U7/CO (FA_X1)                                0.5086     1.5536 f
  intadd_1_U6/CO (FA_X1)                                0.5172     2.0708 f
  intadd_1_U5/CO (FA_X1)                                0.5172     2.5881 f
  intadd_1_U4/CO (FA_X1)                                0.5172     3.1053 f
  intadd_1_U3/CO (FA_X1)                                0.5172     3.6226 f
  intadd_1_U2/CO (FA_X1)                                0.5132     4.1357 f
  U2508/ZN (NAND2_X2)                                   0.1437     4.2794 r
  U3471/ZN (NOR2_X2)                                    0.0731     4.3524 f
  U3441/ZN (AND3_X2)                                    0.2319     4.5844 f
  U3383/ZN (AND3_X2)                                    0.2280     4.8124 f
  U2116/ZN (NAND2_X2)                                   0.0960     4.9084 r
  U6625/ZN (XNOR2_X1)                                   0.2912     5.1997 r
  U7459/ZN (OAI22_X1)                                   0.1687     5.3684 f
  HW6_inst_SRAM_C_write_addr_reg_15_/D (DFF_X1)         0.0000     5.3684 f
  data arrival time                                                5.3684

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_C_write_addr_reg_15_/CK (DFF_X1)        0.0000     6.1000 r
  library setup time                                   -0.3328     5.7672
  data required time                                               5.7672
  --------------------------------------------------------------------------
  data required time                                               5.7672
  data arrival time                                               -5.3684
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3988


  Startpoint: tb__dut__sram_input_read_data[17]
              (input port clocked by clk)
  Endpoint: score_offset_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 f
  tb__dut__sram_input_read_data[17] (in)                0.0842     0.7422 f
  U7595/Z (BUF_X4)                                      0.2580     1.0002 f
  U1795/ZN (INV_X1)                                     0.3972     1.3974 r
  U7344/ZN (NOR2_X1)                                    0.1937     1.5911 f
  U7889/S (FA_X1)                                       0.9084     2.4995 r
  U7891/S (FA_X1)                                       0.6701     3.1696 f
  U5573/ZN (NAND2_X1)                                   0.1539     3.3235 r
  U5685/ZN (INV_X1)                                     0.0583     3.3819 f
  U5684/ZN (AOI21_X1)                                   0.4456     3.8274 r
  U5682/ZN (OAI21_X1)                                   0.1747     4.0022 f
  U5678/ZN (AOI21_X1)                                   0.3717     4.3738 r
  U5677/ZN (OAI21_X1)                                   0.1877     4.5615 f
  U8372/S (FA_X1)                                       0.6107     5.1722 f
  U6610/ZN (NAND2_X1)                                   0.1289     5.3011 r
  U6609/ZN (NAND2_X1)                                   0.0835     5.3846 f
  score_offset_reg_12_/D (DFF_X1)                       0.0000     5.3846 f
  data arrival time                                                5.3846

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  score_offset_reg_12_/CK (DFF_X1)                      0.0000     6.1000 r
  library setup time                                   -0.3139     5.7861
  data required time                                               5.7861
  --------------------------------------------------------------------------
  data required time                                               5.7861
  data arrival time                                               -5.3846
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4015


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U4211/ZN (NAND3_X2)                                   0.1096     1.8921 f
  U2023/ZN (NAND2_X4)                                   0.1477     2.0399 r
  U4491/ZN (XNOR2_X2)                                   0.2975     2.3374 r
  U6971/ZN (XNOR2_X2)                                   0.3308     2.6682 r
  U3897/ZN (NAND2_X2)                                   0.0800     2.7482 f
  U3896/ZN (NAND2_X2)                                   0.1228     2.8710 r
  U3893/ZN (XNOR2_X2)                                   0.2863     3.1572 r
  U3892/ZN (XNOR2_X2)                                   0.3111     3.4683 r
  U1993/ZN (INV_X1)                                     0.0757     3.5440 f
  U1480/ZN (NAND2_X2)                                   0.1257     3.6698 r
  U4919/ZN (NAND3_X2)                                   0.1027     3.7724 f
  U3788/ZN (NAND3_X2)                                   0.1985     3.9709 r
  U1470/Z (BUF_X1)                                      0.2006     4.1714 r
  U2610/ZN (INV_X2)                                     0.0626     4.2340 f
  U7318/ZN (XNOR2_X2)                                   0.2879     4.5219 f
  U8581/ZN (NOR2_X2)                                    0.6071     5.1289 r
  dut__tb__sram_result_write_data[12] (out)             0.0000     5.1289 r
  data arrival time                                                5.1289

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.1289
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4051


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U4211/ZN (NAND3_X2)                                   0.1096     1.8921 f
  U2023/ZN (NAND2_X4)                                   0.1477     2.0399 r
  U4491/ZN (XNOR2_X2)                                   0.2975     2.3374 r
  U6971/ZN (XNOR2_X2)                                   0.3308     2.6682 r
  U3897/ZN (NAND2_X2)                                   0.0800     2.7482 f
  U3896/ZN (NAND2_X2)                                   0.1228     2.8710 r
  U3893/ZN (XNOR2_X2)                                   0.2863     3.1572 r
  U3892/ZN (XNOR2_X2)                                   0.3111     3.4683 r
  U1993/ZN (INV_X1)                                     0.0757     3.5440 f
  U1480/ZN (NAND2_X2)                                   0.1257     3.6698 r
  U4919/ZN (NAND3_X2)                                   0.1027     3.7724 f
  U3788/ZN (NAND3_X2)                                   0.1985     3.9709 r
  U1470/Z (BUF_X1)                                      0.2006     4.1714 r
  U2610/ZN (INV_X2)                                     0.0626     4.2340 f
  U7318/ZN (XNOR2_X2)                                   0.2879     4.5219 f
  U8582/ZN (NOR2_X2)                                    0.6071     5.1289 r
  dut__tb__sram_scratchpad_write_data[12] (out)         0.0000     5.1289 r
  data arrival time                                                5.1289

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.1289
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4051


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U4877/ZN (NAND2_X2)                                   0.0972     3.4445 f
  U4876/ZN (NAND3_X2)                                   0.1930     3.6375 r
  U4879/ZN (INV_X2)                                     0.0525     3.6900 f
  U2637/ZN (NAND2_X2)                                   0.1210     3.8110 r
  U7098/ZN (NAND2_X2)                                   0.0673     3.8783 f
  U2621/ZN (INV_X2)                                     0.0897     3.9680 r
  U2015/ZN (NAND2_X2)                                   0.0635     4.0315 f
  U3785/ZN (NAND3_X2)                                   0.1574     4.1888 r
  U3781/ZN (NAND2_X2)                                   0.0710     4.2598 f
  U7274/ZN (NAND2_X2)                                   0.1028     4.3626 r
  U4195/ZN (NAND3_X2)                                   0.0722     4.4348 f
  U7273/ZN (NAND3_X2)                                   0.1503     4.5851 r
  U7275/ZN (NAND2_X2)                                   0.0759     4.6609 f
  U2592/ZN (NAND2_X2)                                   0.1411     4.8021 r
  U1987/Z (BUF_X4)                                      0.1750     4.9770 r
  U1986/ZN (INV_X4)                                     0.0340     5.0110 f
  U7309/ZN (NAND3_X2)                                   0.0916     5.1027 r
  U7307/ZN (NAND3_X2)                                   0.0841     5.1867 f
  U8742/ZN (NAND2_X1)                                   0.1079     5.2947 r
  U8743/ZN (NAND2_X1)                                   0.0832     5.3778 f
  HW6_inst_accum_result_reg_26_/D (DFF_X2)              0.0000     5.3778 f
  data arrival time                                                5.3778

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_26_/CK (DFF_X2)             0.0000     6.1000 r
  library setup time                                   -0.3056     5.7944
  data required time                                               5.7944
  --------------------------------------------------------------------------
  data required time                                               5.7944
  data arrival time                                               -5.3778
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4165


  Startpoint: HW6_inst_transpose_complete_offset_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_Read_transpose_addr_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_complete_offset_reg_0_/CK (DFF_X1)
                                                        0.0000     0.0000 r
  HW6_inst_transpose_complete_offset_reg_0_/Q (DFF_X1)
                                                        0.5933     0.5933 f
  U5600/ZN (NAND2_X1)                                   0.2352     0.8285 r
  U6221/ZN (OAI21_X1)                                   0.1507     0.9793 f
  intadd_0_U7/CO (FA_X1)                                0.5014     1.4807 f
  intadd_0_U6/CO (FA_X1)                                0.5172     1.9979 f
  intadd_0_U5/CO (FA_X1)                                0.5172     2.5152 f
  intadd_0_U4/CO (FA_X1)                                0.5172     3.0324 f
  intadd_0_U3/CO (FA_X1)                                0.5172     3.5497 f
  intadd_0_U2/CO (FA_X1)                                0.5023     4.0519 f
  U2515/ZN (NAND2_X2)                                   0.1489     4.2008 r
  U2488/ZN (NOR2_X2)                                    0.0771     4.2779 f
  U3398/ZN (AND3_X2)                                    0.2238     4.5017 f
  U3374/ZN (AND3_X2)                                    0.2224     4.7241 f
  U6382/ZN (NAND2_X1)                                   0.1331     4.8572 r
  U6381/ZN (XNOR2_X1)                                   0.3135     5.1707 r
  U6380/ZN (OAI22_X1)                                   0.1526     5.3233 f
  HW6_inst_SRAM_Read_transpose_addr_reg_15_/D (DFF_X1)
                                                        0.0000     5.3233 f
  data arrival time                                                5.3233

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_Read_transpose_addr_reg_15_/CK (DFF_X1)
                                                        0.0000     6.1000 r
  library setup time                                   -0.3373     5.7627
  data required time                                               5.7627
  --------------------------------------------------------------------------
  data required time                                               5.7627
  data arrival time                                               -5.3233
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4395


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_row_counter_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U6211/ZN (OAI21_X1)                                   0.3788     5.0482 r
  U6354/ZN (OAI21_X1)                                   0.1202     5.1684 f
  U6353/ZN (OAI21_X1)                                   0.2486     5.4170 r
  HW6_inst_transpose_row_counter_reg_6_/D (DFF_X1)      0.0000     5.4170 r
  data arrival time                                                5.4170

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_row_counter_reg_6_/CK (DFF_X1)     0.0000     6.1000 r
  library setup time                                   -0.2409     5.8591
  data required time                                               5.8591
  --------------------------------------------------------------------------
  data required time                                               5.8591
  data arrival time                                               -5.4170
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4420


  Startpoint: HW6_inst_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_scratchpad_write_addr_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_row_counter_reg_0_/CK (DFF_X2)               0.0000     0.0000 r
  HW6_inst_row_counter_reg_0_/Q (DFF_X2)                0.4463     0.4463 r
  U3612/ZN (NAND2_X2)                                   0.0950     0.5413 f
  U1759/ZN (AOI222_X1)                                  0.9638     1.5051 r
  intadd_2_U7/CO (FA_X1)                                0.5122     2.0172 r
  intadd_2_U6/CO (FA_X1)                                0.3725     2.3897 r
  intadd_2_U5/CO (FA_X1)                                0.3692     2.7589 r
  intadd_2_U4/CO (FA_X1)                                0.3691     3.1281 r
  intadd_2_U3/CO (FA_X1)                                0.3691     3.4972 r
  intadd_2_U2/CO (FA_X1)                                0.3210     3.8182 r
  U1776/ZN (NAND2_X1)                                   0.1192     3.9374 f
  U3468/ZN (NOR2_X2)                                    0.2099     4.1473 r
  U3434/ZN (NAND2_X2)                                   0.0966     4.2439 f
  U3378/ZN (NOR2_X2)                                    0.2047     4.4486 r
  U2436/ZN (NAND2_X2)                                   0.0966     4.5452 f
  U2413/ZN (NOR2_X2)                                    0.2047     4.7499 r
  U4994/ZN (NAND2_X2)                                   0.0943     4.8442 f
  U6467/ZN (OAI211_X1)                                  0.2883     5.1325 r
  U6466/ZN (OAI21_X1)                                   0.1831     5.3156 f
  HW6_inst_scratchpad_write_addr_reg_14_/D (DFF_X1)     0.0000     5.3156 f
  data arrival time                                                5.3156

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_scratchpad_write_addr_reg_14_/CK (DFF_X1)    0.0000     6.1000 r
  library setup time                                   -0.3394     5.7606
  data required time                                               5.7606
  --------------------------------------------------------------------------
  data required time                                               5.7606
  data arrival time                                               -5.3156
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4451


  Startpoint: HW6_inst_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_C_write_addr_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_row_counter_reg_0_/CK (DFF_X2)               0.0000     0.0000 r
  HW6_inst_row_counter_reg_0_/Q (DFF_X2)                0.6209     0.6209 f
  U5689/ZN (NAND2_X1)                                   0.2342     0.8550 r
  U6290/ZN (OAI22_X1)                                   0.1899     1.0450 f
  intadd_1_U7/CO (FA_X1)                                0.5086     1.5536 f
  intadd_1_U6/CO (FA_X1)                                0.5172     2.0708 f
  intadd_1_U5/CO (FA_X1)                                0.5172     2.5881 f
  intadd_1_U4/CO (FA_X1)                                0.5172     3.1053 f
  intadd_1_U3/CO (FA_X1)                                0.5172     3.6226 f
  intadd_1_U2/CO (FA_X1)                                0.5132     4.1357 f
  U2508/ZN (NAND2_X2)                                   0.1437     4.2794 r
  U3471/ZN (NOR2_X2)                                    0.0731     4.3524 f
  U3441/ZN (AND3_X2)                                    0.2319     4.5844 f
  U3383/ZN (AND3_X2)                                    0.2280     4.8124 f
  U6627/ZN (XNOR2_X1)                                   0.2417     5.0541 f
  U7438/ZN (NAND2_X1)                                   0.1220     5.1761 r
  U6626/ZN (OAI21_X1)                                   0.1319     5.3080 f
  HW6_inst_SRAM_C_write_addr_reg_14_/D (DFF_X1)         0.0000     5.3080 f
  data arrival time                                                5.3080

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_C_write_addr_reg_14_/CK (DFF_X1)        0.0000     6.1000 r
  library setup time                                   -0.3400     5.7600
  data required time                                               5.7600
  --------------------------------------------------------------------------
  data required time                                               5.7600
  data arrival time                                               -5.3080
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4520


  Startpoint: tb__dut__sram_input_read_data[19]
              (input port clocked by clk)
  Endpoint: result_offset_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_input_read_data[19] (in)                0.0739     0.7319 r
  U3629/Z (CLKBUF_X3)                                   0.2375     0.9695 r
  U3615/Z (CLKBUF_X3)                                   0.3019     1.2713 r
  U5403/Z (XOR2_X1)                                     0.4803     1.7517 r
  U2564/ZN (NAND2_X2)                                   0.1776     1.9293 f
  U6099/ZN (OAI22_X1)                                   0.3838     2.3131 r
  U7903/S (FA_X1)                                       0.7336     3.0467 f
  U5570/ZN (NAND2_X1)                                   0.1539     3.2006 r
  U5669/ZN (INV_X1)                                     0.0583     3.2589 f
  U5668/ZN (AOI21_X1)                                   0.4353     3.6943 r
  U5667/ZN (OAI21_X1)                                   0.2101     3.9044 f
  U8160/ZN (AOI21_X2)                                   0.2711     4.1755 r
  U1762/ZN (OAI21_X1)                                   0.1484     4.3239 f
  U7396/ZN (AOI21_X1)                                   0.2464     4.5702 r
  U1462/Z (BUF_X1)                                      0.2191     4.7894 r
  U6588/Z (XOR2_X1)                                     0.4073     5.1966 r
  U6587/ZN (NAND2_X1)                                   0.0976     5.2942 f
  U6586/ZN (NAND2_X1)                                   0.1347     5.4289 r
  result_offset_reg_9_/D (DFF_X1)                       0.0000     5.4289 r
  data arrival time                                                5.4289

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  result_offset_reg_9_/CK (DFF_X1)                      0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.4289
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4670


  Startpoint: updated_input_offset_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_SRAM_A_read_addr_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  updated_input_offset_reg_3_/CK (DFF_X1)               0.0000     0.0000 r
  updated_input_offset_reg_3_/Q (DFF_X1)                0.5987     0.5987 f
  U8614/S (FA_X1)                                       0.7976     1.3963 f
  U6180/ZN (NOR2_X1)                                    0.2453     1.6416 r
  U5584/ZN (OAI21_X1)                                   0.1164     1.7580 f
  U5582/ZN (AOI21_X1)                                   0.4180     2.1760 r
  U7410/ZN (OAI21_X1)                                   0.1785     2.3545 f
  U8625/CO (FA_X1)                                      0.5108     2.8652 f
  U8651/CO (FA_X1)                                      0.5048     3.3701 f
  U8659/CO (HA_X1)                                      0.2945     3.6646 f
  U8658/CO (HA_X1)                                      0.2629     3.9275 f
  U8657/CO (HA_X1)                                      0.2629     4.1904 f
  U8656/CO (HA_X1)                                      0.2629     4.4533 f
  U8654/CO (HA_X1)                                      0.2629     4.7162 f
  U8652/S (HA_X1)                                       0.4070     5.1231 f
  U2380/ZN (AND2_X1)                                    0.1871     5.3102 f
  HW6_inst_SRAM_A_read_addr_reg_14_/D (DFF_X1)          0.0000     5.3102 f
  data arrival time                                                5.3102

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_SRAM_A_read_addr_reg_14_/CK (DFF_X1)         0.0000     6.1000 r
  library setup time                                   -0.3098     5.7902
  data required time                                               5.7902
  --------------------------------------------------------------------------
  data required time                                               5.7902
  data arrival time                                               -5.3102
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4800


  Startpoint: HW6_inst_Current_State_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: updated_weight_offset_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_Current_State_reg_2_/CK (DFF_X1)             0.0000     0.0000 r
  HW6_inst_Current_State_reg_2_/Q (DFF_X1)              0.6094     0.6094 f
  U3608/ZN (NAND2_X4)                                   0.4401     1.0495 r
  U5437/ZN (NOR2_X1)                                    0.1317     1.1813 f
  U5510/ZN (NOR2_X1)                                    0.2449     1.4262 r
  U5131/ZN (OAI21_X1)                                   0.1164     1.5425 f
  U5129/ZN (AOI21_X1)                                   0.4180     1.9605 r
  U5503/ZN (OAI21_X1)                                   0.1665     2.1270 f
  U5149/ZN (AOI21_X1)                                   0.2983     2.4253 r
  U5148/ZN (OAI21_X1)                                   0.1746     2.5999 f
  U5146/ZN (AOI21_X1)                                   0.3031     2.9030 r
  U5145/ZN (OAI21_X1)                                   0.1746     3.0777 f
  U5612/ZN (AOI21_X1)                                   0.2406     3.3183 r
  U2423/ZN (INV_X2)                                     0.0886     3.4069 f
  U7944/CO (FA_X1)                                      0.4750     3.8818 f
  U1748/ZN (NAND2_X1)                                   0.1396     4.0214 r
  U1757/ZN (NAND2_X1)                                   0.1068     4.1282 f
  U8439/CO (FA_X1)                                      0.4732     4.6014 f
  U2321/ZN (AND2_X1)                                    0.2085     4.8099 f
  U5714/ZN (XNOR2_X1)                                   0.2729     5.0828 f
  U5713/ZN (OAI22_X1)                                   0.2316     5.3144 r
  updated_weight_offset_reg_15_/D (DFF_X1)              0.0000     5.3144 r
  data arrival time                                                5.3144

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  updated_weight_offset_reg_15_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.3144
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4892


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_complete_offset_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1769/ZN (NOR3_X1)                                    0.2398     4.5634 f
  U6360/ZN (AOI22_X1)                                   0.4937     5.0571 r
  U6358/ZN (OAI21_X1)                                   0.1941     5.2512 f
  HW6_inst_transpose_complete_offset_reg_7_/D (DFF_X1)
                                                        0.0000     5.2512 f
  data arrival time                                                5.2512

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_complete_offset_reg_7_/CK (DFF_X1)
                                                        0.0000     6.1000 r
  library setup time                                   -0.3520     5.7480
  data required time                                               5.7480
  --------------------------------------------------------------------------
  data required time                                               5.7480
  data arrival time                                               -5.2512
  --------------------------------------------------------------------------
  slack (MET)                                                      0.4968


  Startpoint: tb__dut__sram_weight_read_data[19]
              (input port clocked by clk)
  Endpoint: weight_offset_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  0.6580     0.6580 r
  tb__dut__sram_weight_read_data[19] (in)               0.0444     0.7024 r
  U5112/Z (BUF_X4)                                      0.2836     0.9860 r
  U5014/ZN (XNOR2_X2)                                   0.4606     1.4466 r
  U2569/ZN (NAND2_X2)                                   0.1919     1.6385 f
  U5982/ZN (OAI22_X1)                                   0.3810     2.0195 r
  U8009/S (FA_X1)                                       0.7744     2.7939 f
  U8010/S (FA_X1)                                       0.6396     3.4336 f
  U5563/ZN (NAND2_X1)                                   0.1540     3.5875 r
  U5644/ZN (INV_X1)                                     0.0695     3.6570 f
  U5013/ZN (AOI21_X2)                                   0.3208     3.9778 r
  U5642/ZN (OAI21_X1)                                   0.1484     4.1262 f
  U5638/ZN (AOI21_X1)                                   0.2859     4.4121 r
  U5557/ZN (OAI21_X1)                                   0.1653     4.5774 f
  U1761/ZN (INV_X1)                                     0.1670     4.7444 r
  U6559/Z (XOR2_X1)                                     0.4163     5.1607 r
  U6558/ZN (NAND2_X1)                                   0.0976     5.2583 f
  U6557/ZN (NAND2_X1)                                   0.1347     5.3930 r
  weight_offset_reg_10_/D (DFF_X1)                      0.0000     5.3930 r
  data arrival time                                                5.3930

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  weight_offset_reg_10_/CK (DFF_X1)                     0.0000     6.1000 r
  library setup time                                   -0.2041     5.8959
  data required time                                               5.8959
  --------------------------------------------------------------------------
  data required time                                               5.8959
  data arrival time                                               -5.3930
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5030


  Startpoint: Current_State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_0_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_0_/QN (DFF_X2)                      0.4221     0.4221 r
  U1526/Z (BUF_X4)                                      0.1276     0.5497 r
  U6882/ZN (NAND3_X2)                                   0.0823     0.6320 f
  U4488/ZN (NAND2_X4)                                   0.1598     0.7919 r
  U4485/ZN (INV_X8)                                     0.0816     0.8735 f
  U2547/ZN (INV_X32)                                    0.1243     0.9979 r
  U3871/ZN (NAND2_X1)                                   0.0802     1.0780 f
  U3544/ZN (NAND2_X2)                                   0.2086     1.2866 r
  U1946/ZN (INV_X8)                                     0.0889     1.3755 f
  U1902/ZN (XNOR2_X1)                                   0.2960     1.6715 f
  U4166/ZN (OAI22_X2)                                   0.4346     2.1061 r
  U1556/ZN (XNOR2_X2)                                   0.3738     2.4799 r
  U1555/ZN (XNOR2_X2)                                   0.3323     2.8122 r
  U3849/ZN (XNOR2_X2)                                   0.3187     3.1309 r
  U3848/ZN (XNOR2_X2)                                   0.2938     3.4247 r
  U2798/ZN (NAND2_X1)                                   0.1080     3.5326 f
  U3847/ZN (NAND2_X2)                                   0.1298     3.6624 r
  U4627/ZN (NAND2_X2)                                   0.0675     3.7299 f
  U1471/Z (BUF_X1)                                      0.1617     3.8917 f
  U6124/ZN (NAND2_X1)                                   0.1014     3.9930 r
  U1784/ZN (NAND2_X1)                                   0.1129     4.1060 f
  U2204/Z (XOR2_X2)                                     0.3120     4.4180 f
  U8578/ZN (NOR2_X2)                                    0.6113     5.0293 r
  dut__tb__sram_result_write_data[10] (out)             0.0000     5.0293 r
  data arrival time                                                5.0293

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.0293
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5047


  Startpoint: Current_State_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_0_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_0_/QN (DFF_X2)                      0.4221     0.4221 r
  U1526/Z (BUF_X4)                                      0.1276     0.5497 r
  U6882/ZN (NAND3_X2)                                   0.0823     0.6320 f
  U4488/ZN (NAND2_X4)                                   0.1598     0.7919 r
  U4485/ZN (INV_X8)                                     0.0816     0.8735 f
  U2547/ZN (INV_X32)                                    0.1243     0.9979 r
  U3871/ZN (NAND2_X1)                                   0.0802     1.0780 f
  U3544/ZN (NAND2_X2)                                   0.2086     1.2866 r
  U1946/ZN (INV_X8)                                     0.0889     1.3755 f
  U1902/ZN (XNOR2_X1)                                   0.2960     1.6715 f
  U4166/ZN (OAI22_X2)                                   0.4346     2.1061 r
  U1556/ZN (XNOR2_X2)                                   0.3738     2.4799 r
  U1555/ZN (XNOR2_X2)                                   0.3323     2.8122 r
  U3849/ZN (XNOR2_X2)                                   0.3187     3.1309 r
  U3848/ZN (XNOR2_X2)                                   0.2938     3.4247 r
  U2798/ZN (NAND2_X1)                                   0.1080     3.5326 f
  U3847/ZN (NAND2_X2)                                   0.1298     3.6624 r
  U4627/ZN (NAND2_X2)                                   0.0675     3.7299 f
  U1471/Z (BUF_X1)                                      0.1617     3.8917 f
  U6124/ZN (NAND2_X1)                                   0.1014     3.9930 r
  U1784/ZN (NAND2_X1)                                   0.1129     4.1060 f
  U2204/Z (XOR2_X2)                                     0.3120     4.4180 f
  U8577/ZN (NOR2_X2)                                    0.6113     5.0293 r
  dut__tb__sram_scratchpad_write_data[10] (out)         0.0000     5.0293 r
  data arrival time                                                5.0293

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.0293
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5047


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U7508/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7509/ZN (XNOR2_X2)                                   0.3443     5.1013 r
  U2593/ZN (OAI22_X1)                                   0.1596     5.2609 f
  HW6_inst_accum_result_reg_19_/D (DFF_X1)              0.0000     5.2609 f
  data arrival time                                                5.2609

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_19_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3338     5.7662
  data required time                                               5.7662
  --------------------------------------------------------------------------
  data required time                                               5.7662
  data arrival time                                               -5.2609
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5053


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U1989/Z (BUF_X4)                                      0.1840     4.5797 f
  U4196/ZN (AOI21_X2)                                   0.1772     4.7570 r
  U7511/ZN (XNOR2_X2)                                   0.3443     5.1013 r
  U2594/ZN (OAI22_X1)                                   0.1596     5.2609 f
  HW6_inst_accum_result_reg_20_/D (DFF_X1)              0.0000     5.2609 f
  data arrival time                                                5.2609

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_20_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3338     5.7662
  data required time                                               5.7662
  --------------------------------------------------------------------------
  data required time                                               5.7662
  data arrival time                                               -5.2609
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5053


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_result_write_data[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U3571/ZN (NAND2_X2)                                   0.1225     1.2347 r
  U4911/ZN (NAND2_X4)                                   0.1507     1.3854 f
  U1945/ZN (INV_X8)                                     0.1570     1.5424 r
  U4636/ZN (INV_X1)                                     0.1033     1.6458 f
  U2487/ZN (OR2_X1)                                     0.3002     1.9460 f
  U4950/ZN (NAND2_X2)                                   0.1035     2.0496 r
  U3330/ZN (XNOR2_X1)                                   0.3458     2.3954 r
  U2400/ZN (NAND2_X1)                                   0.1180     2.5134 f
  U1783/ZN (OAI21_X1)                                   0.2853     2.7987 r
  U3082/ZN (NAND2_X1)                                   0.1389     2.9376 f
  U2977/ZN (NAND2_X2)                                   0.1475     3.0851 r
  U4131/ZN (NAND3_X2)                                   0.1152     3.2003 f
  U3851/ZN (NAND4_X2)                                   0.1630     3.3633 r
  U1939/ZN (NAND3_X1)                                   0.1077     3.4710 f
  U3850/ZN (NAND2_X2)                                   0.1127     3.5837 r
  U3847/ZN (NAND2_X2)                                   0.0620     3.6457 f
  U4627/ZN (NAND2_X2)                                   0.1017     3.7474 r
  U1471/Z (BUF_X1)                                      0.1875     3.9349 r
  U2675/ZN (INV_X2)                                     0.0625     3.9974 f
  U2666/ZN (OAI21_X1)                                   0.2728     4.2702 r
  U2211/Z (XOR2_X2)                                     0.1336     4.4037 f
  U8575/ZN (NOR2_X2)                                    0.6154     5.0191 r
  dut__tb__sram_result_write_data[9] (out)              0.0000     5.0191 r
  data arrival time                                                5.0191

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.0191
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5149


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut__tb__sram_scratchpad_write_data[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U1589/ZN (INV_X8)                                     0.1704     1.0390 r
  U2005/ZN (INV_X32)                                    0.0731     1.1122 f
  U3571/ZN (NAND2_X2)                                   0.1225     1.2347 r
  U4911/ZN (NAND2_X4)                                   0.1507     1.3854 f
  U1945/ZN (INV_X8)                                     0.1570     1.5424 r
  U4636/ZN (INV_X1)                                     0.1033     1.6458 f
  U2487/ZN (OR2_X1)                                     0.3002     1.9460 f
  U4950/ZN (NAND2_X2)                                   0.1035     2.0496 r
  U3330/ZN (XNOR2_X1)                                   0.3458     2.3954 r
  U2400/ZN (NAND2_X1)                                   0.1180     2.5134 f
  U1783/ZN (OAI21_X1)                                   0.2853     2.7987 r
  U3082/ZN (NAND2_X1)                                   0.1389     2.9376 f
  U2977/ZN (NAND2_X2)                                   0.1475     3.0851 r
  U4131/ZN (NAND3_X2)                                   0.1152     3.2003 f
  U3851/ZN (NAND4_X2)                                   0.1630     3.3633 r
  U1939/ZN (NAND3_X1)                                   0.1077     3.4710 f
  U3850/ZN (NAND2_X2)                                   0.1127     3.5837 r
  U3847/ZN (NAND2_X2)                                   0.0620     3.6457 f
  U4627/ZN (NAND2_X2)                                   0.1017     3.7474 r
  U1471/Z (BUF_X1)                                      0.1875     3.9349 r
  U2675/ZN (INV_X2)                                     0.0625     3.9974 f
  U2666/ZN (OAI21_X1)                                   0.2728     4.2702 r
  U2211/Z (XOR2_X2)                                     0.1336     4.4037 f
  U8574/ZN (NOR2_X2)                                    0.6154     5.0191 r
  dut__tb__sram_scratchpad_write_data[9] (out)          0.0000     5.0191 r
  data arrival time                                                5.0191

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  output external delay                                -0.5660     5.5340
  data required time                                               5.5340
  --------------------------------------------------------------------------
  data required time                                               5.5340
  data arrival time                                               -5.0191
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5149


  Startpoint: Current_State_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_accum_result_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Current_State_reg_1_/CK (DFF_X2)                      0.0000     0.0000 r
  Current_State_reg_1_/QN (DFF_X2)                      0.4216     0.4216 r
  U4977/ZN (XNOR2_X2)                                   0.3492     0.7708 r
  U4903/ZN (NOR2_X4)                                    0.0978     0.8686 f
  U2004/Z (BUF_X4)                                      0.1996     1.0682 f
  U3590/ZN (NAND2_X2)                                   0.1223     1.1906 r
  U6898/ZN (NAND2_X4)                                   0.1060     1.2966 f
  U6897/ZN (XNOR2_X2)                                   0.2667     1.5633 f
  U1518/ZN (INV_X4)                                     0.2192     1.7825 r
  U1697/ZN (NAND2_X1)                                   0.1175     1.9000 f
  U4391/ZN (NAND2_X2)                                   0.1636     2.0636 r
  U4174/ZN (XNOR2_X2)                                   0.2915     2.3551 r
  U4364/ZN (XNOR2_X2)                                   0.3309     2.6860 r
  U4363/ZN (XNOR2_X2)                                   0.3367     3.0226 r
  U4360/ZN (XNOR2_X2)                                   0.3247     3.3473 r
  U2728/ZN (INV_X1)                                     0.0698     3.4172 f
  U2685/ZN (NAND3_X1)                                   0.1502     3.5673 r
  U4876/ZN (NAND3_X2)                                   0.0997     3.6670 f
  U6846/ZN (NAND2_X2)                                   0.1012     3.7682 r
  U2635/ZN (INV_X1)                                     0.0569     3.8251 f
  U3786/ZN (AOI21_X2)                                   0.2890     4.1141 r
  U3785/ZN (NAND3_X2)                                   0.1227     4.2368 f
  U3781/ZN (NAND2_X2)                                   0.0931     4.3299 r
  U7274/ZN (NAND2_X2)                                   0.0658     4.3957 f
  U4195/ZN (NAND3_X2)                                   0.1024     4.4982 r
  U7273/ZN (NAND3_X2)                                   0.1031     4.6013 f
  U2174/ZN (INV_X4)                                     0.0917     4.6929 r
  U6710/ZN (XNOR2_X2)                                   0.3580     5.0509 r
  U2590/ZN (OAI22_X1)                                   0.1829     5.2338 f
  HW6_inst_accum_result_reg_21_/D (DFF_X1)              0.0000     5.2338 f
  data arrival time                                                5.2338

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_accum_result_reg_21_/CK (DFF_X1)             0.0000     6.1000 r
  library setup time                                   -0.3408     5.7592
  data required time                                               5.7592
  --------------------------------------------------------------------------
  data required time                                               5.7592
  data arrival time                                               -5.2338
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5254


  Startpoint: HW6_inst_row_counter_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_scratchpad_write_addr_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_row_counter_reg_0_/CK (DFF_X2)               0.0000     0.0000 r
  HW6_inst_row_counter_reg_0_/Q (DFF_X2)                0.6209     0.6209 f
  U3612/ZN (NAND2_X2)                                   0.1438     0.7647 r
  U1759/ZN (AOI222_X1)                                  0.1912     0.9559 f
  intadd_2_U7/CO (FA_X1)                                0.5439     1.4998 f
  intadd_2_U6/CO (FA_X1)                                0.5172     2.0170 f
  intadd_2_U5/CO (FA_X1)                                0.5172     2.5343 f
  intadd_2_U4/CO (FA_X1)                                0.5172     3.0515 f
  intadd_2_U3/CO (FA_X1)                                0.5172     3.5688 f
  intadd_2_U2/CO (FA_X1)                                0.4861     4.0549 f
  U1776/ZN (NAND2_X1)                                   0.2407     4.2956 r
  U3468/ZN (NOR2_X2)                                    0.1043     4.4000 f
  U3434/ZN (NAND2_X2)                                   0.1471     4.5471 r
  U3378/ZN (NOR2_X2)                                    0.0815     4.6286 f
  U2436/ZN (NAND2_X2)                                   0.1415     4.7701 r
  U6470/ZN (INV_X1)                                     0.0553     4.8254 f
  U6469/ZN (OAI21_X1)                                   0.2447     5.0701 r
  U6468/ZN (OAI22_X1)                                   0.1650     5.2351 f
  HW6_inst_scratchpad_write_addr_reg_13_/D (DFF_X1)     0.0000     5.2351 f
  data arrival time                                                5.2351

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_scratchpad_write_addr_reg_13_/CK (DFF_X1)    0.0000     6.1000 r
  library setup time                                   -0.3342     5.7658
  data required time                                               5.7658
  --------------------------------------------------------------------------
  data required time                                               5.7658
  data arrival time                                               -5.2351
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5307


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_offset_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U3127/ZN (NOR2_X2)                                    0.0948     4.9637 f
  U6375/ZN (OAI22_X1)                                   0.2860     5.2497 r
  HW6_inst_transpose_offset_reg_4_/D (DFF_X1)           0.0000     5.2497 r
  data arrival time                                                5.2497

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_offset_reg_4_/CK (DFF_X1)          0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.2497
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5540


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_offset_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U3127/ZN (NOR2_X2)                                    0.0948     4.9637 f
  U6372/ZN (OAI22_X1)                                   0.2860     5.2497 r
  HW6_inst_transpose_offset_reg_7_/D (DFF_X1)           0.0000     5.2497 r
  data arrival time                                                5.2497

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_offset_reg_7_/CK (DFF_X1)          0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.2497
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5540


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_offset_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U3127/ZN (NOR2_X2)                                    0.0948     4.9637 f
  U6377/ZN (OAI22_X1)                                   0.2860     5.2497 r
  HW6_inst_transpose_offset_reg_2_/D (DFF_X1)           0.0000     5.2497 r
  data arrival time                                                5.2497

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_offset_reg_2_/CK (DFF_X1)          0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.2497
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5540


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_offset_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U3127/ZN (NOR2_X2)                                    0.0948     4.9637 f
  U6373/ZN (OAI22_X1)                                   0.2860     5.2497 r
  HW6_inst_transpose_offset_reg_6_/D (DFF_X1)           0.0000     5.2497 r
  data arrival time                                                5.2497

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_offset_reg_6_/CK (DFF_X1)          0.0000     6.1000 r
  library setup time                                   -0.2964     5.8036
  data required time                                               5.8036
  --------------------------------------------------------------------------
  data required time                                               5.8036
  data arrival time                                               -5.2497
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5540


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_complete_offset_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U6370/ZN (AOI22_X1)                                   0.0892     4.9581 f
  U6369/ZN (OAI21_X1)                                   0.3300     5.2881 r
  HW6_inst_transpose_complete_offset_reg_2_/D (DFF_X1)
                                                        0.0000     5.2881 r
  data arrival time                                                5.2881

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_complete_offset_reg_2_/CK (DFF_X1)
                                                        0.0000     6.1000 r
  library setup time                                   -0.2409     5.8591
  data required time                                               5.8591
  --------------------------------------------------------------------------
  data required time                                               5.8591
  data arrival time                                               -5.2881
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5710


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_complete_offset_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U6366/ZN (AOI22_X1)                                   0.0892     4.9581 f
  U6365/ZN (OAI21_X1)                                   0.3300     5.2881 r
  HW6_inst_transpose_complete_offset_reg_4_/D (DFF_X1)
                                                        0.0000     5.2881 r
  data arrival time                                                5.2881

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_complete_offset_reg_4_/CK (DFF_X1)
                                                        0.0000     6.1000 r
  library setup time                                   -0.2409     5.8591
  data required time                                               5.8591
  --------------------------------------------------------------------------
  data required time                                               5.8591
  data arrival time                                               -5.2881
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5710


  Startpoint: HW6_inst_transpose_row_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: HW6_inst_transpose_complete_offset_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  HW6_inst_transpose_row_counter_reg_1_/CK (DFF_X1)     0.0000     0.0000 r
  HW6_inst_transpose_row_counter_reg_1_/Q (DFF_X1)      0.5560     0.5560 f
  U5883/ZN (AOI21_X1)                                   0.3692     0.9252 r
  U5882/ZN (AOI22_X1)                                   0.1626     1.0879 f
  U5363/ZN (AOI222_X1)                                  1.0057     2.0935 r
  U5361/ZN (AOI222_X1)                                  0.3280     2.4215 f
  U5360/ZN (OAI21_X1)                                   0.3307     2.7523 r
  U2491/ZN (AOI21_X2)                                   0.1077     2.8600 f
  U3432/ZN (AOI21_X2)                                   0.3241     3.1840 r
  U5497/ZN (AOI222_X1)                                  0.1976     3.3817 f
  U5496/ZN (AOI222_X1)                                  0.9420     4.3237 r
  U1788/ZN (NAND2_X1)                                   0.3457     4.6694 f
  U2375/ZN (INV_X4)                                     0.1995     4.8689 r
  U6362/ZN (AOI22_X1)                                   0.0892     4.9581 f
  U6361/ZN (OAI21_X1)                                   0.3300     5.2881 r
  HW6_inst_transpose_complete_offset_reg_6_/D (DFF_X1)
                                                        0.0000     5.2881 r
  data arrival time                                                5.2881

  clock clk (rise edge)                                 6.1500     6.1500
  clock network delay (ideal)                           0.0000     6.1500
  clock uncertainty                                    -0.0500     6.1000
  HW6_inst_transpose_complete_offset_reg_6_/CK (DFF_X1)
                                                        0.0000     6.1000 r
  library setup time                                   -0.2409     5.8591
  data required time                                               5.8591
  --------------------------------------------------------------------------
  data required time                                               5.8591
  data arrival time                                               -5.2881
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5710


1
